
****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_project.tcl
# source ../../scripts/adi_env.tcl
## set ad_hdl_dir [file normalize [file join [file dirname [info script]] "../.."]]
## set ad_phdl_dir $ad_hdl_dir
## if [info exists ::env(ADI_HDL_DIR)] {
##   set ad_hdl_dir [file normalize $::env(ADI_HDL_DIR)]
## }
## if [info exists ::env(ADI_PHDL_DIR)] {
##   set ad_phdl_dir [file normalize $::env(ADI_PHDL_DIR)]
## }
# source $ad_hdl_dir/projects/scripts/adi_project.tcl
## variable p_board
## variable p_device
## variable sys_zynq
## variable p_prcfg_init
## variable p_prcfg_list
## variable p_prcfg_status
## if {![info exists REQUIRED_VIVADO_VERSION]} {
##   set REQUIRED_VIVADO_VERSION "2017.4.1"
## }
## if {[info exists ::env(ADI_IGNORE_VERSION_CHECK)]} {
##   set IGNORE_VERSION_CHECK 1
## } elseif {![info exists IGNORE_VERSION_CHECK]} {
##   set IGNORE_VERSION_CHECK 0
## }
## set p_board "not-applicable"
## set p_device "none"
## set sys_zynq 1
## set ADI_POWER_OPTIMIZATION 0
## proc adi_project_xilinx {project_name {mode 0}} {
## 
##   global ad_hdl_dir
##   global ad_phdl_dir
##   global p_board
##   global p_device
##   global sys_zynq
##   global REQUIRED_VIVADO_VERSION
##   global IGNORE_VERSION_CHECK
## 
##   if [regexp "_ac701$" $project_name] {
##     set p_device "xc7a200tfbg676-2"
##     set p_board "xilinx.com:ac701:part0:1.0"
##     set sys_zynq 0
##   }
##   if [regexp "_kc705$" $project_name] {
##     set p_device "xc7k325tffg900-2"
##     set p_board "xilinx.com:kc705:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_vc707$" $project_name] {
##     set p_device "xc7vx485tffg1761-2"
##     set p_board "xilinx.com:vc707:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_kcu105$" $project_name] {
##     set p_device "xcku040-ffva1156-2-e"
##     set p_board "xilinx.com:kcu105:part0:1.1"
##     set sys_zynq 0
##   }
##   if [regexp "_zed$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "em.avnet.com:zed:part0:1.3"
##     set sys_zynq 1
##   }
##   if [regexp "_microzed$" $project_name] {
##     set p_device "xc7z010clg400-1"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zc702$" $project_name] {
##     set p_device "xc7z020clg484-1"
##     set p_board "xilinx.com:zc702:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_zc706$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "xilinx.com:zc706:part0:1.2"
##     set sys_zynq 1
##   }
##   if [regexp "_mitx045$" $project_name] {
##     set p_device "xc7z045ffg900-2"
##     set p_board "not-applicable"
##     set sys_zynq 1
##   }
##   if [regexp "_zcu102$" $project_name] {
##     set p_device "xczu9eg-ffvb1156-2-e"
##     set p_board "xilinx.com:zcu102:part0:3.1"
##     set sys_zynq 2
##   }
## 
##   set VIVADO_VERSION [version -short]
##   if {[string compare $VIVADO_VERSION $REQUIRED_VIVADO_VERSION] != 0} {
##     puts -nonewline "CRITICAL WARNING: vivado version mismatch; "
##     puts -nonewline "expected $REQUIRED_VIVADO_VERSION, "
##     puts -nonewline "got $VIVADO_VERSION.\n"
##   }
## 
##   if {$mode == 0} {
##     set project_system_dir "./$project_name.srcs/sources_1/bd/system"
##     create_project $project_name . -part $p_device -force
##   } else {
##     set project_system_dir ".srcs/sources_1/bd/system"
##     create_project -in_memory -part $p_device
##   }
## 
##   if {$mode == 1} {
##     file mkdir $project_name.data
##   }
## 
##   if {$p_board ne "not-applicable"} {
##     set_property board_part $p_board [current_project]
##   }
## 
##   set lib_dirs $ad_hdl_dir/library
##   if {$ad_hdl_dir ne $ad_phdl_dir} {
##     lappend lib_dirs $ad_phdl_dir/library
##   }
## 
##   set_property ip_repo_paths $lib_dirs [current_fileset]
##   update_ip_catalog
## 
##   ## Load custom message severity definitions
##   source $ad_hdl_dir/projects/scripts/adi_xilinx_msg.tcl
## 
##   create_bd_design "system"
##   source system_bd.tcl
## 
##   save_bd_design
##   validate_bd_design
## 
##   set_property synth_checkpoint_mode None [get_files  $project_system_dir/system.bd]
##   generate_target {synthesis implementation} [get_files  $project_system_dir/system.bd]
##   make_wrapper -files [get_files $project_system_dir/system.bd] -top
## 
##   if {$mode == 0} {
##     import_files -force -norecurse -fileset sources_1 $project_system_dir/hdl/system_wrapper.v
##   } else {
##     write_hwdef -file "$project_name.data/$project_name.hwdef"
##   }
## }
## proc adi_project_files {project_name project_files} {
## 
##   add_files -norecurse -fileset sources_1 $project_files
##   set_property top system_top [current_fileset]
## }
## proc adi_project_run {project_name} {
##   global ADI_POWER_OPTIMIZATION
## 
##   launch_runs synth_1
##   wait_on_run synth_1
##   open_run synth_1
##   report_timing_summary -file timing_synth.log
## 
##   if {![info exists ::env(ADI_NO_BITSTREAM_COMPRESSION)] && ![info exists ADI_NO_BITSTREAM_COMPRESSION]} {
##     set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
##   }
## 
##   if {$ADI_POWER_OPTIMIZATION == 1} {
##   set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   set_property STEPS.POST_PLACE_POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
##   }
## 
##   launch_runs impl_1 -to_step write_bitstream
##   wait_on_run impl_1
##   open_run impl_1
##   report_timing_summary -file timing_impl.log
## 
##   file mkdir $project_name.sdk
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top_bad_timing.hdf
##   } else {
##     file copy -force $project_name.runs/impl_1/system_top.sysdef $project_name.sdk/system_top.hdf
##   }
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
## proc adi_project_synth {project_name prcfg_name hdl_files {xdc_files ""}} {
## 
##   global p_device
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq ""} {
## 
##     read_verilog .srcs/sources_1/bd/system/hdl/system_wrapper.v
##     read_verilog $hdl_files
##     read_xdc $xdc_files
## 
##     synth_design -mode default -top system_top -part $p_device > $p_prefix.synth.rds
##     write_checkpoint -force $p_prefix.synth.dcp
##     close_project
## 
##   } else {
## 
##     create_project -in_memory -part $p_device
##     read_verilog $hdl_files
##     synth_design -mode out_of_context -top "prcfg" -part $p_device > $p_prefix.${prcfg_name}_synth.rds
##     write_checkpoint -force $p_prefix.${prcfg_name}_synth.dcp
##     close_project
##   }
## }
## proc adi_project_impl {project_name prcfg_name {xdc_files ""}} {
## 
##   global p_device
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   if {$prcfg_name eq "default"} {
##     set p_prcfg_status 0
##     set p_prcfg_list ""
##     set p_prcfg_init "$p_prefix.${prcfg_name}_impl.dcp"
##     file mkdir $project_name.sdk
##   }
## 
##   if {$prcfg_name eq "default"} {
## 
##     open_checkpoint $p_prefix.synth.dcp -part $p_device
##     read_xdc $xdc_files
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     set_property HD.RECONFIGURABLE 1 [get_cells i_prcfg]
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     write_debug_probes -force $p_prefix.${prcfg_name}_debug_nets.ltx
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
## 
##   } else {
## 
##     open_checkpoint $p_prefix.default_impl_bb.dcp -part $p_device
##     lock_design -level routing
##     read_checkpoint -cell i_prcfg $p_prefix.${prcfg_name}_synth.dcp
##     read_xdc $xdc_files
##     opt_design > $p_prefix.${prcfg_name}_opt.rds
##     place_design > $p_prefix.${prcfg_name}_place.rds
##     route_design > $p_prefix.${prcfg_name}_route.rds
##   }
## 
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl.dcp
##   report_utilization -pblocks pb_prcfg -file $p_prefix.${prcfg_name}_utilization.rpt
##   report_timing_summary -file $p_prefix.${prcfg_name}_timing_summary.rpt
## 
##   if [expr [get_property SLACK [get_timing_paths]] < 0] {
##     set p_prcfg_status 1
##     puts "CRITICAL WARNING: Timing Constraints NOT met ($prcfg_name)!"
##   }
## 
##   write_checkpoint -force -cell i_prcfg $p_prefix.${prcfg_name}_prcfg_impl.dcp
##   update_design -cell i_prcfg -black_box
##   write_checkpoint -force $p_prefix.${prcfg_name}_impl_bb.dcp
##   open_checkpoint $p_prefix.${prcfg_name}_impl.dcp -part $p_device
##   write_bitstream -force -bin_file -file $p_prefix.${prcfg_name}.bit
##   write_sysdef -hwdef $p_prefix.hwdef -bitfile $p_prefix.${prcfg_name}.bit -file $p_prefix.${prcfg_name}.hdf
##   file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.${prcfg_name}.hdf
## 
##   if {$prcfg_name ne "default"} {
##     lappend p_prcfg_list "$p_prefix.${prcfg_name}_impl.dcp"
##   }
## 
##   if {$prcfg_name eq "default"} {
##     file copy -force $p_prefix.${prcfg_name}.hdf $project_name.sdk/system_top.hdf
##   }
## }
## proc adi_project_verify {project_name} {
## 
##   global p_prcfg_init
##   global p_prcfg_list
##   global p_prcfg_status
## 
##   set p_prefix "$project_name.data/$project_name"
## 
##   pr_verify -full_check -initial $p_prcfg_init \
##     -additional $p_prcfg_list \
##     -file $p_prefix.prcfg_verify.log
## 
##   if {$p_prcfg_status == 1} {
##     return -code error [format "ERROR: Timing Constraints NOT met!"]
##   }
## }
# source $ad_hdl_dir/projects/scripts/adi_board.tcl
## variable sys_cpu_interconnect_index
## variable sys_hp0_interconnect_index
## variable sys_hp1_interconnect_index
## variable sys_hp2_interconnect_index
## variable sys_hp3_interconnect_index
## variable sys_mem_interconnect_index
## variable xcvr_index
## variable xcvr_tx_index
## variable xcvr_rx_index
## variable xcvr_instance
## set sys_cpu_interconnect_index 0
## set sys_hp0_interconnect_index -1
## set sys_hp1_interconnect_index -1
## set sys_hp2_interconnect_index -1
## set sys_hp3_interconnect_index -1
## set sys_mem_interconnect_index -1
## set xcvr_index -1
## set xcvr_tx_index 0
## set xcvr_rx_index 0
## set xcvr_instance NONE
## proc ad_ip_instance {i_ip i_name} {
## 
##   create_bd_cell -type ip -vlnv [get_ipdefs -all -filter "VLNV =~ *:${i_ip}:* && \
##     design_tool_contexts =~ *IPI* && UPGRADE_VERSIONS == \"\""] ${i_name}
## }
## proc ad_ip_parameter {i_name i_param i_value} {
## 
##   set_property ${i_param} ${i_value} [get_bd_cells ${i_name}]
## }
## proc ad_connect_type {p_name} {
## 
##   set m_name ""
## 
##   if {$m_name eq ""} {set m_name [get_bd_intf_pins  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_pins       -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_ports -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_ports      -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_intf_nets  -quiet $p_name]}
##   if {$m_name eq ""} {set m_name [get_bd_nets       -quiet $p_name]}
## 
##   return $m_name
## }
## proc ad_connect {p_name_1 p_name_2} {
## 
##   if {($p_name_2 eq "GND") || ($p_name_2 eq "VCC")} {
##     set p_size 1
##     set p_msb [get_property left [get_bd_pins $p_name_1]]
##     set p_lsb [get_property right [get_bd_pins $p_name_1]]
##     if {($p_msb ne "") && ($p_lsb ne "")} {
##       set p_size [expr (($p_msb + 1) - $p_lsb)]
##     }
##     set p_cell_name [regsub -all {/} $p_name_1 "_"]
##     set p_cell_name "${p_cell_name}_${p_name_2}"
##     if {$p_name_2 eq "VCC"} {
##       set p_value -1
##     } else {
##       set p_value 0
##     }
##     ad_ip_instance xlconstant $p_cell_name
##     set_property CONFIG.CONST_WIDTH $p_size [get_bd_cells $p_cell_name]
##     set_property CONFIG.CONST_VAL $p_value [get_bd_cells $p_cell_name]
##     puts "connect_bd_net $p_cell_name/dout $p_name_1"
##     connect_bd_net [get_bd_pins $p_cell_name/dout] [get_bd_pins $p_name_1]
##     return
##   }
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {$m_name_1 eq ""} {
##     if {[get_property CLASS $m_name_2] eq "bd_intf_pin"} {
##       puts "create_bd_intf_net $p_name_1"
##       create_bd_intf_net $p_name_1
##     }
##     if {[get_property CLASS $m_name_2] eq "bd_pin"} {
##       puts "create_bd_net $p_name_1"
##       create_bd_net $p_name_1
##     }
##     set m_name_1 [ad_connect_type $p_name_1]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     puts "connect_bd_intf_net $m_name_1 $m_name_2"
##     connect_bd_intf_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     puts "connect_bd_net $m_name_1 $m_name_2"
##     connect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     puts "connect_bd_net -net $m_name_1 $m_name_2"
##     connect_bd_net -net $m_name_1 $m_name_2
##     return
##   }
## }
## proc ad_disconnect {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_net"} {
##     disconnect_bd_net $m_name_1 $m_name_2
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_port"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet $m_name_1
##     return
##   }
## }
## proc ad_reconct {p_name_1 p_name_2} {
## 
##   set m_name_1 [ad_connect_type $p_name_1]
##   set m_name_2 [ad_connect_type $p_name_2]
## 
##   if {[get_property CLASS $m_name_1] eq "bd_pin"} {
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   if {[get_property CLASS $m_name_1] eq "bd_intf_pin"} {
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_1]]
##     delete_bd_objs -quiet [get_bd_intf_nets -quiet -of_objects \
##       [find_bd_objs -relation connected_to $m_name_2]]
##   }
## 
##   ad_connect $p_name_1 $p_name_2
## }
## proc ad_xcvrcon {u_xcvr a_xcvr a_jesd {lane_map {}}} {
##   
##   global xcvr_index
##   global xcvr_tx_index
##   global xcvr_rx_index
##   global xcvr_instance
## 
##   set no_of_lanes [get_property CONFIG.NUM_OF_LANES [get_bd_cells $a_xcvr]]
##   set qpll_enable [get_property CONFIG.QPLL_ENABLE [get_bd_cells $a_xcvr]]
##   set tx_or_rx_n [get_property CONFIG.TX_OR_RX_N [get_bd_cells $a_xcvr]]
## 
## #  set jesd204_vlnv [get_property VLNV $a_jesd]
## #
## #  if {[string first "analog.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 0
## #  } elseif {[string first "xilinx.com" $jesd204_vlnv] == 0} {
## #    set jesd204_type 1
## #  } else {
## #    return -code 1 "Unsupported JESD204 core type."
## #  }
## 
##   set jesd204_bd_type [get_property TYPE [get_bd_cells $a_jesd]]
## 
##   if {$jesd204_bd_type == "hier"} {
##     set jesd204_type 0
##   } else {
##     set jesd204_type 1
##   }
## 
##   if {$xcvr_instance ne $u_xcvr} {
##     set xcvr_index [expr ($xcvr_index + 1)]
##     set xcvr_tx_index 0
##     set xcvr_rx_index 0
##     set xcvr_instance $u_xcvr
##   }
## 
##   set txrx "rx"
##   set data_dir "I"
##   set ctrl_dir "O"
##   set index $xcvr_rx_index
## 
##   if {$tx_or_rx_n == 1} {
## 
##     set txrx "tx"
##     set data_dir "O"
##     set ctrl_dir "I"
##     set index $xcvr_tx_index
##   }
## 
##   set m_sysref ${txrx}_sysref_${index}
##   set m_sync ${txrx}_sync_${index}
##   set m_data ${txrx}_data
## 
##   if {$xcvr_index >= 1} {
## 
##     set m_sysref ${txrx}_sysref_${xcvr_index}_${index}
##     set m_sync ${txrx}_sync_${xcvr_index}_${index}
##     set m_data ${txrx}_data_${xcvr_index}
##   }
## 
##   create_bd_port -dir I $m_sysref
##   create_bd_port -dir ${ctrl_dir} $m_sync
##   ad_ip_instance proc_sys_reset ${a_jesd}_rstgen
## 
##   for {set n 0} {$n < $no_of_lanes} {incr n} {
## 
##     set m [expr ($n + $index)]
## 
##     if {$tx_or_rx_n == 0} {
##       ad_connect  ${a_xcvr}/up_es_${n} ${u_xcvr}/up_es_${m}
##       if {$jesd204_type == 0} {
##         ad_connect  ${a_jesd}/phy_en_char_align ${u_xcvr}/${txrx}_calign_${m}
##       } else {
##         ad_connect  ${a_jesd}/rxencommaalign_out ${u_xcvr}/${txrx}_calign_${m}
##       }
##     }
## 
##     if {(($m%4) == 0) && ($qpll_enable == 1)} {
##       ad_connect  ${a_xcvr}/up_cm_${n} ${u_xcvr}/up_cm_${m}
##     }
## 
##     if {$lane_map != {}} {
##       set phys_lane [expr [lindex $lane_map $n] + $index]
##     } else {
##       set phys_lane $m
##     }
## 
##     ad_connect  ${a_xcvr}/up_ch_${n} ${u_xcvr}/up_${txrx}_${m}
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${u_xcvr}/${txrx}_clk_${m}
##     if {$jesd204_type == 0} {
##       ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/${txrx}_phy${n}
##     } else {
##       ad_connect  ${u_xcvr}/${txrx}_${phys_lane} ${a_jesd}/gt${n}_${txrx}
##     }
## 
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_p
##     create_bd_port -dir ${data_dir} ${m_data}_${m}_n
##     ad_connect  ${u_xcvr}/${txrx}_${m}_p ${m_data}_${m}_p
##     ad_connect  ${u_xcvr}/${txrx}_${m}_n ${m_data}_${m}_n
##   }
## 
##   if {$jesd204_type == 0} {
##     ad_connect  ${a_jesd}/sysref $m_sysref
##     ad_connect  ${a_jesd}/sync $m_sync
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}/device_clk
## #    if {$tx_or_rx_n == 0} {
## #      ad_connect  ${a_xcvr}/up_status ${a_jesd}/phy_ready
## #    }
##   } else {
##     ad_connect  ${a_jesd}/${txrx}_sysref $m_sysref
##     ad_connect  ${a_jesd}/${txrx}_sync $m_sync
##     ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}/${txrx}_core_clk
##     ad_connect  ${a_xcvr}/up_status ${a_jesd}/${txrx}_reset_done
##     ad_connect  ${a_jesd}_rstgen/peripheral_reset ${a_jesd}/${txrx}_reset
##   }
## 
##   ad_connect  ${u_xcvr}/${txrx}_out_clk_${index} ${a_jesd}_rstgen/slowest_sync_clk
##   ad_connect  sys_cpu_resetn ${a_jesd}_rstgen/ext_reset_in
## 
##   if {$tx_or_rx_n == 0} {
##     set xcvr_rx_index [expr ($xcvr_rx_index + $no_of_lanes)]
##   }
## 
##   if {$tx_or_rx_n == 1} {
##     set xcvr_tx_index [expr ($xcvr_tx_index + $no_of_lanes)]
##   }
## }
## proc ad_xcvrpll {m_src m_dst} {
## 
##   foreach p_dst [get_bd_pins -quiet $m_dst] {
##     connect_bd_net [ad_connect_type $m_src] $p_dst
##   }
## }
## proc ad_mem_hp0_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP0")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP0" $p_clk $p_name}
## }
## proc ad_mem_hp1_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP1")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP1" $p_clk $p_name}
## }
## proc ad_mem_hp2_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP2")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP2" $p_clk $p_name}
## }
## proc ad_mem_hp3_interconnect {p_clk p_name} {
## 
##   global sys_zynq
## 
##   if {($sys_zynq == 0) && ($p_name eq "sys_ps7/S_AXI_HP3")} {return}
##   if {$sys_zynq == 0} {ad_mem_hpx_interconnect "MEM" $p_clk $p_name}
##   if {$sys_zynq >= 1} {ad_mem_hpx_interconnect "HP3" $p_clk $p_name}
## }
## proc ad_mem_hpx_interconnect {p_sel p_clk p_name} {
## 
##   global sys_zynq
##   global sys_ddr_addr_seg
##   global sys_hp0_interconnect_index
##   global sys_hp1_interconnect_index
##   global sys_hp2_interconnect_index
##   global sys_hp3_interconnect_index
##   global sys_mem_interconnect_index
## 
##   set p_name_int $p_name
##   set p_clk_source [get_bd_pins -filter {DIR == O} -of_objects [get_bd_nets $p_clk]]
## 
##   if {$p_sel eq "MEM"} {
##     if {$sys_mem_interconnect_index < 0} {
##       ad_ip_instance axi_interconnect axi_mem_interconnect
##     }
##     set m_interconnect_index $sys_mem_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_mem_interconnect]
##     set m_addr_seg [get_bd_addr_segs -of_objects [get_bd_cells axi_ddr_cntrl]]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 1)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP0
##       set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP0/HP0_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 1)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP1
##       set_property CONFIG.PCW_USE_S_AXI_HP1 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 1)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP2
##       set_property CONFIG.PCW_USE_S_AXI_HP2 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 1)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps7/S_AXI_HP3
##       set_property CONFIG.PCW_USE_S_AXI_HP3 {1} [get_bd_cells sys_ps7]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM]
##   }
## 
##   if {($p_sel eq "HP0") && ($sys_zynq == 2)} {
##     if {$sys_hp0_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP0_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP2 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp0_interconnect
##     }
##     set m_interconnect_index $sys_hp0_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp0_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP0_FPD/PLLPD_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP1") && ($sys_zynq == 2)} {
##     if {$sys_hp1_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP1_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP3 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp1_interconnect
##     }
##     set m_interconnect_index $sys_hp1_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp1_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP1_FPD/HP0_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP2") && ($sys_zynq == 2)} {
##     if {$sys_hp2_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP2_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP4 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp2_interconnect
##     }
##     set m_interconnect_index $sys_hp2_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp2_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP2_FPD/HP1_DDR_LOW]
##   }
## 
##   if {($p_sel eq "HP3") && ($sys_zynq == 2)} {
##     if {$sys_hp3_interconnect_index < 0} {
##       set p_name_int sys_ps8/S_AXI_HP3_FPD
##       set_property CONFIG.PSU__USE__S_AXI_GP5 {1} [get_bd_cells sys_ps8]
##       ad_ip_instance axi_interconnect axi_hp3_interconnect
##     }
##     set m_interconnect_index $sys_hp3_interconnect_index
##     set m_interconnect_cell [get_bd_cells axi_hp3_interconnect]
##     set m_addr_seg [get_bd_addr_segs sys_ps8/S_AXI_HP3_FPD/HP2_DDR_LOW]
##   }
## 
##   set i_str "S$m_interconnect_index"
##   if {$m_interconnect_index < 10} {
##     set i_str "S0$m_interconnect_index"
##   }
## 
##   set m_interconnect_index [expr $m_interconnect_index + 1]
## 
##   set p_intf_name [lrange [split $p_name_int "/"] end end]
##   set p_cell_name [lrange [split $p_name_int "/"] 0 0]
##   set p_intf_clock [get_bd_pins -filter "TYPE == clk && (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##     CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" -quiet -of_objects [get_bd_cells $p_cell_name]]
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne "" ||
##       $p_intf_clock eq $p_clk_source} {
##     set p_intf_clock ""
##   }
## 
##   regsub clk $p_clk resetn p_rst
##   if {[get_bd_nets -quiet $p_rst] eq ""} {
##     set p_rst sys_cpu_resetn
##   }
## 
##   if {$m_interconnect_index == 0} {
##     set_property CONFIG.NUM_MI 1 $m_interconnect_cell
##     set_property CONFIG.NUM_SI 1 $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/ARESETN
##     ad_connect $p_clk $m_interconnect_cell/ACLK
##     ad_connect $p_rst $m_interconnect_cell/M00_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/M00_ACLK
##     ad_connect $m_interconnect_cell/M00_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##   } else {
##     set_property CONFIG.NUM_SI $m_interconnect_index $m_interconnect_cell
##     ad_connect $p_rst $m_interconnect_cell/${i_str}_ARESETN
##     ad_connect $p_clk $m_interconnect_cell/${i_str}_ACLK
##     ad_connect $m_interconnect_cell/${i_str}_AXI $p_name_int
##     if {$p_intf_clock ne ""} {
##       ad_connect $p_clk $p_intf_clock
##     }
##     assign_bd_address $m_addr_seg
##   }
## 
##   if {$m_interconnect_index > 1} {
##     set_property CONFIG.STRATEGY {2} $m_interconnect_cell
##   }
## 
##   if {$p_sel eq "MEM"} {set sys_mem_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP0"} {set sys_hp0_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP1"} {set sys_hp1_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP2"} {set sys_hp2_interconnect_index $m_interconnect_index}
##   if {$p_sel eq "HP3"} {set sys_hp3_interconnect_index $m_interconnect_index}
## 
## }
## proc ad_cpu_interconnect {p_address p_name} {
## 
##   global sys_zynq
##   global sys_cpu_interconnect_index
## 
##   set i_str "M$sys_cpu_interconnect_index"
##   if {$sys_cpu_interconnect_index < 10} {
##     set i_str "M0$sys_cpu_interconnect_index"
##   }
## 
##   if {$sys_cpu_interconnect_index == 0} {
##     ad_ip_instance axi_interconnect axi_cpu_interconnect
##     if {$sys_zynq == 2} {
##       ad_connect sys_cpu_clk sys_ps8/maxihpm0_lpd_aclk
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps8/M_AXI_HPM0_LPD
##     }
##     if {$sys_zynq == 1} {
##       ad_connect sys_cpu_clk sys_ps7/M_AXI_GP0_ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_ps7/M_AXI_GP0
##     }
##     if {$sys_zynq == 0} {
##       ad_connect sys_cpu_clk axi_cpu_interconnect/ACLK
##       ad_connect sys_cpu_clk axi_cpu_interconnect/S00_ACLK
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/ARESETN
##       ad_connect sys_cpu_resetn axi_cpu_interconnect/S00_ARESETN
##       ad_connect axi_cpu_interconnect/S00_AXI sys_mb/M_AXI_DP
##     }
##   }
## 
##   if {$sys_zynq == 2} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps8/Data]
##   }
##   if {$sys_zynq == 1} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_ps7/Data]
##   }
##   if {$sys_zynq == 0} {
##     set sys_addr_cntrl_space [get_bd_addr_spaces sys_mb/Data]
##   }
## 
##   set sys_cpu_interconnect_index [expr $sys_cpu_interconnect_index + 1]
## 
## 
##   set p_cell [get_bd_cells $p_name]
##   set p_intf [get_bd_intf_pins -filter "MODE == Slave && VLNV == xilinx.com:interface:aximm_rtl:1.0"\
##     -of_objects $p_cell]
## 
##   set p_hier_cell $p_cell
##   set p_hier_intf $p_intf
## 
##   while {$p_hier_intf != "" && [get_property TYPE $p_hier_cell] == "hier"} {
##     set p_hier_intf [find_bd_objs -boundary_type lower \
##       -relation connected_to $p_hier_intf]
##     if {$p_hier_intf != {}} {
##       set p_hier_cell [get_bd_cells -of_objects $p_hier_intf]
##     } else {
##       set p_hier_cell {}
##     }
##   }
## 
##   set p_intf_clock ""
##   set p_intf_reset ""
## 
##   if {$p_hier_cell != {}} {
##     set p_intf_name [lrange [split $p_hier_intf "/"] end end]
## 
##     set p_intf_clock [get_bd_pins -filter "TYPE == clk && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##       CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##       -quiet -of_objects $p_hier_cell]
##     set p_intf_reset [get_bd_pins -filter "TYPE == rst && \
##       (CONFIG.ASSOCIATED_BUSIF == ${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ ${p_intf_name}:* ||
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name} || \
##        CONFIG.ASSOCIATED_BUSIF =~ *:${p_intf_name}:*)" \
##        -quiet -of_objects $p_hier_cell]
## 
##     if {($p_intf_clock ne "") && ($p_intf_reset eq "")} {
##       set p_intf_reset [get_property CONFIG.ASSOCIATED_RESET [get_bd_pins ${p_intf_clock}]]
##       if {$p_intf_reset ne ""} {
##         set p_intf_reset [get_bd_pins -filter "NAME == $p_intf_reset" -of_objects $p_hier_cell]
##       }
##     }
## 
##     # Trace back up
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_clock != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       puts $p_intf_clock
##       puts $p_hier_cell2
##       set p_intf_clock [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_clock]
##       if {$p_intf_clock != {}} {
##         set p_intf_clock [get_bd_pins [get_property PATH $p_intf_clock]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_clock]
##       }
##     }
## 
##     set p_hier_cell2 $p_hier_cell
## 
##     while {$p_intf_reset != {} && $p_hier_cell2 != $p_cell && $p_hier_cell2 != {}} {
##       set p_intf_reset [find_bd_objs -boundary_type upper \
##         -relation connected_to $p_intf_reset]
##       if {$p_intf_reset != {}} {
##         set p_intf_reset [get_bd_pins [get_property PATH $p_intf_reset]]
##         set p_hier_cell2 [get_bd_cells -of_objects $p_intf_reset]
##       }
##     }
##   }
## 
## 
##   if {[find_bd_objs -quiet -relation connected_to $p_intf_clock] ne ""} {
##     set p_intf_clock ""
##   }
##   if {$p_intf_reset ne ""} {
##     if {[find_bd_objs -quiet -relation connected_to $p_intf_reset] ne ""} {
##       set p_intf_reset ""
##     }
##   }
## 
##   set_property CONFIG.NUM_MI $sys_cpu_interconnect_index [get_bd_cells axi_cpu_interconnect]
## 
##   ad_connect sys_cpu_clk axi_cpu_interconnect/${i_str}_ACLK
##   if {$p_intf_clock ne ""} {
##     ad_connect sys_cpu_clk ${p_intf_clock}
##   }
##   ad_connect sys_cpu_resetn axi_cpu_interconnect/${i_str}_ARESETN
##   if {$p_intf_reset ne ""} {
##     ad_connect sys_cpu_resetn ${p_intf_reset}
##   }
##   ad_connect axi_cpu_interconnect/${i_str}_AXI ${p_intf}
## 
##   set p_seg [get_bd_addr_segs -of_objects $p_hier_cell]
##   set p_index 0
##   foreach p_seg_name $p_seg {
##     if {$p_index == 0} {
##       set p_seg_range [get_property range $p_seg_name]
##       if {$p_seg_range < 0x1000} {
##         set p_seg_range 0x1000
##       }
##       if {$sys_zynq == 2} {
##         if {($p_address >= 0x40000000) && ($p_address <= 0x4fffffff)} {
##           set p_address [expr ($p_address + 0x40000000)]
##         }
##         if {($p_address >= 0x70000000) && ($p_address <= 0x7fffffff)} {
##           set p_address [expr ($p_address + 0x20000000)]
##         }
##       }
##       create_bd_addr_seg -range $p_seg_range \
##         -offset $p_address $sys_addr_cntrl_space \
##         $p_seg_name "SEG_data_${p_name}"
##     } else {
##       assign_bd_address $p_seg_name
##     }
##     incr p_index
##   }
## }
## proc ad_cpu_interrupt {p_ps_index p_mb_index p_name} {
## 
##   global sys_zynq
## 
##   if {$sys_zynq == 0} {set p_index_int $p_mb_index}
##   if {$sys_zynq >= 1} {set p_index_int $p_ps_index}
## 
##   set p_index [regsub -all {[^0-9]} $p_index_int ""]
##   set m_index [expr ($p_index - 8)]
## 
##   if {($sys_zynq == 2) && ($p_index <= 7)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_0/In$p_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc_0/In$p_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc_0/In$p_index $p_name
##   }
## 
##   if {($sys_zynq == 2) && ($p_index >= 8)} {
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc_1/In$m_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc_1/In$m_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc_1/In$m_index $p_name
##   }
## 
##   if {$sys_zynq <= 1} {
## 
##     set p_net [get_bd_nets -of_objects [get_bd_pins sys_concat_intc/In$p_index]]
##     set p_pin [find_bd_objs -relation connected_to [get_bd_pins sys_concat_intc/In$p_index]]
## 
##     puts "delete_bd_objs $p_net $p_pin"
##     delete_bd_objs $p_net $p_pin
##     ad_connect sys_concat_intc/In$p_index $p_name
##   }
## }
# adi_project_xilinx adrv9371x_kcu105
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/hdl-hdl_2018_r1/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017.4/install/Vivado/2017.4/data/ip'.
## set_msg_config -id {Vivado 12-1790} -string "Evaluation features should NOT be used in production systems." -new_severity WARNING
## set_msg_config -id {BD 41-1343} -new_severity WARNING
## set_msg_config -id {BD 41-1306} -new_severity WARNING
## set_msg_config -severity {CRITICAL WARNING} -quiet -id {BD 41-1276} -new_severity ERROR
## set_msg_config -id {IP_Flow 19-3656} -new_severity INFO
## set_msg_config -id {IP_Flow 19-4623} -new_severity INFO
## set_msg_config -id {IP_Flow 19-459} -new_severity INFO
## set_msg_config -id {Place 30-73} -string "axi_spi" -new_severity WARNING
## set_msg_config -string "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY" -new_severity WARNING
Wrote  : <E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/system.bd> 
## set dac_fifo_name axi_ad9371_dacfifo
## set dac_fifo_address_width 10
## set dac_data_width 128
## set dac_dma_data_width 128
## source $ad_hdl_dir/projects/common/kcu105/kcu105_system_bd.tcl
### create_bd_port -dir I -type rst sys_rst
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 c0_ddr4
### create_bd_port -dir I phy_sd
### create_bd_port -dir O -type rst phy_rst_n
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:sgmii_rtl:1.0 sgmii
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 phy_clk
### create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_main
### create_bd_port -dir I uart_sin
### create_bd_port -dir O uart_sout
### create_bd_port -dir O -from 7 -to 0 spi_csn_o
### create_bd_port -dir I -from 7 -to 0 spi_csn_i
### create_bd_port -dir I spi_clk_i
### create_bd_port -dir O spi_clk_o
### create_bd_port -dir I spi_sdo_i
### create_bd_port -dir O spi_sdo_o
### create_bd_port -dir I spi_sdi_i
### create_bd_port -dir I -from 31 -to 0 gpio0_i
### create_bd_port -dir O -from 31 -to 0 gpio0_o
### create_bd_port -dir O -from 31 -to 0 gpio0_t
### create_bd_port -dir I -from 31 -to 0 gpio1_i
### create_bd_port -dir O -from 31 -to 0 gpio1_o
### create_bd_port -dir O -from 31 -to 0 gpio1_t
### create_bd_port -dir I -type intr mb_intr_05
### create_bd_port -dir I -type intr mb_intr_06
### create_bd_port -dir I -type intr mb_intr_07
### create_bd_port -dir I -type intr mb_intr_08
### create_bd_port -dir I -type intr mb_intr_12
### create_bd_port -dir I -type intr mb_intr_13
### create_bd_port -dir I -type intr mb_intr_14
### create_bd_port -dir I -type intr mb_intr_15
### set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports sys_rst]
### set_property -dict [list CONFIG.FREQ_HZ {300000000}] [get_bd_intf_ports sys_clk]
### set_property -dict [list CONFIG.FREQ_HZ {625000000}] [get_bd_intf_ports phy_clk]
### ad_ip_instance microblaze sys_mb
### ad_ip_parameter sys_mb CONFIG.G_TEMPLATE_LIST 4
### ad_ip_parameter sys_mb CONFIG.C_DCACHE_FORCE_TAG_LUTRAM 1
WARNING: [BD 41-721] Attempt to set value '1' on disabled parameter 'C_DCACHE_FORCE_TAG_LUTRAM' of cell '/sys_mb' is ignored
### ad_ip_instance lmb_v10 sys_dlmb
### ad_ip_instance lmb_v10 sys_ilmb
### ad_ip_instance lmb_bram_if_cntlr sys_dlmb_cntlr
### ad_ip_parameter sys_dlmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance lmb_bram_if_cntlr sys_ilmb_cntlr
### ad_ip_parameter sys_ilmb_cntlr CONFIG.C_ECC 0
### ad_ip_instance blk_mem_gen sys_lmb_bram
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 845.738 ; gain = 489.402
### ad_ip_parameter sys_lmb_bram CONFIG.Memory_Type True_Dual_Port_RAM
### ad_ip_parameter sys_lmb_bram CONFIG.use_bram_block BRAM_Controller
### ad_ip_instance mdm sys_mb_debug
### ad_ip_parameter sys_mb_debug CONFIG.C_USE_UART 1
### ad_ip_instance proc_sys_reset sys_rstgen
### ad_ip_instance ip:ddr4 axi_ddr_cntrl
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 964.828 ; gain = 117.590
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0_CLOCK_BOARD_INTERFACE default_sysclk_300
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0_DDR4_BOARD_INTERFACE ddr4_sdram
### ad_ip_parameter axi_ddr_cntrl CONFIG.RESET_BOARD_INTERFACE reset
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ 200
### ad_ip_instance proc_sys_reset axi_ddr_cntrl_rstgen
### ad_ip_instance axi_ethernet axi_ethernet
### ad_ip_parameter axi_ethernet CONFIG.ETHERNET_BOARD_INTERFACE sgmii_lvds
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1034.367 ; gain = 36.570
### ad_ip_parameter axi_ethernet CONFIG.MDIO_BOARD_INTERFACE mdio_mdc
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.008 ; gain = 2.641
### ad_ip_parameter axi_ethernet CONFIG.DIFFCLK_BOARD_INTERFACE sgmii_phyclk
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.609 ; gain = 0.602
### ad_ip_parameter axi_ethernet CONFIG.PHYRST_BOARD_INTERFACE phy_reset_out
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1037.961 ; gain = 0.352
### ad_ip_parameter axi_ethernet CONFIG.TXCSUM Full
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.492 ; gain = 0.531
### ad_ip_parameter axi_ethernet CONFIG.RXCSUM Full
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.680 ; gain = 0.188
### ad_ip_parameter axi_ethernet CONFIG.TXMEM 8k
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1039.430 ; gain = 0.750
### ad_ip_parameter axi_ethernet CONFIG.RXMEM 8k
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: ARCHITECTURE : kintexu
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: PART : xcku040-ffva1156-2-e
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.1-98989] bd_55cd_pcs_pma_0: Standard : 1000BASEX
Sourcing the elaborate.xit file.
Calling update_contents for BASEX .
Done sourcing the elaborate.xit file.
create_bd_cell: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1039.617 ; gain = 0.188
### ad_ip_instance axi_dma axi_ethernet_dma
### ad_ip_parameter axi_ethernet_dma CONFIG.c_include_mm2s_dre 1
### ad_ip_parameter axi_ethernet_dma CONFIG.c_sg_use_stsapp_length 1
### ad_ip_parameter axi_ethernet_dma CONFIG.c_include_s2mm_dre 1
### ad_ip_instance axi_iic axi_iic_main
### ad_ip_instance axi_uartlite axi_uart
### ad_ip_parameter axi_uart CONFIG.C_BAUDRATE 115200
### ad_ip_instance axi_timer axi_timer
### ad_ip_instance axi_quad_spi axi_spi
### ad_ip_parameter axi_spi CONFIG.C_USE_STARTUP 0
### ad_ip_parameter axi_spi CONFIG.C_NUM_SS_BITS 8
### ad_ip_parameter axi_spi CONFIG.C_SCK_RATIO 8
### ad_ip_instance axi_gpio axi_gpio
### ad_ip_parameter axi_gpio CONFIG.C_IS_DUAL 1
### ad_ip_parameter axi_gpio CONFIG.C_GPIO_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_GPIO2_WIDTH 32
### ad_ip_parameter axi_gpio CONFIG.C_INTERRUPT_PRESENT 1
### ad_ip_instance axi_intc axi_intc
### ad_ip_parameter axi_intc CONFIG.C_HAS_FAST 0
### ad_ip_instance xlconcat sys_concat_intc
### ad_ip_parameter sys_concat_intc CONFIG.NUM_PORTS 16
### ad_connect  sys_rst axi_ddr_cntrl/sys_rst
connect_bd_net /sys_rst /axi_ddr_cntrl/sys_rst
### ad_connect  sys_clk axi_ddr_cntrl/C0_SYS_CLK
connect_bd_intf_net /sys_clk /axi_ddr_cntrl/C0_SYS_CLK
### ad_connect  c0_ddr4 axi_ddr_cntrl/C0_DDR4
connect_bd_intf_net /c0_ddr4 /axi_ddr_cntrl/C0_DDR4
### ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst sys_rstgen/ext_reset_in
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst /sys_rstgen/ext_reset_in
### ad_connect  axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst axi_ddr_cntrl_rstgen/ext_reset_in
connect_bd_net /axi_ddr_cntrl/c0_ddr4_ui_clk_sync_rst /axi_ddr_cntrl_rstgen/ext_reset_in
### ad_connect  sys_mem_clk axi_ddr_cntrl/c0_ddr4_ui_clk
create_bd_net sys_mem_clk
connect_bd_net -net /sys_mem_clk /axi_ddr_cntrl/c0_ddr4_ui_clk
### ad_connect  sys_mem_clk axi_ddr_cntrl_rstgen/slowest_sync_clk
connect_bd_net -net /sys_mem_clk /axi_ddr_cntrl_rstgen/slowest_sync_clk
### ad_connect  sys_cpu_clk axi_ddr_cntrl/addn_ui_clkout1
create_bd_net sys_cpu_clk
connect_bd_net -net /sys_cpu_clk /axi_ddr_cntrl/addn_ui_clkout1
### ad_connect  sys_cpu_clk sys_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_clk /sys_rstgen/slowest_sync_clk
### ad_connect  sys_mem_resetn axi_ddr_cntrl_rstgen/peripheral_aresetn
create_bd_net sys_mem_resetn
connect_bd_net -net /sys_mem_resetn /axi_ddr_cntrl_rstgen/peripheral_aresetn
### ad_connect  sys_mem_resetn axi_ddr_cntrl/c0_ddr4_aresetn
connect_bd_net -net /sys_mem_resetn /axi_ddr_cntrl/c0_ddr4_aresetn
### ad_connect  sys_200m_clk axi_ddr_cntrl/addn_ui_clkout2
create_bd_net sys_200m_clk
connect_bd_net -net /sys_200m_clk /axi_ddr_cntrl/addn_ui_clkout2
### ad_connect  sys_cpu_reset sys_rstgen/peripheral_reset
create_bd_net sys_cpu_reset
connect_bd_net -net /sys_cpu_reset /sys_rstgen/peripheral_reset
### ad_connect  sys_cpu_resetn sys_rstgen/peripheral_aresetn
create_bd_net sys_cpu_resetn
connect_bd_net -net /sys_cpu_resetn /sys_rstgen/peripheral_aresetn
### ad_connect  sys_cpu_clk sys_mb/Clk
connect_bd_net -net /sys_cpu_clk /sys_mb/Clk
### ad_connect  sys_cpu_clk sys_dlmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb/LMB_Clk
### ad_connect  sys_cpu_clk sys_ilmb/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb/LMB_Clk
### ad_connect  sys_cpu_clk sys_dlmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_dlmb_cntlr/LMB_Clk
### ad_connect  sys_cpu_clk sys_ilmb_cntlr/LMB_Clk
connect_bd_net -net /sys_cpu_clk /sys_ilmb_cntlr/LMB_Clk
### ad_connect  sys_rstgen/mb_reset sys_mb/Reset
connect_bd_net /sys_rstgen/mb_reset /sys_mb/Reset
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb/SYS_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb/SYS_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_dlmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_dlmb_cntlr/LMB_Rst
### ad_connect  sys_rstgen/bus_struct_reset sys_ilmb_cntlr/LMB_Rst
connect_bd_net /sys_rstgen/bus_struct_reset /sys_ilmb_cntlr/LMB_Rst
### ad_connect  sys_mb/DLMB sys_dlmb/LMB_M
connect_bd_intf_net /sys_mb/DLMB /sys_dlmb/LMB_M
### ad_connect  sys_mb/ILMB sys_ilmb/LMB_M
connect_bd_intf_net /sys_mb/ILMB /sys_ilmb/LMB_M
### ad_connect  sys_dlmb/LMB_Sl_0 sys_dlmb_cntlr/SLMB
connect_bd_intf_net /sys_dlmb/LMB_Sl_0 /sys_dlmb_cntlr/SLMB
### ad_connect  sys_ilmb/LMB_Sl_0 sys_ilmb_cntlr/SLMB
connect_bd_intf_net /sys_ilmb/LMB_Sl_0 /sys_ilmb_cntlr/SLMB
### ad_connect  sys_dlmb_cntlr/BRAM_PORT sys_lmb_bram/BRAM_PORTA
connect_bd_intf_net /sys_dlmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTA
### ad_connect  sys_ilmb_cntlr/BRAM_PORT sys_lmb_bram/BRAM_PORTB
connect_bd_intf_net /sys_ilmb_cntlr/BRAM_PORT /sys_lmb_bram/BRAM_PORTB
### ad_connect  sys_mb_debug/Debug_SYS_Rst sys_rstgen/mb_debug_sys_rst
connect_bd_net /sys_mb_debug/Debug_SYS_Rst /sys_rstgen/mb_debug_sys_rst
### ad_connect  sys_mb_debug/MBDEBUG_0 sys_mb/DEBUG
connect_bd_intf_net /sys_mb_debug/MBDEBUG_0 /sys_mb/DEBUG
### ad_connect  axi_intc/interrupt sys_mb/INTERRUPT
connect_bd_intf_net /axi_intc/interrupt /sys_mb/INTERRUPT
### ad_connect  axi_intc/intr sys_concat_intc/dout
connect_bd_net /axi_intc/intr /sys_concat_intc/dout
### ad_connect  sgmii axi_ethernet/sgmii
connect_bd_intf_net /sgmii /axi_ethernet/sgmii
### ad_connect  phy_clk axi_ethernet/lvds_clk
connect_bd_intf_net /phy_clk /axi_ethernet/lvds_clk
### ad_connect  mdio axi_ethernet/mdio
connect_bd_intf_net /mdio /axi_ethernet/mdio
### ad_connect  phy_sd axi_ethernet/signal_detect
connect_bd_net /phy_sd /axi_ethernet/signal_detect
### ad_connect  axi_ethernet/phy_rst_n phy_rst_n
connect_bd_net /axi_ethernet/phy_rst_n /phy_rst_n
### ad_connect  sys_cpu_clk axi_ethernet/axis_clk
connect_bd_net -net /sys_cpu_clk /axi_ethernet/axis_clk
### ad_connect  axi_ethernet/s_axis_txd axi_ethernet_dma/M_AXIS_MM2S
connect_bd_intf_net /axi_ethernet/s_axis_txd /axi_ethernet_dma/M_AXIS_MM2S
### ad_connect  axi_ethernet/s_axis_txc axi_ethernet_dma/M_AXIS_CNTRL
connect_bd_intf_net /axi_ethernet/s_axis_txc /axi_ethernet_dma/M_AXIS_CNTRL
### ad_connect  axi_ethernet/m_axis_rxd axi_ethernet_dma/S_AXIS_S2MM
connect_bd_intf_net /axi_ethernet/m_axis_rxd /axi_ethernet_dma/S_AXIS_S2MM
### ad_connect  axi_ethernet/m_axis_rxs axi_ethernet_dma/S_AXIS_STS
connect_bd_intf_net /axi_ethernet/m_axis_rxs /axi_ethernet_dma/S_AXIS_STS
### ad_connect  axi_ethernet/axi_txd_arstn axi_ethernet_dma/mm2s_prmry_reset_out_n
connect_bd_net /axi_ethernet/axi_txd_arstn /axi_ethernet_dma/mm2s_prmry_reset_out_n
### ad_connect  axi_ethernet/axi_txc_arstn axi_ethernet_dma/mm2s_cntrl_reset_out_n
connect_bd_net /axi_ethernet/axi_txc_arstn /axi_ethernet_dma/mm2s_cntrl_reset_out_n
### ad_connect  axi_ethernet/axi_rxd_arstn axi_ethernet_dma/s2mm_prmry_reset_out_n
connect_bd_net /axi_ethernet/axi_rxd_arstn /axi_ethernet_dma/s2mm_prmry_reset_out_n
### ad_connect  axi_ethernet/axi_rxs_arstn axi_ethernet_dma/s2mm_sts_reset_out_n
connect_bd_net /axi_ethernet/axi_rxs_arstn /axi_ethernet_dma/s2mm_sts_reset_out_n
### ad_connect  iic_main axi_iic_main/iic
connect_bd_intf_net /iic_main /axi_iic_main/IIC
### ad_connect  uart_sin axi_uart/rx
connect_bd_net /uart_sin /axi_uart/rx
### ad_connect  uart_sout axi_uart/tx
connect_bd_net /uart_sout /axi_uart/tx
### ad_connect  spi_csn_i axi_spi/ss_i
connect_bd_net /spi_csn_i /axi_spi/ss_i
### ad_connect  spi_csn_o axi_spi/ss_o
connect_bd_net /spi_csn_o /axi_spi/ss_o
### ad_connect  spi_clk_i axi_spi/sck_i
connect_bd_net /spi_clk_i /axi_spi/sck_i
### ad_connect  spi_clk_o axi_spi/sck_o
connect_bd_net /spi_clk_o /axi_spi/sck_o
### ad_connect  spi_sdo_i axi_spi/io0_i
connect_bd_net /spi_sdo_i /axi_spi/io0_i
### ad_connect  spi_sdo_o axi_spi/io0_o
connect_bd_net /spi_sdo_o /axi_spi/io0_o
### ad_connect  spi_sdi_i axi_spi/io1_i
connect_bd_net /spi_sdi_i /axi_spi/io1_i
### ad_connect  gpio0_i axi_gpio/gpio_io_i
connect_bd_net /gpio0_i /axi_gpio/gpio_io_i
### ad_connect  gpio0_o axi_gpio/gpio_io_o
connect_bd_net /gpio0_o /axi_gpio/gpio_io_o
### ad_connect  gpio0_t axi_gpio/gpio_io_t
connect_bd_net /gpio0_t /axi_gpio/gpio_io_t
### ad_connect  gpio1_i axi_gpio/gpio2_io_i
connect_bd_net /gpio1_i /axi_gpio/gpio2_io_i
### ad_connect  gpio1_o axi_gpio/gpio2_io_o
connect_bd_net /gpio1_o /axi_gpio/gpio2_io_o
### ad_connect  gpio1_t axi_gpio/gpio2_io_t
connect_bd_net /gpio1_t /axi_gpio/gpio2_io_t
### ad_connect  sys_cpu_clk axi_spi/ext_spi_clk
connect_bd_net -net /sys_cpu_clk /axi_spi/ext_spi_clk
### ad_connect  sys_concat_intc/In0 axi_timer/interrupt
connect_bd_net /sys_concat_intc/In0 /axi_timer/interrupt
### ad_connect  sys_concat_intc/In1 axi_ethernet/interrupt
connect_bd_net /sys_concat_intc/In1 /axi_ethernet/interrupt
### ad_connect  sys_concat_intc/In2 axi_ethernet_dma/mm2s_introut
connect_bd_net /sys_concat_intc/In2 /axi_ethernet_dma/mm2s_introut
### ad_connect  sys_concat_intc/In3 axi_ethernet_dma/s2mm_introut
connect_bd_net /sys_concat_intc/In3 /axi_ethernet_dma/s2mm_introut
### ad_connect  sys_concat_intc/In4 axi_uart/interrupt
connect_bd_net /sys_concat_intc/In4 /axi_uart/interrupt
### ad_connect  sys_concat_intc/In5 mb_intr_05
connect_bd_net /sys_concat_intc/In5 /mb_intr_05
### ad_connect  sys_concat_intc/In6 mb_intr_06
connect_bd_net /sys_concat_intc/In6 /mb_intr_06
### ad_connect  sys_concat_intc/In7 mb_intr_07
connect_bd_net /sys_concat_intc/In7 /mb_intr_07
### ad_connect  sys_concat_intc/In8 mb_intr_08
connect_bd_net /sys_concat_intc/In8 /mb_intr_08
### ad_connect  sys_concat_intc/In9 axi_iic_main/iic2intc_irpt
connect_bd_net /sys_concat_intc/In9 /axi_iic_main/iic2intc_irpt
### ad_connect  sys_concat_intc/In10 axi_spi/ip2intc_irpt
connect_bd_net /sys_concat_intc/In10 /axi_spi/ip2intc_irpt
### ad_connect  sys_concat_intc/In11 axi_gpio/ip2intc_irpt
connect_bd_net /sys_concat_intc/In11 /axi_gpio/ip2intc_irpt
### ad_connect  sys_concat_intc/In12 mb_intr_12
connect_bd_net /sys_concat_intc/In12 /mb_intr_12
### ad_connect  sys_concat_intc/In13 mb_intr_13
connect_bd_net /sys_concat_intc/In13 /mb_intr_13
### ad_connect  sys_concat_intc/In14 mb_intr_14
connect_bd_net /sys_concat_intc/In14 /mb_intr_14
### ad_connect  sys_concat_intc/In15 mb_intr_15
connect_bd_net /sys_concat_intc/In15 /mb_intr_15
### ad_cpu_interconnect 0x41400000 sys_mb_debug
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/S00_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/S00_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/S00_AXI /sys_mb/M_AXI_DP
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M00_ACLK
connect_bd_net -net /sys_cpu_clk /sys_mb_debug/S_AXI_ACLK
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M00_ARESETN
connect_bd_net -net /sys_cpu_resetn /sys_mb_debug/S_AXI_ARESETN
connect_bd_intf_net /axi_cpu_interconnect/M00_AXI /sys_mb_debug/S_AXI
### ad_cpu_interconnect 0x40E00000 axi_ethernet
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M01_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ethernet/s_axi_lite_clk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M01_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ethernet/s_axi_lite_resetn
connect_bd_intf_net /axi_cpu_interconnect/M01_AXI /axi_ethernet/s_axi
### ad_cpu_interconnect 0x41E10000 axi_ethernet_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M02_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/s_axi_lite_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M02_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ethernet_dma/axi_resetn
connect_bd_intf_net /axi_cpu_interconnect/M02_AXI /axi_ethernet_dma/S_AXI_LITE
### ad_cpu_interconnect 0x40600000 axi_uart
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M03_ACLK
connect_bd_net -net /sys_cpu_clk /axi_uart/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M03_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_uart/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M03_AXI /axi_uart/S_AXI
### ad_cpu_interconnect 0x41C00000 axi_timer
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M04_ACLK
connect_bd_net -net /sys_cpu_clk /axi_timer/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M04_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_timer/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M04_AXI /axi_timer/S_AXI
### ad_cpu_interconnect 0x41200000 axi_intc
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M05_ACLK
connect_bd_net -net /sys_cpu_clk /axi_intc/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M05_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_intc/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M05_AXI /axi_intc/s_axi
### ad_cpu_interconnect 0x41600000 axi_iic_main
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M06_ACLK
connect_bd_net -net /sys_cpu_clk /axi_iic_main/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M06_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_iic_main/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M06_AXI /axi_iic_main/S_AXI
### ad_cpu_interconnect 0x40000000 axi_gpio
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M07_ACLK
connect_bd_net -net /sys_cpu_clk /axi_gpio/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M07_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_gpio/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M07_AXI /axi_gpio/S_AXI
### ad_cpu_interconnect 0x44A70000 axi_spi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M08_ACLK
connect_bd_net -net /sys_cpu_clk /axi_spi/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M08_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_spi/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M08_AXI /axi_spi/AXI_LITE
### ad_mem_hp0_interconnect sys_mem_clk axi_ddr_cntrl/C0_DDR4_S_AXI
connect_bd_net -net /sys_mem_resetn /axi_mem_interconnect/ARESETN
connect_bd_net -net /sys_mem_clk /axi_mem_interconnect/ACLK
connect_bd_net -net /sys_mem_resetn /axi_mem_interconnect/M00_ARESETN
connect_bd_net -net /sys_mem_clk /axi_mem_interconnect/M00_ACLK
connect_bd_intf_net /axi_mem_interconnect/M00_AXI /axi_ddr_cntrl/C0_DDR4_S_AXI
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_DC
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S00_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S00_ACLK
connect_bd_intf_net /axi_mem_interconnect/S00_AXI /sys_mb/M_AXI_DC
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </sys_mb/Data> at <0x80000000 [ 2G ]>
### ad_mem_hp0_interconnect sys_cpu_clk sys_mb/M_AXI_IC
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S01_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S01_ACLK
connect_bd_intf_net /axi_mem_interconnect/S01_AXI /sys_mb/M_AXI_IC
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </sys_mb/Instruction> at <0x80000000 [ 2G ]>
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_SG
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S02_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S02_ACLK
connect_bd_intf_net /axi_mem_interconnect/S02_AXI /axi_ethernet_dma/M_AXI_SG
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_sg_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ethernet_dma/Data_SG> at <0x80000000 [ 2G ]>
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_MM2S
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S03_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S03_ACLK
connect_bd_intf_net /axi_mem_interconnect/S03_AXI /axi_ethernet_dma/M_AXI_MM2S
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_mm2s_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ethernet_dma/Data_MM2S> at <0x80000000 [ 2G ]>
### ad_mem_hp0_interconnect sys_cpu_clk axi_ethernet_dma/M_AXI_S2MM
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S04_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S04_ACLK
connect_bd_intf_net /axi_mem_interconnect/S04_AXI /axi_ethernet_dma/M_AXI_S2MM
connect_bd_net -net /sys_cpu_clk /axi_ethernet_dma/m_axi_s2mm_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ethernet_dma/Data_S2MM> at <0x80000000 [ 2G ]>
### ad_disconnect  sys_mem_clk axi_mem_interconnect/ACLK
### ad_disconnect  sys_mem_resetn axi_mem_interconnect/ARESETN
### ad_connect  sys_cpu_clk axi_mem_interconnect/ACLK
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/ACLK
### ad_connect  sys_cpu_resetn axi_mem_interconnect/ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/ARESETN
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Data] \
###   [get_bd_addr_segs sys_dlmb_cntlr/SLMB/Mem] SEG_dlmb_cntlr
### create_bd_addr_seg -range 0x20000 -offset 0x0 [get_bd_addr_spaces sys_mb/Instruction] \
###   [get_bd_addr_segs sys_ilmb_cntlr/SLMB/Mem] SEG_ilmb_cntlr
## source $ad_hdl_dir/projects/common/kcu105/kcu105_system_mig.tcl
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.ControllerType DDR4_SDRAM
WARNING: [BD 41-721] Attempt to set value 'DDR4_SDRAM' on disabled parameter 'C0.ControllerType' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_TimePeriod 833
WARNING: [BD 41-721] Attempt to set value '833' on disabled parameter 'C0.DDR4_TimePeriod' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_InputClockPeriod 3332
WARNING: [BD 41-721] Attempt to set value '3332' on disabled parameter 'C0.DDR4_InputClockPeriod' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_MemoryPart EDY4016AABG-DR-F
WARNING: [BD 41-721] Attempt to set value 'EDY4016AABG-DR-F' on disabled parameter 'C0.DDR4_MemoryPart' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_DataWidth 64
WARNING: [BD 41-721] Attempt to set value '64' on disabled parameter 'C0.DDR4_DataWidth' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_Mem_Add_Map ROW_COLUMN_BANK
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_CasWriteLatency 12
WARNING: [BD 41-721] Attempt to set value '12' on disabled parameter 'C0.DDR4_CasWriteLatency' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.Debug_Signal Enable
### ad_ip_parameter axi_ddr_cntrl CONFIG.C0.DDR4_AxiDataWidth 512
WARNING: [BD 41-721] Attempt to set value '512' on disabled parameter 'C0.DDR4_AxiDataWidth' of cell '/axi_ddr_cntrl' is ignored
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ 100
### ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT2_FREQ_HZ 200
## source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
### if {$dac_data_width != $dac_dma_data_width} {
###   return -code error [format "ERROR: util_dacfifo dac/dma widths must be the same!"]
### }
### ad_ip_instance util_dacfifo $dac_fifo_name
### ad_ip_parameter $dac_fifo_name CONFIG.DATA_WIDTH $dac_data_width
### ad_ip_parameter $dac_fifo_name CONFIG.ADDRESS_WIDTH $dac_fifo_address_width
## ad_ip_parameter axi_ddr_cntrl CONFIG.ADDN_UI_CLKOUT3_FREQ_HZ 200
## source ../common/adrv9371x_bd.tcl
### source $ad_hdl_dir/library/jesd204/scripts/jesd204.tcl
#### proc adi_axi_jesd204_tx_create {ip_name num_lanes} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_tx "${ip_name}/tx_axi"
####     ad_ip_instance jesd204_tx "${ip_name}/tx"
#### 
####     ad_ip_parameter "${ip_name}/tx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/tx"     CONFIG.NUM_LANES $num_lanes
#### 
####     ad_connect "${ip_name}/tx_axi/core_reset" "${ip_name}/tx/reset"
####     ad_connect "${ip_name}/tx_axi/tx_ctrl" "${ip_name}/tx/tx_ctrl"
####     ad_connect "${ip_name}/tx_axi/tx_cfg" "${ip_name}/tx/tx_cfg"
####     ad_connect "${ip_name}/tx/tx_event" "${ip_name}/tx_axi/tx_event"
####     ad_connect "${ip_name}/tx/tx_status" "${ip_name}/tx_axi/tx_status"
####     ad_connect "${ip_name}/tx/tx_ilas_config" "${ip_name}/tx_axi/tx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/tx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/tx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/tx_axi/s_axi"
####     ad_connect "${ip_name}/tx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir I "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
#### 
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/tx_data"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/tx/clk"
####     ad_connect "${ip_name}/sync" "${ip_name}/tx/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/tx/sysref"
####     ad_connect "${ip_name}/tx_data" "${ip_name}/tx/tx_data"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Master -vlnv xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0 "${ip_name}/tx_phy${i}"
####       ad_connect "${ip_name}/tx/tx_phy${i}" "${ip_name}/tx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
#### proc adi_axi_jesd204_rx_create {ip_name num_lanes} {
#### 
####   if {$num_lanes < 1 || $num_lanes > 8} {
####     return -code 1 "ERROR: Invalid number of JESD204B lanes. (Supported range 1-8)"
####   }
#### 
####   startgroup
#### 
####   set result [catch {
#### 
####     create_bd_cell -type hier $ip_name
#### 
####     ad_ip_instance axi_jesd204_rx "${ip_name}/rx_axi"
####     ad_ip_instance jesd204_rx "${ip_name}/rx"
#### 
####     ad_ip_parameter "${ip_name}/rx_axi" CONFIG.NUM_LANES $num_lanes
####     ad_ip_parameter "${ip_name}/rx"     CONFIG.NUM_LANES $num_lanes
#### 
####     ad_connect "${ip_name}/rx_axi/core_reset" "${ip_name}/rx/reset"
####     ad_connect "${ip_name}/rx_axi/rx_cfg" "${ip_name}/rx/rx_cfg"
####     ad_connect "${ip_name}/rx/rx_event" "${ip_name}/rx_axi/rx_event"
####     ad_connect "${ip_name}/rx/rx_status" "${ip_name}/rx_axi/rx_status"
####     ad_connect "${ip_name}/rx/rx_ilas_config" "${ip_name}/rx_axi/rx_ilas_config"
#### 
####     # Control interface
####     create_bd_pin -dir I -type clk "${ip_name}/s_axi_aclk"
####     create_bd_pin -dir I -type rst "${ip_name}/s_axi_aresetn"
####     create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 "${ip_name}/s_axi"
####     create_bd_pin -dir O -type intr "${ip_name}/irq"
#### 
####     ad_connect "${ip_name}/s_axi_aclk" "${ip_name}/rx_axi/s_axi_aclk"
####     ad_connect "${ip_name}/s_axi_aresetn" "${ip_name}/rx_axi/s_axi_aresetn"
####     ad_connect "${ip_name}/s_axi" "${ip_name}/rx_axi/s_axi"
####     ad_connect "${ip_name}/rx_axi/irq" "${ip_name}/irq"
#### 
####     # JESD204 processing
####     create_bd_pin -dir I -type clk "${ip_name}/device_clk"
####     create_bd_pin -dir O "${ip_name}/sync"
####     create_bd_pin -dir I "${ip_name}/sysref"
####     create_bd_pin -dir O "${ip_name}/phy_en_char_align"
#### #    create_bd_pin -dir I "${ip_name}/phy_ready"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_eof"
####     create_bd_pin -dir O -from 3 -to 0 "${ip_name}/rx_sof"
#### 
#### #    create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 "${ip_name}/rx_data"
####     create_bd_pin -dir O "${ip_name}/rx_data_tvalid"
####     create_bd_pin -dir O -from [expr $num_lanes * 32 - 1] -to 0 "${ip_name}/rx_data_tdata"
#### 
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx_axi/core_clk"
####     ad_connect "${ip_name}/device_clk" "${ip_name}/rx/clk"
####     ad_connect "${ip_name}/rx/sync" "${ip_name}/sync"
####     ad_connect "${ip_name}/sysref" "${ip_name}/rx/sysref"
#### #    ad_connect "${ip_name}/phy_ready" "${ip_name}/rx/phy_ready"
####     ad_connect "${ip_name}/rx/phy_en_char_align" "${ip_name}/phy_en_char_align"
####     ad_connect "${ip_name}/rx/rx_data" "${ip_name}/rx_data_tdata"
####     ad_connect "${ip_name}/rx/rx_valid" "${ip_name}/rx_data_tvalid"
####     ad_connect "${ip_name}/rx/rx_eof" "${ip_name}/rx_eof"
####     ad_connect "${ip_name}/rx/rx_sof" "${ip_name}/rx_sof"
#### 
####     for {set i 0} {$i < $num_lanes} {incr i} {
####       create_bd_intf_pin -mode Slave -vlnv xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0 "${ip_name}/rx_phy${i}"
####       ad_connect "${ip_name}/rx/rx_phy${i}" "${ip_name}/rx_phy${i}"
####     }
####   } resulttext resultoptions]
#### 
####   dict unset resultoptions -level
#### 
####   endgroup
#### 
####   if {$result != 0} {
####     undo -quiet
####   }
#### 
####   return -options $resultoptions $resulttext
#### }
### create_bd_port -dir I dac_fifo_bypass
### ad_ip_instance axi_clkgen axi_ad9371_tx_clkgen
### ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.ID 2
### ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.CLKIN_PERIOD 8
### ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.VCO_MUL 8
### ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.CLK0_DIV 8
### ad_ip_instance axi_adxcvr axi_ad9371_tx_xcvr
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.NUM_OF_LANES 4
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.QPLL_ENABLE 1
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.TX_OR_RX_N 1
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.SYS_CLK_SEL 3
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.OUT_CLK_SEL 3
### ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.LPM_OR_DFE_N 0
### adi_axi_jesd204_tx_create axi_ad9371_tx_jesd 4
connect_bd_net /axi_ad9371_tx_jesd/tx_axi/core_reset /axi_ad9371_tx_jesd/tx/reset
connect_bd_intf_net /axi_ad9371_tx_jesd/tx_axi/tx_ctrl /axi_ad9371_tx_jesd/tx/tx_ctrl
connect_bd_intf_net /axi_ad9371_tx_jesd/tx_axi/tx_cfg /axi_ad9371_tx_jesd/tx/tx_cfg
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_event /axi_ad9371_tx_jesd/tx_axi/tx_event
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_status /axi_ad9371_tx_jesd/tx_axi/tx_status
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_ilas_config /axi_ad9371_tx_jesd/tx_axi/tx_ilas_config
connect_bd_net /axi_ad9371_tx_jesd/s_axi_aclk /axi_ad9371_tx_jesd/tx_axi/s_axi_aclk
connect_bd_net /axi_ad9371_tx_jesd/s_axi_aresetn /axi_ad9371_tx_jesd/tx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9371_tx_jesd/s_axi /axi_ad9371_tx_jesd/tx_axi/s_axi
connect_bd_net /axi_ad9371_tx_jesd/tx_axi/irq /axi_ad9371_tx_jesd/irq
connect_bd_net /axi_ad9371_tx_jesd/device_clk /axi_ad9371_tx_jesd/tx_axi/core_clk
connect_bd_net /axi_ad9371_tx_jesd/device_clk /axi_ad9371_tx_jesd/tx/clk
connect_bd_net /axi_ad9371_tx_jesd/sync /axi_ad9371_tx_jesd/tx/sync
connect_bd_net /axi_ad9371_tx_jesd/sysref /axi_ad9371_tx_jesd/tx/sysref
connect_bd_intf_net /axi_ad9371_tx_jesd/tx_data /axi_ad9371_tx_jesd/tx/tx_data
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_phy0 /axi_ad9371_tx_jesd/tx_phy0
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_phy1 /axi_ad9371_tx_jesd/tx_phy1
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_phy2 /axi_ad9371_tx_jesd/tx_phy2
connect_bd_intf_net /axi_ad9371_tx_jesd/tx/tx_phy3 /axi_ad9371_tx_jesd/tx_phy3
### ad_ip_instance util_upack util_ad9371_tx_upack
### ad_ip_parameter util_ad9371_tx_upack CONFIG.CHANNEL_DATA_WIDTH 32
### ad_ip_parameter util_ad9371_tx_upack CONFIG.NUM_OF_CHANNELS 4
### ad_ip_instance axi_dmac axi_ad9371_tx_dma
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.DMA_TYPE_SRC 0
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.DMA_TYPE_DEST 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.CYCLIC 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.AXI_SLICE_DEST 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9371_tx_dma CONFIG.DMA_DATA_WIDTH_DEST 128
### ad_ip_instance axi_clkgen axi_ad9371_rx_clkgen
### ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.ID 2
### ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.CLKIN_PERIOD 8
### ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.VCO_MUL 8
### ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.CLK0_DIV 8
### ad_ip_instance axi_adxcvr axi_ad9371_rx_xcvr
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.NUM_OF_LANES 2
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.TX_OR_RX_N 0
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.SYS_CLK_SEL 0
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.OUT_CLK_SEL 3
### ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.LPM_OR_DFE_N 1
### adi_axi_jesd204_rx_create axi_ad9371_rx_jesd 2
connect_bd_net /axi_ad9371_rx_jesd/rx_axi/core_reset /axi_ad9371_rx_jesd/rx/reset
connect_bd_intf_net /axi_ad9371_rx_jesd/rx_axi/rx_cfg /axi_ad9371_rx_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9371_rx_jesd/rx/rx_event /axi_ad9371_rx_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9371_rx_jesd/rx/rx_status /axi_ad9371_rx_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9371_rx_jesd/rx/rx_ilas_config /axi_ad9371_rx_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9371_rx_jesd/s_axi_aclk /axi_ad9371_rx_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9371_rx_jesd/s_axi_aresetn /axi_ad9371_rx_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9371_rx_jesd/s_axi /axi_ad9371_rx_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9371_rx_jesd/rx_axi/irq /axi_ad9371_rx_jesd/irq
connect_bd_net /axi_ad9371_rx_jesd/device_clk /axi_ad9371_rx_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9371_rx_jesd/device_clk /axi_ad9371_rx_jesd/rx/clk
connect_bd_net /axi_ad9371_rx_jesd/rx/sync /axi_ad9371_rx_jesd/sync
connect_bd_net /axi_ad9371_rx_jesd/sysref /axi_ad9371_rx_jesd/rx/sysref
connect_bd_net /axi_ad9371_rx_jesd/rx/phy_en_char_align /axi_ad9371_rx_jesd/phy_en_char_align
connect_bd_net /axi_ad9371_rx_jesd/rx/rx_data /axi_ad9371_rx_jesd/rx_data_tdata
connect_bd_net /axi_ad9371_rx_jesd/rx/rx_valid /axi_ad9371_rx_jesd/rx_data_tvalid
connect_bd_net /axi_ad9371_rx_jesd/rx/rx_eof /axi_ad9371_rx_jesd/rx_eof
connect_bd_net /axi_ad9371_rx_jesd/rx/rx_sof /axi_ad9371_rx_jesd/rx_sof
connect_bd_intf_net /axi_ad9371_rx_jesd/rx/rx_phy0 /axi_ad9371_rx_jesd/rx_phy0
connect_bd_intf_net /axi_ad9371_rx_jesd/rx/rx_phy1 /axi_ad9371_rx_jesd/rx_phy1
### ad_ip_instance util_cpack util_ad9371_rx_cpack
### ad_ip_parameter util_ad9371_rx_cpack CONFIG.CHANNEL_DATA_WIDTH 16
### ad_ip_parameter util_ad9371_rx_cpack CONFIG.NUM_OF_CHANNELS 4
### ad_ip_instance axi_dmac axi_ad9371_rx_dma
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9371_rx_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance axi_clkgen axi_ad9371_rx_os_clkgen
### ad_ip_parameter axi_ad9371_rx_os_clkgen CONFIG.ID 2
### ad_ip_parameter axi_ad9371_rx_os_clkgen CONFIG.CLKIN_PERIOD 8
### ad_ip_parameter axi_ad9371_rx_os_clkgen CONFIG.VCO_DIV 1
### ad_ip_parameter axi_ad9371_rx_os_clkgen CONFIG.VCO_MUL 8
### ad_ip_parameter axi_ad9371_rx_os_clkgen CONFIG.CLK0_DIV 8
### ad_ip_instance axi_adxcvr axi_ad9371_rx_os_xcvr
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.NUM_OF_LANES 2
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.QPLL_ENABLE 0
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.TX_OR_RX_N 0
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.SYS_CLK_SEL 0
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.OUT_CLK_SEL 3
### ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.LPM_OR_DFE_N 1
### adi_axi_jesd204_rx_create axi_ad9371_rx_os_jesd 2
connect_bd_net /axi_ad9371_rx_os_jesd/rx_axi/core_reset /axi_ad9371_rx_os_jesd/rx/reset
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx_axi/rx_cfg /axi_ad9371_rx_os_jesd/rx/rx_cfg
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx/rx_event /axi_ad9371_rx_os_jesd/rx_axi/rx_event
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx/rx_status /axi_ad9371_rx_os_jesd/rx_axi/rx_status
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx/rx_ilas_config /axi_ad9371_rx_os_jesd/rx_axi/rx_ilas_config
connect_bd_net /axi_ad9371_rx_os_jesd/s_axi_aclk /axi_ad9371_rx_os_jesd/rx_axi/s_axi_aclk
connect_bd_net /axi_ad9371_rx_os_jesd/s_axi_aresetn /axi_ad9371_rx_os_jesd/rx_axi/s_axi_aresetn
connect_bd_intf_net /axi_ad9371_rx_os_jesd/s_axi /axi_ad9371_rx_os_jesd/rx_axi/s_axi
connect_bd_net /axi_ad9371_rx_os_jesd/rx_axi/irq /axi_ad9371_rx_os_jesd/irq
connect_bd_net /axi_ad9371_rx_os_jesd/device_clk /axi_ad9371_rx_os_jesd/rx_axi/core_clk
connect_bd_net /axi_ad9371_rx_os_jesd/device_clk /axi_ad9371_rx_os_jesd/rx/clk
connect_bd_net /axi_ad9371_rx_os_jesd/rx/sync /axi_ad9371_rx_os_jesd/sync
connect_bd_net /axi_ad9371_rx_os_jesd/sysref /axi_ad9371_rx_os_jesd/rx/sysref
connect_bd_net /axi_ad9371_rx_os_jesd/rx/phy_en_char_align /axi_ad9371_rx_os_jesd/phy_en_char_align
connect_bd_net /axi_ad9371_rx_os_jesd/rx/rx_data /axi_ad9371_rx_os_jesd/rx_data_tdata
connect_bd_net /axi_ad9371_rx_os_jesd/rx/rx_valid /axi_ad9371_rx_os_jesd/rx_data_tvalid
connect_bd_net /axi_ad9371_rx_os_jesd/rx/rx_eof /axi_ad9371_rx_os_jesd/rx_eof
connect_bd_net /axi_ad9371_rx_os_jesd/rx/rx_sof /axi_ad9371_rx_os_jesd/rx_sof
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx/rx_phy0 /axi_ad9371_rx_os_jesd/rx_phy0
connect_bd_intf_net /axi_ad9371_rx_os_jesd/rx/rx_phy1 /axi_ad9371_rx_os_jesd/rx_phy1
### ad_ip_instance util_cpack util_ad9371_rx_os_cpack
### ad_ip_parameter util_ad9371_rx_os_cpack CONFIG.CHANNEL_DATA_WIDTH 32
### ad_ip_parameter util_ad9371_rx_os_cpack CONFIG.NUM_OF_CHANNELS 2
### ad_ip_instance axi_dmac axi_ad9371_rx_os_dma
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.DMA_TYPE_SRC 2
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.DMA_TYPE_DEST 0
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.CYCLIC 0
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.SYNC_TRANSFER_START 1
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.AXI_SLICE_SRC 0
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.AXI_SLICE_DEST 0
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.ASYNC_CLK_DEST_REQ 1
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.ASYNC_CLK_SRC_DEST 1
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.ASYNC_CLK_REQ_SRC 1
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.DMA_2D_TRANSFER 0
### ad_ip_parameter axi_ad9371_rx_os_dma CONFIG.DMA_DATA_WIDTH_SRC 64
### ad_ip_instance axi_ad9371 axi_ad9371_core
### ad_ip_instance util_adxcvr util_ad9371_xcvr
### ad_ip_parameter util_ad9371_xcvr CONFIG.RX_NUM_OF_LANES 4
### ad_ip_parameter util_ad9371_xcvr CONFIG.TX_NUM_OF_LANES 4
### ad_ip_parameter util_ad9371_xcvr CONFIG.TX_OUT_DIV 2
### ad_ip_parameter util_ad9371_xcvr CONFIG.CPLL_FBDIV 4
### ad_ip_parameter util_ad9371_xcvr CONFIG.RX_CLK25_DIV 5
### ad_ip_parameter util_ad9371_xcvr CONFIG.TX_CLK25_DIV 5
### ad_ip_parameter util_ad9371_xcvr CONFIG.RX_PMA_CFG 0x00018480
### ad_ip_parameter util_ad9371_xcvr CONFIG.RX_CDR_CFG 0x03000023ff20400020
### ad_ip_parameter util_ad9371_xcvr CONFIG.QPLL_FBDIV 0x120
### create_bd_port -dir I tx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_0
### create_bd_port -dir I rx_ref_clk_2
### ad_xcvrpll  tx_ref_clk_0 util_ad9371_xcvr/qpll_ref_clk_0
### ad_xcvrpll  rx_ref_clk_0 util_ad9371_xcvr/cpll_ref_clk_0
### ad_xcvrpll  rx_ref_clk_0 util_ad9371_xcvr/cpll_ref_clk_1
### ad_xcvrpll  rx_ref_clk_2 util_ad9371_xcvr/cpll_ref_clk_2
### ad_xcvrpll  rx_ref_clk_2 util_ad9371_xcvr/cpll_ref_clk_3
### ad_xcvrpll  axi_ad9371_tx_xcvr/up_pll_rst util_ad9371_xcvr/up_qpll_rst_0
### ad_xcvrpll  axi_ad9371_rx_xcvr/up_pll_rst util_ad9371_xcvr/up_cpll_rst_0
### ad_xcvrpll  axi_ad9371_rx_xcvr/up_pll_rst util_ad9371_xcvr/up_cpll_rst_1
### ad_xcvrpll  axi_ad9371_rx_os_xcvr/up_pll_rst util_ad9371_xcvr/up_cpll_rst_2
### ad_xcvrpll  axi_ad9371_rx_os_xcvr/up_pll_rst util_ad9371_xcvr/up_cpll_rst_3
### ad_connect  sys_cpu_resetn util_ad9371_xcvr/up_rstn
connect_bd_net -net /sys_cpu_resetn /util_ad9371_xcvr/up_rstn
### ad_connect  sys_cpu_clk util_ad9371_xcvr/up_clk
connect_bd_net -net /sys_cpu_clk /util_ad9371_xcvr/up_clk
### ad_xcvrcon  util_ad9371_xcvr axi_ad9371_tx_xcvr axi_ad9371_tx_jesd
connect_bd_intf_net /axi_ad9371_tx_xcvr/up_cm_0 /util_ad9371_xcvr/up_cm_0
connect_bd_intf_net /axi_ad9371_tx_xcvr/up_ch_0 /util_ad9371_xcvr/up_tx_0
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /util_ad9371_xcvr/tx_clk_0
connect_bd_intf_net /util_ad9371_xcvr/tx_0 /axi_ad9371_tx_jesd/tx_phy0
connect_bd_net /util_ad9371_xcvr/tx_0_p /tx_data_0_p
connect_bd_net /util_ad9371_xcvr/tx_0_n /tx_data_0_n
connect_bd_intf_net /axi_ad9371_tx_xcvr/up_ch_1 /util_ad9371_xcvr/up_tx_1
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /util_ad9371_xcvr/tx_clk_1
connect_bd_intf_net /util_ad9371_xcvr/tx_1 /axi_ad9371_tx_jesd/tx_phy1
connect_bd_net /util_ad9371_xcvr/tx_1_p /tx_data_1_p
connect_bd_net /util_ad9371_xcvr/tx_1_n /tx_data_1_n
connect_bd_intf_net /axi_ad9371_tx_xcvr/up_ch_2 /util_ad9371_xcvr/up_tx_2
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /util_ad9371_xcvr/tx_clk_2
connect_bd_intf_net /util_ad9371_xcvr/tx_2 /axi_ad9371_tx_jesd/tx_phy2
connect_bd_net /util_ad9371_xcvr/tx_2_p /tx_data_2_p
connect_bd_net /util_ad9371_xcvr/tx_2_n /tx_data_2_n
connect_bd_intf_net /axi_ad9371_tx_xcvr/up_ch_3 /util_ad9371_xcvr/up_tx_3
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /util_ad9371_xcvr/tx_clk_3
connect_bd_intf_net /util_ad9371_xcvr/tx_3 /axi_ad9371_tx_jesd/tx_phy3
connect_bd_net /util_ad9371_xcvr/tx_3_p /tx_data_3_p
connect_bd_net /util_ad9371_xcvr/tx_3_n /tx_data_3_n
connect_bd_net /axi_ad9371_tx_jesd/sysref /tx_sysref_0
connect_bd_net /axi_ad9371_tx_jesd/sync /tx_sync_0
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /axi_ad9371_tx_jesd/device_clk
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /axi_ad9371_tx_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_tx_jesd_rstgen/ext_reset_in
### ad_reconct  util_ad9371_xcvr/tx_out_clk_0 axi_ad9371_tx_clkgen/clk
connect_bd_net /util_ad9371_xcvr/tx_out_clk_0 /axi_ad9371_tx_clkgen/clk
### ad_connect  axi_ad9371_tx_clkgen/clk_0 util_ad9371_xcvr/tx_clk_0
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /util_ad9371_xcvr/tx_clk_0
### ad_connect  axi_ad9371_tx_clkgen/clk_0 util_ad9371_xcvr/tx_clk_1
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /util_ad9371_xcvr/tx_clk_1
### ad_connect  axi_ad9371_tx_clkgen/clk_0 util_ad9371_xcvr/tx_clk_2
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /util_ad9371_xcvr/tx_clk_2
### ad_connect  axi_ad9371_tx_clkgen/clk_0 util_ad9371_xcvr/tx_clk_3
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /util_ad9371_xcvr/tx_clk_3
### ad_connect  axi_ad9371_tx_clkgen/clk_0 axi_ad9371_tx_jesd/device_clk
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /axi_ad9371_tx_jesd/device_clk
### ad_connect  axi_ad9371_tx_clkgen/clk_0 axi_ad9371_tx_jesd_rstgen/slowest_sync_clk
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /axi_ad9371_tx_jesd_rstgen/slowest_sync_clk
### ad_reconct  util_ad9371_xcvr/tx_0 axi_ad9371_tx_jesd/tx_phy3
connect_bd_intf_net /util_ad9371_xcvr/tx_0 /axi_ad9371_tx_jesd/tx_phy3
### ad_reconct  util_ad9371_xcvr/tx_1 axi_ad9371_tx_jesd/tx_phy0
connect_bd_intf_net /util_ad9371_xcvr/tx_1 /axi_ad9371_tx_jesd/tx_phy0
### ad_reconct  util_ad9371_xcvr/tx_2 axi_ad9371_tx_jesd/tx_phy1
connect_bd_intf_net /util_ad9371_xcvr/tx_2 /axi_ad9371_tx_jesd/tx_phy1
### ad_reconct  util_ad9371_xcvr/tx_3 axi_ad9371_tx_jesd/tx_phy2
connect_bd_intf_net /util_ad9371_xcvr/tx_3 /axi_ad9371_tx_jesd/tx_phy2
### ad_xcvrcon  util_ad9371_xcvr axi_ad9371_rx_xcvr axi_ad9371_rx_jesd
connect_bd_intf_net /axi_ad9371_rx_xcvr/up_es_0 /util_ad9371_xcvr/up_es_0
connect_bd_net /axi_ad9371_rx_jesd/phy_en_char_align /util_ad9371_xcvr/rx_calign_0
connect_bd_intf_net /axi_ad9371_rx_xcvr/up_ch_0 /util_ad9371_xcvr/up_rx_0
connect_bd_net /util_ad9371_xcvr/rx_out_clk_0 /util_ad9371_xcvr/rx_clk_0
connect_bd_intf_net /util_ad9371_xcvr/rx_0 /axi_ad9371_rx_jesd/rx_phy0
connect_bd_net /util_ad9371_xcvr/rx_0_p /rx_data_0_p
connect_bd_net /util_ad9371_xcvr/rx_0_n /rx_data_0_n
connect_bd_intf_net /axi_ad9371_rx_xcvr/up_es_1 /util_ad9371_xcvr/up_es_1
connect_bd_net /axi_ad9371_rx_jesd/phy_en_char_align /util_ad9371_xcvr/rx_calign_1
connect_bd_intf_net /axi_ad9371_rx_xcvr/up_ch_1 /util_ad9371_xcvr/up_rx_1
connect_bd_net /util_ad9371_xcvr/rx_out_clk_0 /util_ad9371_xcvr/rx_clk_1
connect_bd_intf_net /util_ad9371_xcvr/rx_1 /axi_ad9371_rx_jesd/rx_phy1
connect_bd_net /util_ad9371_xcvr/rx_1_p /rx_data_1_p
connect_bd_net /util_ad9371_xcvr/rx_1_n /rx_data_1_n
connect_bd_net /axi_ad9371_rx_jesd/sysref /rx_sysref_0
connect_bd_net /axi_ad9371_rx_jesd/sync /rx_sync_0
connect_bd_net /util_ad9371_xcvr/rx_out_clk_0 /axi_ad9371_rx_jesd/device_clk
connect_bd_net /util_ad9371_xcvr/rx_out_clk_0 /axi_ad9371_rx_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_jesd_rstgen/ext_reset_in
### ad_reconct  util_ad9371_xcvr/rx_out_clk_0 axi_ad9371_rx_clkgen/clk
connect_bd_net /util_ad9371_xcvr/rx_out_clk_0 /axi_ad9371_rx_clkgen/clk
### ad_connect  axi_ad9371_rx_clkgen/clk_0 util_ad9371_xcvr/rx_clk_0
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /util_ad9371_xcvr/rx_clk_0
### ad_connect  axi_ad9371_rx_clkgen/clk_0 util_ad9371_xcvr/rx_clk_1
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /util_ad9371_xcvr/rx_clk_1
### ad_connect  axi_ad9371_rx_clkgen/clk_0 axi_ad9371_rx_jesd/device_clk
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /axi_ad9371_rx_jesd/device_clk
### ad_connect  axi_ad9371_rx_clkgen/clk_0 axi_ad9371_rx_jesd_rstgen/slowest_sync_clk
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /axi_ad9371_rx_jesd_rstgen/slowest_sync_clk
### ad_xcvrcon  util_ad9371_xcvr axi_ad9371_rx_os_xcvr axi_ad9371_rx_os_jesd
WARNING: [BD 41-1753] The name 'axi_ad9371_rx_os_jesd_rstgen' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
connect_bd_intf_net /axi_ad9371_rx_os_xcvr/up_es_0 /util_ad9371_xcvr/up_es_2
connect_bd_net /axi_ad9371_rx_os_jesd/phy_en_char_align /util_ad9371_xcvr/rx_calign_2
connect_bd_intf_net /axi_ad9371_rx_os_xcvr/up_ch_0 /util_ad9371_xcvr/up_rx_2
connect_bd_net /util_ad9371_xcvr/rx_out_clk_2 /util_ad9371_xcvr/rx_clk_2
connect_bd_intf_net /util_ad9371_xcvr/rx_2 /axi_ad9371_rx_os_jesd/rx_phy0
connect_bd_net /util_ad9371_xcvr/rx_2_p /rx_data_2_p
connect_bd_net /util_ad9371_xcvr/rx_2_n /rx_data_2_n
connect_bd_intf_net /axi_ad9371_rx_os_xcvr/up_es_1 /util_ad9371_xcvr/up_es_3
connect_bd_net /axi_ad9371_rx_os_jesd/phy_en_char_align /util_ad9371_xcvr/rx_calign_3
connect_bd_intf_net /axi_ad9371_rx_os_xcvr/up_ch_1 /util_ad9371_xcvr/up_rx_3
connect_bd_net /util_ad9371_xcvr/rx_out_clk_2 /util_ad9371_xcvr/rx_clk_3
connect_bd_intf_net /util_ad9371_xcvr/rx_3 /axi_ad9371_rx_os_jesd/rx_phy1
connect_bd_net /util_ad9371_xcvr/rx_3_p /rx_data_3_p
connect_bd_net /util_ad9371_xcvr/rx_3_n /rx_data_3_n
connect_bd_net /axi_ad9371_rx_os_jesd/sysref /rx_sysref_2
connect_bd_net /axi_ad9371_rx_os_jesd/sync /rx_sync_2
connect_bd_net /util_ad9371_xcvr/rx_out_clk_2 /axi_ad9371_rx_os_jesd/device_clk
connect_bd_net /util_ad9371_xcvr/rx_out_clk_2 /axi_ad9371_rx_os_jesd_rstgen/slowest_sync_clk
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_os_jesd_rstgen/ext_reset_in
### ad_reconct  util_ad9371_xcvr/rx_out_clk_2 axi_ad9371_rx_os_clkgen/clk
connect_bd_net /util_ad9371_xcvr/rx_out_clk_2 /axi_ad9371_rx_os_clkgen/clk
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 util_ad9371_xcvr/rx_clk_2
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /util_ad9371_xcvr/rx_clk_2
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 util_ad9371_xcvr/rx_clk_3
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /util_ad9371_xcvr/rx_clk_3
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 axi_ad9371_rx_os_jesd/device_clk
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /axi_ad9371_rx_os_jesd/device_clk
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 axi_ad9371_rx_os_jesd_rstgen/slowest_sync_clk
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /axi_ad9371_rx_os_jesd_rstgen/slowest_sync_clk
### ad_ip_instance proc_sys_reset sys_dma_rstgen
### ad_ip_parameter sys_dma_rstgen CONFIG.C_EXT_RST_WIDTH 1
### ad_connect  sys_dma_clk sys_dma_rstgen/slowest_sync_clk
create_bd_net sys_dma_clk
connect_bd_net -net /sys_dma_clk /sys_dma_rstgen/slowest_sync_clk
### ad_connect  sys_dma_resetn sys_dma_rstgen/peripheral_aresetn
create_bd_net sys_dma_resetn
connect_bd_net -net /sys_dma_resetn /sys_dma_rstgen/peripheral_aresetn
### ad_connect  sys_dma_reset sys_dma_rstgen/peripheral_reset
create_bd_net sys_dma_reset
connect_bd_net -net /sys_dma_reset /sys_dma_rstgen/peripheral_reset
### ad_connect  sys_dma_reset axi_ad9371_dacfifo/dma_rst
connect_bd_net -net /sys_dma_reset /axi_ad9371_dacfifo/dma_rst
### ad_connect  axi_ad9371_tx_clkgen/clk_0 axi_ad9371_core/dac_clk
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /axi_ad9371_core/dac_clk
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9371_tx_clkgen/clk_0(clk) and /axi_ad9371_core/dac_clk(undef)
### ad_connect  axi_ad9371_tx_jesd/tx_data_tdata axi_ad9371_core/dac_tx_data
connect_bd_net /axi_ad9371_tx_jesd/tx_data_tdata /axi_ad9371_core/dac_tx_data
### ad_connect  axi_ad9371_tx_clkgen/clk_0 util_ad9371_tx_upack/dac_clk
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /util_ad9371_tx_upack/dac_clk
### ad_connect  axi_ad9371_core/dac_valid_i0 util_ad9371_tx_upack/dac_valid_0
connect_bd_net /axi_ad9371_core/dac_valid_i0 /util_ad9371_tx_upack/dac_valid_0
### ad_connect  axi_ad9371_core/dac_enable_i0 util_ad9371_tx_upack/dac_enable_0
connect_bd_net /axi_ad9371_core/dac_enable_i0 /util_ad9371_tx_upack/dac_enable_0
### ad_connect  axi_ad9371_core/dac_data_i0 util_ad9371_tx_upack/dac_data_0
connect_bd_net /axi_ad9371_core/dac_data_i0 /util_ad9371_tx_upack/dac_data_0
### ad_connect  axi_ad9371_core/dac_valid_q0 util_ad9371_tx_upack/dac_valid_1
connect_bd_net /axi_ad9371_core/dac_valid_q0 /util_ad9371_tx_upack/dac_valid_1
### ad_connect  axi_ad9371_core/dac_enable_q0 util_ad9371_tx_upack/dac_enable_1
connect_bd_net /axi_ad9371_core/dac_enable_q0 /util_ad9371_tx_upack/dac_enable_1
### ad_connect  axi_ad9371_core/dac_data_q0 util_ad9371_tx_upack/dac_data_1
connect_bd_net /axi_ad9371_core/dac_data_q0 /util_ad9371_tx_upack/dac_data_1
### ad_connect  axi_ad9371_core/dac_valid_i1 util_ad9371_tx_upack/dac_valid_2
connect_bd_net /axi_ad9371_core/dac_valid_i1 /util_ad9371_tx_upack/dac_valid_2
### ad_connect  axi_ad9371_core/dac_enable_i1 util_ad9371_tx_upack/dac_enable_2
connect_bd_net /axi_ad9371_core/dac_enable_i1 /util_ad9371_tx_upack/dac_enable_2
### ad_connect  axi_ad9371_core/dac_data_i1 util_ad9371_tx_upack/dac_data_2
connect_bd_net /axi_ad9371_core/dac_data_i1 /util_ad9371_tx_upack/dac_data_2
### ad_connect  axi_ad9371_core/dac_valid_q1 util_ad9371_tx_upack/dac_valid_3
connect_bd_net /axi_ad9371_core/dac_valid_q1 /util_ad9371_tx_upack/dac_valid_3
### ad_connect  axi_ad9371_core/dac_enable_q1 util_ad9371_tx_upack/dac_enable_3
connect_bd_net /axi_ad9371_core/dac_enable_q1 /util_ad9371_tx_upack/dac_enable_3
### ad_connect  axi_ad9371_core/dac_data_q1 util_ad9371_tx_upack/dac_data_3
connect_bd_net /axi_ad9371_core/dac_data_q1 /util_ad9371_tx_upack/dac_data_3
### ad_connect  axi_ad9371_tx_clkgen/clk_0 axi_ad9371_dacfifo/dac_clk
connect_bd_net /axi_ad9371_tx_clkgen/clk_0 /axi_ad9371_dacfifo/dac_clk
### ad_connect  axi_ad9371_tx_jesd_rstgen/peripheral_reset axi_ad9371_dacfifo/dac_rst
connect_bd_net /axi_ad9371_tx_jesd_rstgen/peripheral_reset /axi_ad9371_dacfifo/dac_rst
### ad_connect  util_ad9371_tx_upack/dac_valid axi_ad9371_dacfifo/dac_valid
connect_bd_net /util_ad9371_tx_upack/dac_valid /axi_ad9371_dacfifo/dac_valid
### ad_connect  util_ad9371_tx_upack/dac_data axi_ad9371_dacfifo/dac_data
connect_bd_net /util_ad9371_tx_upack/dac_data /axi_ad9371_dacfifo/dac_data
### ad_connect  sys_dma_clk axi_ad9371_dacfifo/dma_clk
connect_bd_net -net /sys_dma_clk /axi_ad9371_dacfifo/dma_clk
### ad_connect  sys_dma_clk axi_ad9371_tx_dma/m_axis_aclk
connect_bd_net -net /sys_dma_clk /axi_ad9371_tx_dma/m_axis_aclk
### ad_connect  axi_ad9371_dacfifo/dma_valid axi_ad9371_tx_dma/m_axis_valid
connect_bd_net /axi_ad9371_dacfifo/dma_valid /axi_ad9371_tx_dma/m_axis_valid
### ad_connect  axi_ad9371_dacfifo/dma_data axi_ad9371_tx_dma/m_axis_data
connect_bd_net /axi_ad9371_dacfifo/dma_data /axi_ad9371_tx_dma/m_axis_data
### ad_connect  axi_ad9371_dacfifo/dma_ready axi_ad9371_tx_dma/m_axis_ready
connect_bd_net /axi_ad9371_dacfifo/dma_ready /axi_ad9371_tx_dma/m_axis_ready
### ad_connect  axi_ad9371_dacfifo/dma_xfer_req axi_ad9371_tx_dma/m_axis_xfer_req
connect_bd_net /axi_ad9371_dacfifo/dma_xfer_req /axi_ad9371_tx_dma/m_axis_xfer_req
### ad_connect  axi_ad9371_dacfifo/dma_xfer_last axi_ad9371_tx_dma/m_axis_last
connect_bd_net /axi_ad9371_dacfifo/dma_xfer_last /axi_ad9371_tx_dma/m_axis_last
### ad_connect  axi_ad9371_dacfifo/dac_dunf axi_ad9371_core/dac_dunf
connect_bd_net /axi_ad9371_dacfifo/dac_dunf /axi_ad9371_core/dac_dunf
### ad_connect  axi_ad9371_dacfifo/bypass dac_fifo_bypass
connect_bd_net /axi_ad9371_dacfifo/bypass /dac_fifo_bypass
### ad_connect  sys_dma_resetn axi_ad9371_tx_dma/m_src_axi_aresetn
connect_bd_net -net /sys_dma_resetn /axi_ad9371_tx_dma/m_src_axi_aresetn
### ad_connect  axi_ad9371_rx_clkgen/clk_0 axi_ad9371_core/adc_clk
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /axi_ad9371_core/adc_clk
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9371_rx_clkgen/clk_0(clk) and /axi_ad9371_core/adc_clk(undef)
### ad_connect  axi_ad9371_rx_jesd/rx_sof axi_ad9371_core/adc_rx_sof
connect_bd_net /axi_ad9371_rx_jesd/rx_sof /axi_ad9371_core/adc_rx_sof
### ad_connect  axi_ad9371_rx_jesd/rx_data_tdata axi_ad9371_core/adc_rx_data
connect_bd_net /axi_ad9371_rx_jesd/rx_data_tdata /axi_ad9371_core/adc_rx_data
### ad_connect  axi_ad9371_rx_clkgen/clk_0 util_ad9371_rx_cpack/adc_clk
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /util_ad9371_rx_cpack/adc_clk
### ad_connect  axi_ad9371_rx_jesd_rstgen/peripheral_reset util_ad9371_rx_cpack/adc_rst
connect_bd_net /axi_ad9371_rx_jesd_rstgen/peripheral_reset /util_ad9371_rx_cpack/adc_rst
### ad_connect  axi_ad9371_core/adc_enable_i0 util_ad9371_rx_cpack/adc_enable_0
connect_bd_net /axi_ad9371_core/adc_enable_i0 /util_ad9371_rx_cpack/adc_enable_0
### ad_connect  axi_ad9371_core/adc_valid_i0 util_ad9371_rx_cpack/adc_valid_0
connect_bd_net /axi_ad9371_core/adc_valid_i0 /util_ad9371_rx_cpack/adc_valid_0
### ad_connect  axi_ad9371_core/adc_data_i0 util_ad9371_rx_cpack/adc_data_0
connect_bd_net /axi_ad9371_core/adc_data_i0 /util_ad9371_rx_cpack/adc_data_0
### ad_connect  axi_ad9371_core/adc_enable_q0 util_ad9371_rx_cpack/adc_enable_1
connect_bd_net /axi_ad9371_core/adc_enable_q0 /util_ad9371_rx_cpack/adc_enable_1
### ad_connect  axi_ad9371_core/adc_valid_q0 util_ad9371_rx_cpack/adc_valid_1
connect_bd_net /axi_ad9371_core/adc_valid_q0 /util_ad9371_rx_cpack/adc_valid_1
### ad_connect  axi_ad9371_core/adc_data_q0 util_ad9371_rx_cpack/adc_data_1
connect_bd_net /axi_ad9371_core/adc_data_q0 /util_ad9371_rx_cpack/adc_data_1
### ad_connect  axi_ad9371_core/adc_enable_i1 util_ad9371_rx_cpack/adc_enable_2
connect_bd_net /axi_ad9371_core/adc_enable_i1 /util_ad9371_rx_cpack/adc_enable_2
### ad_connect  axi_ad9371_core/adc_valid_i1 util_ad9371_rx_cpack/adc_valid_2
connect_bd_net /axi_ad9371_core/adc_valid_i1 /util_ad9371_rx_cpack/adc_valid_2
### ad_connect  axi_ad9371_core/adc_data_i1 util_ad9371_rx_cpack/adc_data_2
connect_bd_net /axi_ad9371_core/adc_data_i1 /util_ad9371_rx_cpack/adc_data_2
### ad_connect  axi_ad9371_core/adc_enable_q1 util_ad9371_rx_cpack/adc_enable_3
connect_bd_net /axi_ad9371_core/adc_enable_q1 /util_ad9371_rx_cpack/adc_enable_3
### ad_connect  axi_ad9371_core/adc_valid_q1 util_ad9371_rx_cpack/adc_valid_3
connect_bd_net /axi_ad9371_core/adc_valid_q1 /util_ad9371_rx_cpack/adc_valid_3
### ad_connect  axi_ad9371_core/adc_data_q1 util_ad9371_rx_cpack/adc_data_3
connect_bd_net /axi_ad9371_core/adc_data_q1 /util_ad9371_rx_cpack/adc_data_3
### ad_connect  axi_ad9371_rx_clkgen/clk_0 axi_ad9371_rx_dma/fifo_wr_clk
connect_bd_net /axi_ad9371_rx_clkgen/clk_0 /axi_ad9371_rx_dma/fifo_wr_clk
### ad_connect  util_ad9371_rx_cpack/adc_valid axi_ad9371_rx_dma/fifo_wr_en
connect_bd_net /util_ad9371_rx_cpack/adc_valid /axi_ad9371_rx_dma/fifo_wr_en
### ad_connect  util_ad9371_rx_cpack/adc_sync axi_ad9371_rx_dma/fifo_wr_sync
connect_bd_net /util_ad9371_rx_cpack/adc_sync /axi_ad9371_rx_dma/fifo_wr_sync
### ad_connect  util_ad9371_rx_cpack/adc_data axi_ad9371_rx_dma/fifo_wr_din
connect_bd_net /util_ad9371_rx_cpack/adc_data /axi_ad9371_rx_dma/fifo_wr_din
### ad_connect  axi_ad9371_rx_dma/fifo_wr_overflow axi_ad9371_core/adc_dovf
connect_bd_net /axi_ad9371_rx_dma/fifo_wr_overflow /axi_ad9371_core/adc_dovf
### ad_connect  sys_dma_resetn axi_ad9371_rx_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_dma_resetn /axi_ad9371_rx_dma/m_dest_axi_aresetn
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 axi_ad9371_core/adc_os_clk
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /axi_ad9371_core/adc_os_clk
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9371_rx_os_clkgen/clk_0(clk) and /axi_ad9371_core/adc_os_clk(undef)
### ad_connect  axi_ad9371_rx_os_jesd/rx_sof axi_ad9371_core/adc_rx_os_sof
connect_bd_net /axi_ad9371_rx_os_jesd/rx_sof /axi_ad9371_core/adc_rx_os_sof
### ad_connect  axi_ad9371_rx_os_jesd/rx_data_tdata axi_ad9371_core/adc_rx_os_data
connect_bd_net /axi_ad9371_rx_os_jesd/rx_data_tdata /axi_ad9371_core/adc_rx_os_data
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 util_ad9371_rx_os_cpack/adc_clk
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /util_ad9371_rx_os_cpack/adc_clk
### ad_connect  axi_ad9371_rx_os_jesd_rstgen/peripheral_reset util_ad9371_rx_os_cpack/adc_rst
connect_bd_net /axi_ad9371_rx_os_jesd_rstgen/peripheral_reset /util_ad9371_rx_os_cpack/adc_rst
### ad_connect  axi_ad9371_core/adc_os_enable_i0 util_ad9371_rx_os_cpack/adc_enable_0
connect_bd_net /axi_ad9371_core/adc_os_enable_i0 /util_ad9371_rx_os_cpack/adc_enable_0
### ad_connect  axi_ad9371_core/adc_os_valid_i0 util_ad9371_rx_os_cpack/adc_valid_0
connect_bd_net /axi_ad9371_core/adc_os_valid_i0 /util_ad9371_rx_os_cpack/adc_valid_0
### ad_connect  axi_ad9371_core/adc_os_data_i0 util_ad9371_rx_os_cpack/adc_data_0
connect_bd_net /axi_ad9371_core/adc_os_data_i0 /util_ad9371_rx_os_cpack/adc_data_0
### ad_connect  axi_ad9371_core/adc_os_enable_q0 util_ad9371_rx_os_cpack/adc_enable_1
connect_bd_net /axi_ad9371_core/adc_os_enable_q0 /util_ad9371_rx_os_cpack/adc_enable_1
### ad_connect  axi_ad9371_core/adc_os_valid_q0 util_ad9371_rx_os_cpack/adc_valid_1
connect_bd_net /axi_ad9371_core/adc_os_valid_q0 /util_ad9371_rx_os_cpack/adc_valid_1
### ad_connect  axi_ad9371_core/adc_os_data_q0 util_ad9371_rx_os_cpack/adc_data_1
connect_bd_net /axi_ad9371_core/adc_os_data_q0 /util_ad9371_rx_os_cpack/adc_data_1
### ad_connect  axi_ad9371_rx_os_clkgen/clk_0 axi_ad9371_rx_os_dma/fifo_wr_clk
connect_bd_net /axi_ad9371_rx_os_clkgen/clk_0 /axi_ad9371_rx_os_dma/fifo_wr_clk
### ad_connect  util_ad9371_rx_os_cpack/adc_valid axi_ad9371_rx_os_dma/fifo_wr_en
connect_bd_net /util_ad9371_rx_os_cpack/adc_valid /axi_ad9371_rx_os_dma/fifo_wr_en
### ad_connect  util_ad9371_rx_os_cpack/adc_sync axi_ad9371_rx_os_dma/fifo_wr_sync
connect_bd_net /util_ad9371_rx_os_cpack/adc_sync /axi_ad9371_rx_os_dma/fifo_wr_sync
### ad_connect  util_ad9371_rx_os_cpack/adc_data axi_ad9371_rx_os_dma/fifo_wr_din
connect_bd_net /util_ad9371_rx_os_cpack/adc_data /axi_ad9371_rx_os_dma/fifo_wr_din
### ad_connect  axi_ad9371_rx_os_dma/fifo_wr_overflow axi_ad9371_core/adc_os_dovf
connect_bd_net /axi_ad9371_rx_os_dma/fifo_wr_overflow /axi_ad9371_core/adc_os_dovf
### ad_connect  sys_dma_resetn axi_ad9371_rx_os_dma/m_dest_axi_aresetn
connect_bd_net -net /sys_dma_resetn /axi_ad9371_rx_os_dma/m_dest_axi_aresetn
### ad_cpu_interconnect 0x44A00000 axi_ad9371_core
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M09_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_core/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M09_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_core/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M09_AXI /axi_ad9371_core/s_axi
### ad_cpu_interconnect 0x44A80000 axi_ad9371_tx_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M10_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_tx_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M10_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_tx_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M10_AXI /axi_ad9371_tx_xcvr/s_axi
### ad_cpu_interconnect 0x43C00000 axi_ad9371_tx_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M11_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_tx_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M11_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_tx_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M11_AXI /axi_ad9371_tx_clkgen/s_axi
### ad_cpu_interconnect 0x44A90000 axi_ad9371_tx_jesd
/axi_ad9371_tx_jesd/tx_axi/s_axi_aclk
/axi_ad9371_tx_jesd/tx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M12_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_tx_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M12_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_tx_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M12_AXI /axi_ad9371_tx_jesd/s_axi
### ad_cpu_interconnect 0x7c420000 axi_ad9371_tx_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M13_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_tx_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M13_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_tx_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M13_AXI /axi_ad9371_tx_dma/s_axi
### ad_cpu_interconnect 0x44A60000 axi_ad9371_rx_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M14_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M14_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M14_AXI /axi_ad9371_rx_xcvr/s_axi
### ad_cpu_interconnect 0x43C10000 axi_ad9371_rx_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M15_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M15_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M15_AXI /axi_ad9371_rx_clkgen/s_axi
### ad_cpu_interconnect 0x44AA0000 axi_ad9371_rx_jesd
/axi_ad9371_rx_jesd/rx_axi/s_axi_aclk
/axi_ad9371_rx_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M16_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M16_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M16_AXI /axi_ad9371_rx_jesd/s_axi
### ad_cpu_interconnect 0x7c400000 axi_ad9371_rx_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M17_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M17_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M17_AXI /axi_ad9371_rx_dma/s_axi
### ad_cpu_interconnect 0x44A50000 axi_ad9371_rx_os_xcvr
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M18_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_os_xcvr/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M18_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_os_xcvr/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M18_AXI /axi_ad9371_rx_os_xcvr/s_axi
### ad_cpu_interconnect 0x43C20000 axi_ad9371_rx_os_clkgen
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M19_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_os_clkgen/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M19_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_os_clkgen/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M19_AXI /axi_ad9371_rx_os_clkgen/s_axi
### ad_cpu_interconnect 0x44AB0000 axi_ad9371_rx_os_jesd
/axi_ad9371_rx_os_jesd/rx_axi/s_axi_aclk
/axi_ad9371_rx_os_jesd/rx_axi
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M20_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_os_jesd/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M20_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_os_jesd/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M20_AXI /axi_ad9371_rx_os_jesd/s_axi
### ad_cpu_interconnect 0x7c440000 axi_ad9371_rx_os_dma
connect_bd_net -net /sys_cpu_clk /axi_cpu_interconnect/M21_ACLK
connect_bd_net -net /sys_cpu_clk /axi_ad9371_rx_os_dma/s_axi_aclk
connect_bd_net -net /sys_cpu_resetn /axi_cpu_interconnect/M21_ARESETN
connect_bd_net -net /sys_cpu_resetn /axi_ad9371_rx_os_dma/s_axi_aresetn
connect_bd_intf_net /axi_cpu_interconnect/M21_AXI /axi_ad9371_rx_os_dma/s_axi
### ad_mem_hp3_interconnect sys_cpu_clk sys_ps7/S_AXI_HP3
### ad_mem_hp3_interconnect sys_cpu_clk axi_ad9371_rx_xcvr/m_axi
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S05_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S05_ACLK
connect_bd_intf_net /axi_mem_interconnect/S05_AXI /axi_ad9371_rx_xcvr/m_axi
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ad9371_rx_xcvr/m_axi> at <0x80000000 [ 2G ]>
### ad_mem_hp3_interconnect sys_cpu_clk axi_ad9371_rx_os_xcvr/m_axi
connect_bd_net -net /sys_cpu_resetn /axi_mem_interconnect/S06_ARESETN
connect_bd_net -net /sys_cpu_clk /axi_mem_interconnect/S06_ACLK
connect_bd_intf_net /axi_mem_interconnect/S06_AXI /axi_ad9371_rx_os_xcvr/m_axi
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ad9371_rx_os_xcvr/m_axi> at <0x80000000 [ 2G ]>
### ad_mem_hp1_interconnect sys_dma_clk sys_ps7/S_AXI_HP1
### ad_mem_hp1_interconnect sys_dma_clk axi_ad9371_tx_dma/m_src_axi
connect_bd_net -net /sys_dma_resetn /axi_mem_interconnect/S07_ARESETN
connect_bd_net -net /sys_dma_clk /axi_mem_interconnect/S07_ACLK
connect_bd_intf_net /axi_mem_interconnect/S07_AXI /axi_ad9371_tx_dma/m_src_axi
connect_bd_net -net /sys_dma_clk /axi_ad9371_tx_dma/m_src_axi_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ad9371_tx_dma/m_src_axi> at <0x80000000 [ 2G ]>
### ad_mem_hp2_interconnect sys_dma_clk sys_ps7/S_AXI_HP2
### ad_mem_hp2_interconnect sys_dma_clk axi_ad9371_rx_dma/m_dest_axi
connect_bd_net -net /sys_dma_resetn /axi_mem_interconnect/S08_ARESETN
connect_bd_net -net /sys_dma_clk /axi_mem_interconnect/S08_ACLK
connect_bd_intf_net /axi_mem_interconnect/S08_AXI /axi_ad9371_rx_dma/m_dest_axi
connect_bd_net -net /sys_dma_clk /axi_ad9371_rx_dma/m_dest_axi_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ad9371_rx_dma/m_dest_axi> at <0x80000000 [ 2G ]>
### ad_mem_hp2_interconnect sys_dma_clk axi_ad9371_rx_os_dma/m_dest_axi
connect_bd_net -net /sys_dma_resetn /axi_mem_interconnect/S09_ARESETN
connect_bd_net -net /sys_dma_clk /axi_mem_interconnect/S09_ACLK
connect_bd_intf_net /axi_mem_interconnect/S09_AXI /axi_ad9371_rx_os_dma/m_dest_axi
connect_bd_net -net /sys_dma_clk /axi_ad9371_rx_os_dma/m_dest_axi_aclk
</axi_ddr_cntrl/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK> is being mapped into </axi_ad9371_rx_os_dma/m_dest_axi> at <0x80000000 [ 2G ]>
### ad_cpu_interrupt ps-8 mb-8 axi_ad9371_rx_os_jesd/irq
delete_bd_objs /mb_intr_08_1 /mb_intr_08
connect_bd_net /sys_concat_intc/In8 /axi_ad9371_rx_os_jesd/irq
### ad_cpu_interrupt ps-9 mb-7 axi_ad9371_tx_jesd/irq
delete_bd_objs /mb_intr_07_1 /mb_intr_07
connect_bd_net /sys_concat_intc/In7 /axi_ad9371_tx_jesd/irq
### ad_cpu_interrupt ps-10 mb-15 axi_ad9371_rx_jesd/irq
delete_bd_objs /mb_intr_15_1 /mb_intr_15
connect_bd_net /sys_concat_intc/In15 /axi_ad9371_rx_jesd/irq
### ad_cpu_interrupt ps-11 mb-14 axi_ad9371_rx_os_dma/irq
delete_bd_objs /mb_intr_14_1 /mb_intr_14
connect_bd_net /sys_concat_intc/In14 /axi_ad9371_rx_os_dma/irq
### ad_cpu_interrupt ps-12 mb-13- axi_ad9371_tx_dma/irq
delete_bd_objs /mb_intr_13_1 /mb_intr_13
connect_bd_net /sys_concat_intc/In13 /axi_ad9371_tx_dma/irq
### ad_cpu_interrupt ps-13 mb-12 axi_ad9371_rx_dma/irq
delete_bd_objs /mb_intr_12_1 /mb_intr_12
connect_bd_net /sys_concat_intc/In12 /axi_ad9371_rx_dma/irq
## ad_connect sys_dma_clk axi_ddr_cntrl/addn_ui_clkout3
connect_bd_net -net /sys_dma_clk /axi_ddr_cntrl/addn_ui_clkout3
## ad_connect sys_dma_rstgen/ext_reset_in sys_rstgen/peripheral_reset
connect_bd_net /sys_dma_rstgen/ext_reset_in /sys_rstgen/peripheral_reset
## ad_ip_parameter axi_ad9371_tx_xcvr CONFIG.XCVR_TYPE 1
## ad_ip_parameter axi_ad9371_rx_xcvr CONFIG.XCVR_TYPE 1
## ad_ip_parameter axi_ad9371_rx_os_xcvr CONFIG.XCVR_TYPE 1
## ad_ip_parameter util_ad9371_xcvr CONFIG.XCVR_TYPE 1
## ad_ip_parameter util_ad9371_xcvr CONFIG.QPLL_FBDIV 80
## ad_ip_parameter util_ad9371_xcvr CONFIG.QPLL_REFCLK_DIV 1
## ad_ip_parameter axi_ad9371_rx_clkgen CONFIG.DEVICE_TYPE 2
## ad_ip_parameter axi_ad9371_tx_clkgen CONFIG.DEVICE_TYPE 2
Wrote  : <E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/system.bd> 
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:microblaze:10.0-16] /sys_mb: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:microblaze:10.0-16] /sys_mb: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xFFFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-926] Following properties on interface pin /axi_ethernet/s_axi have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	SUPPORTS_NARROW_BURST=0
	MAX_BURST_LENGTH=1

WARNING: [BD 41-927] Following properties on pin /axi_ethernet/s_axi_lite_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ethernet/axis_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_c0_ddr4_ui_clk 
WARNING: [BD 41-927] Following properties on pin /util_ad9371_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9371_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_ad9371_xcvr/tx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9371_xcvr_0_tx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_ad9371_xcvr/rx_out_clk_2 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_ad9371_xcvr_0_rx_out_clk_2 
WARNING: [BD 41-1771] Block interface /axi_ethernet/mdio has associated board param 'MDIO_BOARD_INTERFACE', which is set to board part interface 'mdio_mdc'. This interface is connected to an external interface /mdio, whose name 'mdio' does not match with the board interface name 'mdio_mdc'.
This is a visual-only issue - this interface /axi_ethernet/mdio will be connected to board interface 'mdio_mdc'. If desired, please change the name of this port /mdio manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/sgmii has associated board param 'ETHERNET_BOARD_INTERFACE', which is set to board part interface 'sgmii_lvds'. This interface is connected to an external interface /sgmii, whose name 'sgmii' does not match with the board interface name 'sgmii_lvds'.
This is a visual-only issue - this interface /axi_ethernet/sgmii will be connected to board interface 'sgmii_lvds'. If desired, please change the name of this port /sgmii manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/lvds_clk has associated board param 'DIFFCLK_BOARD_INTERFACE', which is set to board part interface 'sgmii_phyclk'. This interface is connected to an external interface /phy_clk, whose name 'phy_clk' does not match with the board interface name 'sgmii_phyclk'.
This is a visual-only issue - this interface /axi_ethernet/lvds_clk will be connected to board interface 'sgmii_phyclk'. If desired, please change the name of this port /phy_clk manually.
validate_bd_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1278.621 ; gain = 29.289
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /axi_ethernet/mdio has associated board param 'MDIO_BOARD_INTERFACE', which is set to board part interface 'mdio_mdc'. This interface is connected to an external interface /mdio, whose name 'mdio' does not match with the board interface name 'mdio_mdc'.
This is a visual-only issue - this interface /axi_ethernet/mdio will be connected to board interface 'mdio_mdc'. If desired, please change the name of this port /mdio manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/sgmii has associated board param 'ETHERNET_BOARD_INTERFACE', which is set to board part interface 'sgmii_lvds'. This interface is connected to an external interface /sgmii, whose name 'sgmii' does not match with the board interface name 'sgmii_lvds'.
This is a visual-only issue - this interface /axi_ethernet/sgmii will be connected to board interface 'sgmii_lvds'. If desired, please change the name of this port /sgmii manually.
WARNING: [BD 41-1771] Block interface /axi_ethernet/lvds_clk has associated board param 'DIFFCLK_BOARD_INTERFACE', which is set to board part interface 'sgmii_phyclk'. This interface is connected to an external interface /phy_clk, whose name 'phy_clk' does not match with the board interface name 'sgmii_phyclk'.
This is a visual-only issue - this interface /axi_ethernet/lvds_clk will be connected to board interface 'sgmii_phyclk'. If desired, please change the name of this port /phy_clk manually.
Wrote  : <E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb_debug .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
Exporting to file e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/hw_handoff/system_axi_ddr_cntrl_0_microblaze_mcs.hwh
Generated Block Design Tcl file e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/hw_handoff/system_axi_ddr_cntrl_0_microblaze_mcs_bd.tcl
Generated Hardware Definition File e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl_rstgen .
Exporting to file e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/hw_handoff/system_axi_ethernet_0.hwh
Generated Block Design Tcl file e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/hw_handoff/system_axi_ethernet_0_bd.tcl
Generated Hardware Definition File e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/system_axi_ethernet_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_dacfifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9371_tx_upack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9371_rx_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_clkgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9371_rx_os_cpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_dma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ad9371_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_jesd_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dma_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_os_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_rx_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_jesd/tx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9371_tx_jesd/tx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/system_auto_us_cc_df_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s09_couplers/auto_us_cc_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/system_auto_us_cc_df_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s08_couplers/auto_us_cc_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/system_auto_us_cc_df_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s07_couplers/auto_us_cc_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_6/system_auto_us_df_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s06_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_5/system_auto_us_df_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s05_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_4/system_auto_us_df_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s04_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_3/system_auto_us_df_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s03_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_2/system_auto_us_df_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s02_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_1/system_auto_us_df_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s01_couplers/auto_us_df .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect/s00_couplers/auto_us_df .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/tier2_xbar_2 .
Exporting to file E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1453.305 ; gain = 174.684
# adi_project_files adrv9371x_kcu105 [list \
#   "system_top.v" \
#   "system_constr.xdc"\
#   "$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
#   "$ad_hdl_dir/projects/common/kcu105/kcu105_system_constr.xdc" \
#   "$ad_hdl_dir/projects/common/kcu105/kcu105_system_lutram_constr.xdc" ]
# adi_project_run adrv9371x_kcu105
[Thu Sep 20 11:55:11 2018] Launched synth_1...
Run output will be captured here: E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/synth_1/runme.log
[Thu Sep 20 11:55:11 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/hdl-hdl_2018_r1/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017.4/install/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 408.184 ; gain = 135.207
Command: synth_design -top system_top -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5332 
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:102]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:103]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:104]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:105]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:106]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:107]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in bd_55cd_pcs_pma_0_decode_8b10b_lut_base with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in dmac_request_arb with formal parameter declaration list [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:176]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 565.637 ; gain = 157.453
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function xpm_fifo_getmemtype does not always return a value [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:358]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:375]
WARNING: [Synth 8-2048] function getmemtype does not always return a value [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2365]
WARNING: [Synth 8-2048] function get_read_mode does not always return a value [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2379]
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1139]
INFO: [Synth 8-638] synthesizing module 'system_top' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_top.v:38]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19639]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE3' (1#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19639]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (2#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27284]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (3#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf' [E:/github/hdl-hdl_2018_r1/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf' (4#1) [E:/github/hdl-hdl_2018_r1/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_iobuf__parameterized0' [E:/github/hdl-hdl_2018_r1/library/xilinx/common/ad_iobuf.v:38]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_iobuf__parameterized0' (4#1) [E:/github/hdl-hdl_2018_r1/library/xilinx/common/ad_iobuf.v:38]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (5#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-638] synthesizing module 'system' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7419]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_core_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_core_0/synth/system_axi_ad9371_core_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter DAC_DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ADC_DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_if.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_xcvr_rx_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_xcvr_rx_if' (6#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_xcvr_rx_if.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_if' (7#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_if.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_datafmt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_datafmt' (8#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_datafmt.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_dcfilter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 0 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 0 - type: integer 
	Parameter CARRYINSELREG bound to: 0 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 0 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 0 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: TRUE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E1' (9#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3428]
INFO: [Synth 8-256] done synthesizing module 'ad_dcfilter' (10#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_dcfilter.v:39]
INFO: [Synth 8-638] synthesizing module 'ad_iqcor' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MULT_MACRO' [D:/vivado2017.4/install/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
	Parameter DEVICE bound to: VIRTEX5 - type: string 
	Parameter LATENCY bound to: 3 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_A bound to: 17 - type: integer 
	Parameter WIDTH_B bound to: 17 - type: integer 
	Parameter MODEL_TYPE bound to: 0 - type: integer 
	Parameter VERBOSITY bound to: 0 - type: integer 
	Parameter AREG_IN bound to: 1 - type: integer 
	Parameter BREG_IN bound to: 1 - type: integer 
	Parameter MREG_IN bound to: 1 - type: integer 
	Parameter PREG_IN bound to: 1 - type: integer 
	Parameter A1REG_IN bound to: 1 - type: integer 
	Parameter A0REG_IN bound to: 0 - type: integer 
	Parameter B1REG_IN bound to: 1 - type: integer 
	Parameter B0REG_IN bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DSP48E' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATTERN_DETECT bound to: FALSE - type: string 
	Parameter AUTORESET_PATTERN_DETECT_OPTINV bound to: MATCH - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter MULTCARRYINREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter SEL_ROUNDING_MASK bound to: SEL_MASK - type: string 
	Parameter SIM_MODE bound to: SAFE - type: string 
	Parameter USE_MULT bound to: MULT_S - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-256] done synthesizing module 'DSP48E' (11#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3311]
INFO: [Synth 8-256] done synthesizing module 'MULT_MACRO' (12#1) [D:/vivado2017.4/install/Vivado/2017.4/data/verilog/src/unimacro/MULT_MACRO.v:24]
INFO: [Synth 8-256] done synthesizing module 'ad_mul' (13#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized0' (13#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor' (14#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 78 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl' (15#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status' (16#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel' (17#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_iqcor__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter SCALE_ONLY bound to: 0 - type: integer 
	Parameter DISABLE bound to: 0 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'p1_data_p_reg' and it is trimmed from '34' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:164]
INFO: [Synth 8-256] done synthesizing module 'ad_iqcor__parameterized0' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:41]
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized0' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel__parameterized0' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized1' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel__parameterized1' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 1 - type: integer 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized2' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel__parameterized2' (18#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_common' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 0 - type: integer 
	Parameter DRP_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_rst' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_rst' (19#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_rst.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized0' (19#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-638] synthesizing module 'up_xfer_status__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_status__parameterized0' (19#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_status.v:38]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon' (20#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_adc_common' (21#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_os' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 33 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 33 - type: integer 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized3' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel__parameterized3' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_channel__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter COMMON_ID bound to: 33 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_SAMPLES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_adc_channel__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
	Parameter COMMON_ID bound to: 33 - type: integer 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter DATAFORMAT_DISABLE bound to: 0 - type: integer 
	Parameter DCFILTER_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_channel__parameterized4' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_channel__parameterized4' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_adc_common__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter COMMON_ID bound to: 32 - type: integer 
	Parameter DRP_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter START_CODE_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 655458 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_adc_common__parameterized0' (22#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_adc_common.v:38]
WARNING: [Synth 8-350] instance 'i_up_adc_common' of module 'up_adc_common' requires 42 connections, but only 39 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_os' (23#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:38]
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
	Parameter ID bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:38]
	Parameter DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_dds_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_dds_sine' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:40]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized1' (23#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mul__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
	Parameter DELAY_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mul__parameterized2' (23#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 's7_data_reg' and it is trimmed from '34' to '31' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_p_reg' and it is trimmed from '34' to '32' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 's4_data2_n_reg' and it is trimmed from '34' to '32' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 's3_data_reg' and it is trimmed from '19' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_0_reg' and it is trimmed from '19' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:119]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_p_reg' and it is trimmed from '34' to '32' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 's1_data_n_reg' and it is trimmed from '34' to '32' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 's2_data_1_reg' and it is trimmed from '19' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:120]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_sine' (24#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:40]
INFO: [Synth 8-256] done synthesizing module 'ad_dds_1' (25#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_1.v:38]
INFO: [Synth 8-256] done synthesizing module 'ad_dds' (26#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 0 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 167 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized1' (26#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel' (27#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx_channel' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx_channel__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 1 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized0' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx_channel__parameterized0' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx_channel__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter Q_OR_I_N bound to: 0 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 2 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized1' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx_channel__parameterized1' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx_channel__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter Q_OR_I_N bound to: 1 - type: integer 
	Parameter DATAPATH_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_dac_channel__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
	Parameter COMMON_ID bound to: 6'b010001 
	Parameter CHANNEL_ID bound to: 3 - type: integer 
	Parameter DDS_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter IQCORRECTION_DISABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_dac_channel__parameterized2' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_channel.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx_channel__parameterized2' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:38]
INFO: [Synth 8-638] synthesizing module 'up_dac_common' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter CONFIG bound to: 0 - type: integer 
	Parameter CLK_EDGE_SEL bound to: 1'b0 
	Parameter COMMON_ID bound to: 6'b010000 
	Parameter DRP_DISABLE bound to: 0 - type: integer 
	Parameter USERPORTS_DISABLE bound to: 0 - type: integer 
	Parameter GPIO_DISABLE bound to: 0 - type: integer 
	Parameter VERSION bound to: 589922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_xfer_cntrl__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
	Parameter DATA_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_xfer_cntrl__parameterized2' (28#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_xfer_cntrl.v:38]
INFO: [Synth 8-256] done synthesizing module 'up_dac_common' (29#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_dac_common.v:38]
WARNING: [Synth 8-350] instance 'i_up_dac_common' of module 'up_dac_common' requires 40 connections, but only 37 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx' (30#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 14 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi' (31#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371' (32#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_core_0' (33#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_core_0/synth/system_axi_ad9371_core_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_core' of module 'system_axi_ad9371_core_0' requires 73 connections, but only 69 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8721]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_dacfifo_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/synth/system_axi_ad9371_dacfifo_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_dacfifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FIFO_THRESHOLD_HI bound to: 1019 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ad_g2b' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_g2b' (34#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_g2b.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_b2g' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_b2g' (35#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_b2g.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mem' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:54]
INFO: [Synth 8-256] done synthesizing module 'ad_mem' (36#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_dacfifo' (37#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b972/util_dacfifo.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_dacfifo_0' (38#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/synth/system_axi_ad9371_dacfifo_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_dacfifo' of module 'system_axi_ad9371_dacfifo_0' requires 14 connections, but only 13 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8791]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_clkgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/synth/system_axi_ad9371_rx_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/af2d/axi_clkgen.v:37]
	Parameter ID bound to: 2 - type: integer 
	Parameter DEVICE_TYPE bound to: 2 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 1 - type: integer 
	Parameter VCO_MUL bound to: 8.000000 - type: float 
	Parameter CLK0_DIV bound to: 8.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'up_clkgen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
	Parameter ID bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262243 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clkgen' (39#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clkgen.v:38]
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter MMCM_DEVICE_TYPE bound to: 2 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 1 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 8.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 8.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_DEVICE_ULTRASCALE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (40#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (41#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp' (42#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen' (43#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/af2d/axi_clkgen.v:37]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_clkgen_0' (44#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/synth/system_axi_ad9371_rx_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_dma_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/synth/system_axi_ad9371_rx_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b1 
	Parameter CYCLIC bound to: 1'b0 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b1 
	Parameter HAS_SRC_ADDR bound to: 1'b0 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DBG_ID_PADDING bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 2048 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 8192 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 2048 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized0' (44#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:450]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 64 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 0 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 2 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b0 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 29 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_mm_axi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'splitter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter' (45#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'dmac_address_generator' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter LENGTH_WIDTH bound to: 8 - type: integer 
	Parameter MAX_BEATS_PER_BURST bound to: 5'b10000 
	Parameter MAX_LENGTH bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_address_generator' (46#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/address_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 1 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover' (47#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_response_handler' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_handler' (48#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/response_handler.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_mm_axi' (49#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/dest_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_fifo_inf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/src_fifo_inf.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter LAST bound to: 0 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized0' (49#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_src_fifo_inf' (50#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/src_fifo_inf.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 3 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits' (51#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice' (52#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
	Parameter MASTER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize' (53#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_gray_pipelined' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
	Parameter MAX_ROOM bound to: 7'b1000000 
INFO: [Synth 8-638] synthesizing module 'sync_gray' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_gray' (54#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
INFO: [Synth 8-256] done synthesizing module 'fifo_address_gray_pipelined' (55#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized0' (55#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b0 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized0' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'splitter__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
	Parameter NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'splitter__parameterized0' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/splitter.v:37]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized0' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized0' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized1' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized2' (56#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_request_generator' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_request_generator' (57#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_generator.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized1' (57#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb' (58#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac' (59#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_dma_0' (60#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/synth/system_axi_ad9371_rx_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_dma' of module 'system_axi_ad9371_rx_dma_0' requires 46 connections, but only 45 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8829]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_jesd_imp_GUTUBY' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_rx_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 512 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter CW bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_lane' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CHAR_INFO_REGISTERED bound to: 0 - type: integer 
	Parameter ALIGN_MUX_REGISTERED bound to: 0 - type: integer 
	Parameter SCRAMBLER_REGISTERED bound to: 0 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pipeline_stage' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage' (61#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'align_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'align_mux' (62#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/align_mux.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized0' (62#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_scrambler' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_scrambler' (63#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized1' (63#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'elastic_buffer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_buffer' (64#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/elastic_buffer.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_ilas_monitor' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_ILAS bound to: 1'b1 
	Parameter STATE_DATA bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element multi_frame_counter_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:102]
WARNING: [Synth 8-6014] Unused sequential element length_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:110]
WARNING: [Synth 8-6014] Unused sequential element frame_length_error_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:119]
WARNING: [Synth 8-6014] Unused sequential element frame_counter_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:129]
INFO: [Synth 8-256] done synthesizing module 'jesd204_ilas_monitor' (65#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_ilas_monitor.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_cgs' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter CGS_STATE_INIT bound to: 2'b00 
	Parameter CGS_STATE_CHECK bound to: 2'b01 
	Parameter CGS_STATE_DATA bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:90]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_cgs' (66#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_cgs.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_lane' (67#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 88 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized2' (67#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'pipeline_stage__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
	Parameter REGISTERED bound to: 1 - type: integer 
	Parameter WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pipeline_stage__parameterized3' (67#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/pipeline_stage.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lmfc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_lmfc' (68#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_lmfc.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_rx_ctrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter STATUS_STATE_RESET bound to: 2'b01 
	Parameter STATUS_STATE_WAIT_FOR_PHY bound to: 2'b01 
	Parameter STATUS_STATE_CGS bound to: 2'b10 
	Parameter STATUS_STATE_SYNCHRONIZED bound to: 2'b11 
	Parameter STATE_RESET bound to: 0 - type: integer 
	Parameter STATE_WAIT_FOR_PHY bound to: 1 - type: integer 
	Parameter STATE_CGS bound to: 2 - type: integer 
	Parameter STATE_DEGLITCH bound to: 3 - type: integer 
	Parameter STATE_SYNCHRONIZED bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:110]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx_ctrl' (69#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx_ctrl.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_eof_generator' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 16 - type: integer 
	Parameter CW bound to: 4 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_eof_generator' (70#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_lane_latency_monitor' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
	Parameter NUM_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_lane_latency_monitor' (71#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_lane_latency_monitor.v:45]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d1_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:321]
WARNING: [Synth 8-6014] Unused sequential element ifs_ready_d2_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:322]
INFO: [Synth 8-256] done synthesizing module 'jesd204_rx' (72#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f9c3/jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_0' (73#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/synth/system_rx_0.v:56]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_0' requires 34 connections, but only 32 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:187]
INFO: [Synth 8-638] synthesizing module 'system_rx_axi_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_jesd204_rx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized1' (73#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_common' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019922 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 256 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 19 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 4096 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:287]
INFO: [Synth 8-638] synthesizing module 'up_clock_mon__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
	Parameter TOTAL_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_clock_mon__parameterized0' (73#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_clock_mon.v:38]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_common' (74#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_sysref' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_event' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
	Parameter NUM_OF_EVENTS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized2' (74#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-256] done synthesizing module 'sync_event' (75#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:119]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_sysref' (76#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_sysref.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
	Parameter NUM_LANES bound to: 2 - type: integer 
	Parameter ELASTIC_BUFFER_SIZE bound to: 256 - type: integer 
	Parameter LANE_BASE_ADDR bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_up_rx_lane' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_bits__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
	Parameter NUM_OF_BITS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_bits__parameterized3' (76#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_bits.v:43]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_ilas_mem' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_ilas_mem' (77#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_ilas_mem.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx_lane' (78#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'sync_data' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data' (79#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:136]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_rx' (80#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/jesd204_up_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'axi_jesd204_rx' (81#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4b85/axi_jesd204_rx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_rx_axi_0' (82#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/synth/system_rx_axi_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_jesd_imp_GUTUBY' (83#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:12]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_jesd' of module 'axi_ad9371_rx_jesd_imp_GUTUBY' requires 38 connections, but only 36 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8875]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_jesd_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/synth/system_axi_ad9371_rx_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/synth/system_axi_ad9371_rx_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (84#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (85#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (86#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_12_upcnt_n' (87#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (88#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (89#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_jesd_rstgen_0' (90#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/synth/system_axi_ad9371_rx_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_jesd_rstgen' of module 'system_axi_ad9371_rx_jesd_rstgen_0' requires 10 connections, but only 6 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8912]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_os_clkgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/synth/system_axi_ad9371_rx_os_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_clkgen__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/af2d/axi_clkgen.v:37]
	Parameter ID bound to: 2 - type: integer 
	Parameter DEVICE_TYPE bound to: 0 - type: integer 
	Parameter CLKSEL_EN bound to: 0 - type: integer 
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter VCO_DIV bound to: 1 - type: integer 
	Parameter VCO_MUL bound to: 8.000000 - type: float 
	Parameter CLK0_DIV bound to: 8.000000 - type: float 
	Parameter CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter CLK1_DIV bound to: 6 - type: integer 
	Parameter CLK1_PHASE bound to: 0.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'ad_mmcm_drp__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
	Parameter MMCM_DEVICE_TYPE bound to: 0 - type: integer 
	Parameter MMCM_CLKIN_PERIOD bound to: 8.000000 - type: float 
	Parameter MMCM_CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_DIV bound to: 1 - type: integer 
	Parameter MMCM_VCO_MUL bound to: 8.000000 - type: float 
	Parameter MMCM_CLK0_DIV bound to: 8.000000 - type: float 
	Parameter MMCM_CLK0_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK1_DIV bound to: 6 - type: integer 
	Parameter MMCM_CLK1_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_CLK2_DIV bound to: 2.000000 - type: float 
	Parameter MMCM_CLK2_PHASE bound to: 0.000000 - type: float 
	Parameter MMCM_DEVICE_7SERIES bound to: 0 - type: integer 
	Parameter MMCM_DEVICE_VIRTEX6 bound to: 1 - type: integer 
	Parameter MMCM_DEVICE_ULTRASCALE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (91#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'ad_mmcm_drp__parameterized0' (91#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mmcm_drp.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_clkgen__parameterized0' (91#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/af2d/axi_clkgen.v:37]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_os_clkgen_0' (92#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/synth/system_axi_ad9371_rx_os_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_os_dma_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/synth/system_axi_ad9371_rx_os_dma_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_os_dma_0' (93#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/synth/system_axi_ad9371_rx_os_dma_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_os_dma' of module 'system_axi_ad9371_rx_os_dma_0' requires 46 connections, but only 45 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8943]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_rx_os_jesd_imp_73WW27' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:267]
INFO: [Synth 8-638] synthesizing module 'system_rx_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_rx_1' (94#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/synth/system_rx_1.v:56]
WARNING: [Synth 8-350] instance 'rx' of module 'system_rx_1' requires 34 connections, but only 32 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:442]
INFO: [Synth 8-638] synthesizing module 'system_rx_axi_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_rx_axi_1' (95#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/synth/system_rx_axi_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_rx_os_jesd_imp_73WW27' (96#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:267]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_os_jesd' of module 'axi_ad9371_rx_os_jesd_imp_73WW27' requires 38 connections, but only 36 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:8989]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_os_jesd_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/synth/system_axi_ad9371_rx_os_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/synth/system_axi_ad9371_rx_os_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_os_jesd_rstgen_0' (97#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/synth/system_axi_ad9371_rx_os_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_os_jesd_rstgen' of module 'system_axi_ad9371_rx_os_jesd_rstgen_0' requires 10 connections, but only 6 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9026]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_os_xcvr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_xcvr_0/synth/system_axi_ad9371_rx_os_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp' (98#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized0' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized0' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized1' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized1' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized2' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized2' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized3' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized3' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized4' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized4' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized5' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized5' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized6' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized6' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized7' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized7' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized8' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized8' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized9' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized9' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized10' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized10' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized11' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized11' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized12' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized12' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized13' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized13' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized14' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized14' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized14' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized14' (99#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_es' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_es' (100#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_up' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 2 - type: integer 
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 0 - type: integer 
	Parameter QPLL_ENABLE bound to: 0 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 1 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b00 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:401]
INFO: [Synth 8-4471] merging register 'up_icm_wr_reg' into 'up_icm_enb_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
INFO: [Synth 8-4471] merging register 'up_icm_busy_reg' into 'up_icm_enb_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
WARNING: [Synth 8-6014] Unused sequential element up_icm_wr_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:262]
WARNING: [Synth 8-6014] Unused sequential element up_icm_busy_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:265]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_up' (101#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
INFO: [Synth 8-638] synthesizing module 'up_axi__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'up_axi__parameterized2' (101#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/up_axi.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr' (102#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_os_xcvr_0' (103#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_xcvr_0/synth/system_axi_ad9371_rx_os_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_os_xcvr' of module 'system_axi_ad9371_rx_os_xcvr_0' requires 82 connections, but only 81 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9033]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_rx_xcvr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_xcvr_0/synth/system_axi_ad9371_rx_xcvr_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_rx_xcvr_0' (104#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_xcvr_0/synth/system_axi_ad9371_rx_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_rx_xcvr' of module 'system_axi_ad9371_rx_xcvr_0' requires 82 connections, but only 81 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9115]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_tx_clkgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/synth/system_axi_ad9371_tx_clkgen_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_tx_clkgen_0' (105#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/synth/system_axi_ad9371_tx_clkgen_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_tx_dma_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/synth/system_axi_ad9371_tx_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_dmac__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
	Parameter ID bound to: 0 - type: integer 
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter DMA_2D_TRANSFER bound to: 1'b0 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter SYNC_TRANSFER_START bound to: 1'b0 
	Parameter CYCLIC bound to: 1'b1 
	Parameter DMA_AXI_PROTOCOL_DEST bound to: 0 - type: integer 
	Parameter DMA_AXI_PROTOCOL_SRC bound to: 0 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_SRC bound to: 4 - type: integer 
	Parameter AXI_ID_WIDTH_DEST bound to: 4 - type: integer 
	Parameter DISABLE_DEBUG_REGISTERS bound to: 1'b0 
	Parameter DMA_TYPE_AXI_MM bound to: 0 - type: integer 
	Parameter DMA_TYPE_AXI_STREAM bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter PCORE_VERSION bound to: 262242 - type: integer 
	Parameter HAS_DEST_ADDR bound to: 1'b0 
	Parameter HAS_SRC_ADDR bound to: 1'b1 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DBG_ID_PADDING bound to: 5 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_DEST bound to: 1024 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_DEST bound to: 16384 - type: integer 
	Parameter BEATS_PER_BURST_LIMIT_SRC bound to: 256 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT_SRC bound to: 2048 - type: integer 
	Parameter BYTES_PER_BURST_LIMIT bound to: 2048 - type: integer 
	Parameter REAL_MAX_BYTES_PER_BURST bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:450]
INFO: [Synth 8-638] synthesizing module 'dmac_request_arb__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
	Parameter DMA_DATA_WIDTH_SRC bound to: 64 - type: integer 
	Parameter DMA_DATA_WIDTH_DEST bound to: 128 - type: integer 
	Parameter DMA_LENGTH_WIDTH bound to: 24 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_DEST bound to: 4 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH_SRC bound to: 3 - type: integer 
	Parameter DMA_TYPE_DEST bound to: 1 - type: integer 
	Parameter DMA_TYPE_SRC bound to: 0 - type: integer 
	Parameter DMA_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK_REQ_SRC bound to: 1'b1 
	Parameter ASYNC_CLK_SRC_DEST bound to: 1'b1 
	Parameter ASYNC_CLK_DEST_REQ bound to: 1'b1 
	Parameter AXI_SLICE_DEST bound to: 1'b1 
	Parameter AXI_SLICE_SRC bound to: 1'b0 
	Parameter MAX_BYTES_PER_BURST bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4 - type: integer 
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter AXI_LENGTH_WIDTH_SRC bound to: 8 - type: integer 
	Parameter AXI_LENGTH_WIDTH_DEST bound to: 8 - type: integer 
	Parameter DMA_TYPE_MM_AXI bound to: 0 - type: integer 
	Parameter DMA_TYPE_STREAM_AXI bound to: 1 - type: integer 
	Parameter DMA_TYPE_FIFO bound to: 2 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_DEST bound to: 28 - type: integer 
	Parameter DMA_ADDRESS_WIDTH_SRC bound to: 29 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTES_PER_BURST_WIDTH bound to: 7 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_SRC bound to: 4 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH_DEST bound to: 3 - type: integer 
	Parameter BURSTS_PER_TRANSFER_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_dest_axi_stream' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/dest_axi_stream.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter S_AXIS_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmac_data_mover__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter DISABLE_WAIT_FOR_ID bound to: 0 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 3 - type: integer 
	Parameter LAST bound to: 1 - type: integer 
	Parameter BEAT_COUNTER_MAX bound to: 3'b111 
INFO: [Synth 8-256] done synthesizing module 'dmac_data_mover__parameterized1' (105#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/data_mover.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_response_generator' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter RESP_OKAY bound to: 2'b00 
	Parameter RESP_EXOKAY bound to: 2'b01 
	Parameter RESP_SLVERR bound to: 2'b10 
	Parameter RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'dmac_response_generator' (106#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/response_generator.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_dest_axi_stream' (107#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/dest_axi_stream.v:36]
INFO: [Synth 8-638] synthesizing module 'dmac_src_mm_axi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
	Parameter ID_WIDTH bound to: 3 - type: integer 
	Parameter DMA_DATA_WIDTH bound to: 64 - type: integer 
	Parameter DMA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter BYTES_PER_BEAT_WIDTH bound to: 3 - type: integer 
	Parameter BEATS_PER_BURST_WIDTH bound to: 4 - type: integer 
	Parameter AXI_LENGTH_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmac_src_mm_axi' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/src_axi_mm.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
	Parameter MASTER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
	Parameter RATIO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize__parameterized0' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_address_gray_pipelined__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
	Parameter MAX_ROOM bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'sync_gray__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_gray__parameterized0' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_gray.v:42]
INFO: [Synth 8-256] done synthesizing module 'fifo_address_gray_pipelined__parameterized0' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/address_gray_pipelined.v:36]
INFO: [Synth 8-638] synthesizing module 'ad_mem__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ad_mem__parameterized1' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_mem.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized3' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_resize__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
	Parameter MASTER_DATA_WIDTH bound to: 128 - type: integer 
	Parameter SLAVE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BIG_ENDIAN bound to: 0 - type: integer 
	Parameter RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_resize__parameterized1' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3d7b/util_axis_resize.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized1' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter FORWARD_REGISTERED bound to: 1'b1 
	Parameter BACKWARD_REGISTERED bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice__parameterized2' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_register_slice.v:36]
INFO: [Synth 8-638] synthesizing module 'util_axis_fifo__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ASYNC_CLK bound to: 1'b1 
	Parameter ADDRESS_WIDTH bound to: 0 - type: integer 
	Parameter S_AXIS_REGISTERED bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_axis_fifo__parameterized4' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0d03/util_axis_fifo.v:36]
INFO: [Synth 8-256] done synthesizing module 'dmac_request_arb__parameterized0' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/request_arb.v:36]
INFO: [Synth 8-256] done synthesizing module 'axi_dmac__parameterized0' (108#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/225a/axi_dmac.v:36]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_tx_dma_0' (109#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/synth/system_axi_ad9371_tx_dma_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_ad9371_tx_jesd_imp_17BPCLV' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:522]
INFO: [Synth 8-638] synthesizing module 'system_tx_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:56]
INFO: [Synth 8-638] synthesizing module 'jesd204_tx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter MAX_OCTETS_PER_MULTIFRAME bound to: 256 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 64 - type: integer 
	Parameter LMFC_COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter DW bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_tx_lane' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_lane.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_scrambler__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DESCRAMBLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_scrambler__parameterized0' (109#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_scrambler.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx_lane' (110#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_lane.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_tx_ctrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter STATE_WAIT bound to: 2'b00 
	Parameter STATE_CGS bound to: 2'b01 
	Parameter STATE_ILAS bound to: 2'b10 
	Parameter STATE_DATA bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx_ctrl' (111#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx_ctrl.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_eof_generator__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
	Parameter DATA_PATH_WIDTH bound to: 4 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter CW bound to: 3 - type: integer 
	Parameter DPW_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jesd204_eof_generator__parameterized0' (111#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c919/jesd204_eof_generator.v:45]
INFO: [Synth 8-256] done synthesizing module 'jesd204_tx' (112#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/d343/jesd204_tx.v:45]
INFO: [Synth 8-256] done synthesizing module 'system_tx_0' (113#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/synth/system_tx_0.v:56]
WARNING: [Synth 8-350] instance 'tx' of module 'system_tx_0' requires 31 connections, but only 29 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:690]
INFO: [Synth 8-638] synthesizing module 'system_tx_axi_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_jesd204_tx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/6105/axi_jesd204_tx.v:46]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jesd204_up_common__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
	Parameter PCORE_VERSION bound to: 65633 - type: integer 
	Parameter PCORE_MAGIC bound to: 842019924 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_LANES bound to: 4 - type: integer 
	Parameter DATA_PATH_WIDTH bound to: 2 - type: integer 
	Parameter MAX_OCTETS_PER_FRAME bound to: 8 - type: integer 
	Parameter NUM_IRQS bound to: 5 - type: integer 
	Parameter EXTRA_CFG_WIDTH bound to: 21 - type: integer 
	Parameter MAX_BEATS_PER_MULTIFRAME bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:269]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:287]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_common__parameterized0' (113#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a6ac/jesd204_up_common.v:45]
INFO: [Synth 8-638] synthesizing module 'jesd204_up_tx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:45]
	Parameter NUM_LANES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_data__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
	Parameter NUM_OF_BITS bound to: 2 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sync_data__parameterized0' (113#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_data.v:36]
INFO: [Synth 8-638] synthesizing module 'sync_event__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
	Parameter NUM_OF_EVENTS bound to: 1 - type: integer 
	Parameter ASYNC_CLK bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cdc_hold_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:78]
INFO: [Synth 8-256] done synthesizing module 'sync_event__parameterized0' (113#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/fb52/sync_event.v:36]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:150]
INFO: [Synth 8-256] done synthesizing module 'jesd204_up_tx' (114#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/6105/jesd204_up_tx.v:45]
INFO: [Synth 8-256] done synthesizing module 'axi_jesd204_tx' (115#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/6105/axi_jesd204_tx.v:46]
INFO: [Synth 8-256] done synthesizing module 'system_tx_axi_0' (116#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/synth/system_tx_axi_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'axi_ad9371_tx_jesd_imp_17BPCLV' (117#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:522]
WARNING: [Synth 8-350] instance 'axi_ad9371_tx_jesd' of module 'axi_ad9371_tx_jesd_imp_17BPCLV' requires 36 connections, but only 35 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9264]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_tx_jesd_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/synth/system_axi_ad9371_tx_jesd_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/synth/system_axi_ad9371_tx_jesd_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_tx_jesd_rstgen_0' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/synth/system_axi_ad9371_tx_jesd_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ad9371_tx_jesd_rstgen' of module 'system_axi_ad9371_tx_jesd_rstgen_0' requires 10 connections, but only 6 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9300]
INFO: [Synth 8-638] synthesizing module 'system_axi_ad9371_tx_xcvr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_xcvr_0/synth/system_axi_ad9371_tx_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 0 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized15' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized15' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized15' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized15' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized16' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 1 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized16' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized17' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized17' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized17' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 2 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized17' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized18' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized18' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized18' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 3 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized18' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized19' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized19' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized19' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 4 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized19' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized20' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized20' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized20' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 5 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized20' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized21' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized21' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized21' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 6 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized21' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized22' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized22' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized22' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 7 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized22' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized23' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized23' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized23' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 8 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized23' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized24' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized24' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized24' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 9 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized24' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized25' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized25' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized25' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 10 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized25' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized26' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized26' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized26' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 11 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized26' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized27' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized27' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized27' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 12 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized27' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized28' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized28' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized28' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 13 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized28' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized29' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized29' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized29' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 14 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized29' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mdrp__parameterized30' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mdrp__parameterized30' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mdrp.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_mstatus__parameterized30' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
	Parameter XCVR_ID bound to: 15 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_mstatus__parameterized30' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_mstatus.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_es__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter ES_DRP_CTRL_ADDR bound to: 12'b000000111100 
	Parameter ES_DRP_HOFFSET_ADDR bound to: 12'b000001001111 
	Parameter ES_DRP_VOFFSET_ADDR bound to: 12'b000010010111 
	Parameter ES_DRP_STATUS_ADDR bound to: 12'b000101010011 
	Parameter ES_DRP_SCNT_ADDR bound to: 12'b000101010010 
	Parameter ES_DRP_ECNT_ADDR bound to: 12'b000101010001 
	Parameter ES_FSM_IDLE bound to: 5'b00000 
	Parameter ES_FSM_HOFFSET_READ bound to: 5'b00001 
	Parameter ES_FSM_HOFFSET_RRDY bound to: 5'b00010 
	Parameter ES_FSM_HOFFSET_WRITE bound to: 5'b00011 
	Parameter ES_FSM_HOFFSET_WRDY bound to: 5'b00100 
	Parameter ES_FSM_VOFFSET_READ bound to: 5'b00101 
	Parameter ES_FSM_VOFFSET_RRDY bound to: 5'b00110 
	Parameter ES_FSM_VOFFSET_WRITE bound to: 5'b00111 
	Parameter ES_FSM_VOFFSET_WRDY bound to: 5'b01000 
	Parameter ES_FSM_CTRL_READ bound to: 5'b01001 
	Parameter ES_FSM_CTRL_RRDY bound to: 5'b01010 
	Parameter ES_FSM_START_WRITE bound to: 5'b01011 
	Parameter ES_FSM_START_WRDY bound to: 5'b01100 
	Parameter ES_FSM_STATUS_READ bound to: 5'b01101 
	Parameter ES_FSM_STATUS_RRDY bound to: 5'b01110 
	Parameter ES_FSM_STOP_WRITE bound to: 5'b01111 
	Parameter ES_FSM_STOP_WRDY bound to: 5'b10000 
	Parameter ES_FSM_SCNT_READ bound to: 5'b10001 
	Parameter ES_FSM_SCNT_RRDY bound to: 5'b10010 
	Parameter ES_FSM_ECNT_READ bound to: 5'b10011 
	Parameter ES_FSM_ECNT_RRDY bound to: 5'b10100 
	Parameter ES_FSM_AXI_WRITE bound to: 5'b10101 
	Parameter ES_FSM_AXI_READY bound to: 5'b10110 
	Parameter ES_FSM_UPDATE bound to: 5'b10111 
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_es__parameterized0' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_es.v:38]
INFO: [Synth 8-638] synthesizing module 'axi_adxcvr_up__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
	Parameter ID bound to: 0 - type: integer 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter TX_OR_RX_N bound to: 1 - type: integer 
	Parameter QPLL_ENABLE bound to: 1 - type: integer 
	Parameter LPM_OR_DFE_N bound to: 0 - type: integer 
	Parameter RATE bound to: 3'b000 
	Parameter SYS_CLK_SEL bound to: 2'b11 
	Parameter OUT_CLK_SEL bound to: 3'b011 
	Parameter VERSION bound to: 1048929 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element up_ies_status_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:371]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr_up__parameterized0' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:38]
INFO: [Synth 8-256] done synthesizing module 'axi_adxcvr__parameterized0' (118#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ad9371_tx_xcvr_0' (119#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_xcvr_0/synth/system_axi_ad9371_tx_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'axi_ad9371_tx_xcvr' of module 'system_axi_ad9371_tx_xcvr_0' requires 85 connections, but only 84 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9307]
INFO: [Synth 8-638] synthesizing module 'system_axi_cpu_interconnect_0' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:11036]
INFO: [Synth 8-638] synthesizing module 'i00_couplers_imp_KQSTVX' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:768]
INFO: [Synth 8-256] done synthesizing module 'i00_couplers_imp_KQSTVX' (120#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:768]
INFO: [Synth 8-638] synthesizing module 'i01_couplers_imp_1RG3T24' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:914]
INFO: [Synth 8-256] done synthesizing module 'i01_couplers_imp_1RG3T24' (121#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:914]
INFO: [Synth 8-638] synthesizing module 'i02_couplers_imp_1KZKN5A' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1060]
INFO: [Synth 8-256] done synthesizing module 'i02_couplers_imp_1KZKN5A' (122#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1060]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_I5GH1N' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1206]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_I5GH1N' (123#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1206]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UBGIXM' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1744]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UBGIXM' (124#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1744]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1J5P44O' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1876]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1J5P44O' (125#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1876]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_T17W6X' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2001]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_T17W6X' (126#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2001]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_15FU5SC' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2133]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_15FU5SC' (127#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2133]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_GFBASD' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2265]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_GFBASD' (128#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2265]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_59JXRJ' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2397]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_59JXRJ' (129#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2397]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1GBLMBI' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2529]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1GBLMBI' (130#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2529]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_E05M9W' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2661]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_E05M9W' (131#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2661]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_17AVPN9' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2793]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_17AVPN9' (132#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2793]
INFO: [Synth 8-638] synthesizing module 'm10_couplers_imp_1J5SI6G' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2939]
INFO: [Synth 8-256] done synthesizing module 'm10_couplers_imp_1J5SI6G' (133#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:2939]
INFO: [Synth 8-638] synthesizing module 'm11_couplers_imp_T19VO9' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3085]
INFO: [Synth 8-256] done synthesizing module 'm11_couplers_imp_T19VO9' (134#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3085]
INFO: [Synth 8-638] synthesizing module 'm12_couplers_imp_I5JGX7' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3231]
INFO: [Synth 8-256] done synthesizing module 'm12_couplers_imp_I5JGX7' (135#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3231]
INFO: [Synth 8-638] synthesizing module 'm13_couplers_imp_1UBI48Q' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3377]
INFO: [Synth 8-256] done synthesizing module 'm13_couplers_imp_1UBI48Q' (136#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3377]
INFO: [Synth 8-638] synthesizing module 'm14_couplers_imp_59NWCV' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3523]
INFO: [Synth 8-256] done synthesizing module 'm14_couplers_imp_59NWCV' (137#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3523]
INFO: [Synth 8-638] synthesizing module 'm15_couplers_imp_1GBO6CE' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3669]
INFO: [Synth 8-256] done synthesizing module 'm15_couplers_imp_1GBO6CE' (138#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3669]
INFO: [Synth 8-638] synthesizing module 'm16_couplers_imp_15FXTD8' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3815]
INFO: [Synth 8-256] done synthesizing module 'm16_couplers_imp_15FXTD8' (139#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3815]
INFO: [Synth 8-638] synthesizing module 'm17_couplers_imp_GFDJST' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3961]
INFO: [Synth 8-256] done synthesizing module 'm17_couplers_imp_GFDJST' (140#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:3961]
INFO: [Synth 8-638] synthesizing module 'm18_couplers_imp_1EGMMH3' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4107]
INFO: [Synth 8-256] done synthesizing module 'm18_couplers_imp_1EGMMH3' (141#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4107]
INFO: [Synth 8-638] synthesizing module 'm19_couplers_imp_7OTKUU' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4253]
INFO: [Synth 8-256] done synthesizing module 'm19_couplers_imp_7OTKUU' (142#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4253]
INFO: [Synth 8-638] synthesizing module 'm20_couplers_imp_15FR2BW' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4399]
INFO: [Synth 8-256] done synthesizing module 'm20_couplers_imp_15FR2BW' (143#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4399]
INFO: [Synth 8-638] synthesizing module 'm21_couplers_imp_GFT3J1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4545]
INFO: [Synth 8-256] done synthesizing module 'm21_couplers_imp_GFT3J1' (144#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4545]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_WZLZH6' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5047]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_WZLZH6' (145#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5047]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_0/synth/system_tier2_xbar_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001011000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000001110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000001001000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001011000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000001110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000000000000000001111111111110000000000000000000000000000000001000001011000000000111111111111000000000000000000000000000000000100000100100000000011111111111100000000000000000000000000000000010000011100000000001111111111110000000000000000000000000000000001000000011000000000111111111111000000000000000000000000000000000100000111100001000011111111111100000000000000000000000000000000010000001110001111111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001011000000000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000011100000000000000000000000000000000000000000000000000000001000000011000000000000000000000000000000000000000000000000000000100000111100001000000000000000000000000000000000000000000000000010000001110000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000000000000000001111111111110000000000000000000000000000000001000001011000000000111111111111000000000000000000000000000000000100000100100000000011111111111100000000000000000000000000000000010000011100000000001111111111110000000000000000000000000000000001000000011000000000111111111111000000000000000000000000000000000100000111100001000011111111111100000000000000000000000000000000010000001110001111111111111111110000000000000000000000000000000001000001010000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (146#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000001110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011110000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000011100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (147#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder' (148#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave' (149#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter_sasd' (150#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter' (151#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_splitter__parameterized0' (151#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (152#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (152#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (152#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice' (153#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 9 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (153#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd' (154#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar' (155#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_0_0' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_0_0/synth/system_tier2_xbar_0_0.v:59]
WARNING: [Synth 8-350] instance 'tier2_xbar_0' of module 'system_tier2_xbar_0_0' requires 40 connections, but only 38 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:14426]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_1_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_0/synth/system_tier2_xbar_1_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100010010101000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001110000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 256'b0000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100010010101000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001110000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000010001001010100100111111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100010010101000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000100101001111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 9 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 8'b00000000 
	Parameter P_M_AXILITE_MASK bound to: 8'b00000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 8 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 512'b00000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000100101001100000000000000000000000000000000000000000000000000111110001000010000000000000000000000000000000000000000000000000010001001010100100000000000000000000000000000000000000000000000001000011110000000000000000000000000000000000000000000000000000000100010010101000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000100101001110000000000000000 
	Parameter C_HIGH_ADDR bound to: 512'b00000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000100101001101111111111111111000000000000000000000000000000000111110001000010000011111111111100000000000000000000000000000000010001001010100100111111111111110000000000000000000000000000000001000011110000001111111111111111000000000000000000000000000000000100010010101000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000100101001111111111111111111 
	Parameter C_TARGET_QUAL bound to: 9'b011111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010100000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized9' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized10' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010100100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized11' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized12' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized13' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized14' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized0' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized0' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized0' (156#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_1_0' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_1_0/synth/system_tier2_xbar_1_0.v:59]
INFO: [Synth 8-638] synthesizing module 'system_tier2_xbar_2_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_0/synth/system_tier2_xbar_2_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000111110001000100000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001000100101010100000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 192'b000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001110 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 192'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 6 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 384'b000000000000000000000000000000000111110001000100000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001000100101010100000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 384'b000000000000000000000000000000000111110001000100000011111111111100000000000000000000000000000000010001001010101100111111111111110000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001000100101010100011111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 6'b111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 6'b111111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 7 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 6'b000000 
	Parameter P_M_AXILITE_MASK bound to: 6'b000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 6 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 384'b000000000000000000000000000000000111110001000100000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000011110000100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000011111000100000000000000000000000000000000000000000000000000000001000100101010100000000000000000 
	Parameter C_HIGH_ADDR bound to: 384'b000000000000000000000000000000000111110001000100000011111111111100000000000000000000000000000000010001001010101100111111111111110000000000000000000000000000000001000011110000101111111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000011111000100000000001111111111110000000000000000000000000000000001000100101010100011111111111111 
	Parameter C_TARGET_QUAL bound to: 7'b0111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010101000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized15' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized16' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized17' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized18' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010101100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized19' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011111000100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized20' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized1' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 7 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized1' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized1' (157#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_tier2_xbar_2_0' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tier2_xbar_2_0/synth/system_tier2_xbar_2_0.v:59]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111100010001000000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010100000000000000000000000000000000000000000000000000001000100101001110000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000000100000101100000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000011100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 768'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000100100000000000000000000000000000110000000000000000000000000000001100 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 8 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111100010001000000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010100000000000000000000000000000000000000000000000000001000100101001110000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000000100000101100000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000011100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100010001000000111111111111000000000000000000000000000000000111110001000000000011111111111100000000000000000000000000000000010001001010101100111111111111110000000000000000000000000000000001000100101010100011111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101001001111111111111100000000000000000000000000000000010001001010100011111111111111110000000000000000000000000000000001000100101001111111111111111111000000000000000000000000000000000100010010100110111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000011110000100001111111111110000000000000000000000000000000001000001110000000000111111111111000000000000000000000000000000000100000101100000000011111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000000000111111111111000000000000000000000000000000000100000011100011111111111111111100000000000000000000000000000000010000000110000000001111111111110000000000000000000000000000000001000000000000000000111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
	Parameter P_M_AXILITE_MASK bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 8 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 1536'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000001111100010001000000000000000000000000000000000000000000000000000111110001000000000000000000000000000000000000000000000000000000010001001010101100000000000000000000000000000000000000000000000001000100101010100000000000000000000000000000000000000000000000000100010010100101000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001111100010000100000000000000000000000000000000000000000000000000100010010101001000000000000000000000000000000000000000000000000010001001010100000000000000000000000000000000000000000000000000001000100101001110000000000000000000000000000000000000000000000000100010010100110000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000001000011110000010000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000011110000100000000000000000000000000000000000000000000000001000001110000000000000000000000000000000000000000000000000000000100000101100000000000000000000000000000000000000000000000000000010000010100000000000000000000000000000000000000000000000000000001000001001000000000000000000000000000000000000000000000000000000100000011100000000000000000000000000000000000000000000000000000010000000110000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 1536'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100010001000000111111111111000000000000000000000000000000000111110001000000000011111111111100000000000000000000000000000000010001001010101100111111111111110000000000000000000000000000000001000100101010100011111111111111000000000000000000000000000000000100010010100101111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001111100010000100000111111111111000000000000000000000000000000000100010010101001001111111111111100000000000000000000000000000000010001001010100011111111111111110000000000000000000000000000000001000100101001111111111111111111000000000000000000000000000000000100010010100110111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000001000011110000011111111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000011110000100001111111111110000000000000000000000000000000001000001110000000000111111111111000000000000000000000000000000000100000101100000000011111111111100000000000000000000000000000000010000010100000000001111111111110000000000000000000000000000000001000001001000000000111111111111000000000000000000000000000000000100000011100011111111111111111100000000000000000000000000000000010000000110000000001111111111110000000000000000000000000000000001000000000000000000111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized2' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar_sasd__parameterized2' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized2' (158#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (159#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:60]
INFO: [Synth 8-256] done synthesizing module 'system_axi_cpu_interconnect_0' (160#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:11036]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0.sv:73]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_ddr4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:158]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 833 - type: integer 
	Parameter tFAW bound to: 37 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 10 - type: integer 
	Parameter tWTR_S bound to: 4 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter tREFI bound to: 9363 - type: integer 
	Parameter ZQINTVL bound to: 1200480193 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 8 - type: integer 
	Parameter tRRD_S bound to: 7 - type: integer 
	Parameter tRAS bound to: 39 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 10 - type: integer 
	Parameter tWR bound to: 20 - type: integer 
	Parameter PER_RD_INTVL bound to: 301 - type: integer 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter CLKIN_PERIOD_MMCM bound to: 3332 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 12 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 8 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter FPGA bound to: xcku040-ffva1156-2-e- - type: string 
	Parameter DEVICE bound to: xcku040- - type: string 
	Parameter FAMILY bound to: ULTRASCALE - type: string 
	Parameter DEBUG_SIGNAL bound to: Enable - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter SELF_REFRESH bound to: false - type: string 
	Parameter SAVE_RESTORE bound to: false - type: string 
	Parameter IS_CKE_SHARED bound to: false - type: string 
	Parameter MEMORY_PART bound to: EDY4016AABG-DR-F - type: string 
	Parameter COMPONENT_WIDTH bound to: 16 - type: integer 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0101101100100 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:459]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:460]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:549]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_infrastructure' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
	Parameter CLKIN_PERIOD_MMCM bound to: 3332 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 12 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 6 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT6_DIVIDE_MMCM bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_MMCM bound to: 3.332000 - type: float 
	Parameter RST_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 24 - type: integer 
	Parameter RST_RIU_SYNC_NUM bound to: 12 - type: integer 
	Parameter INPUT_RST_STRETCH bound to: 50 - type: integer 
	Parameter PLL_GATE_CNT_LIMIT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:135]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:136]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:137]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:142]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:164]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.332000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV__parameterized0' (160#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__31' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__32' which has no pins
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_infrastructure' (161#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_ddr4_mem_intfc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:70]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter NUM_SLOT bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
	Parameter tCK bound to: 833 - type: integer 
	Parameter tFAW bound to: 37 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 10 - type: integer 
	Parameter tWTR_S bound to: 4 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 9363 - type: integer 
	Parameter ZQINTVL bound to: 1200480193 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 8 - type: integer 
	Parameter tRRD_S bound to: 7 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 39 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 10 - type: integer 
	Parameter tWR bound to: 20 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter PER_RD_INTVL bound to: 301 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RTL_VERSION bound to: 0 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter APP_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MIG_PARAM_CHECKS bound to: FALSE - type: string 
	Parameter INTERFACE bound to: AXI - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter ADV_USER_REQ bound to: NONE - type: string 
	Parameter DEVICE bound to: xcku040- - type: string 
	Parameter MEMORY_DENSITY bound to: 4Gb - type: string 
	Parameter MEMORY_SPEED_GRADE bound to: 083E - type: string 
	Parameter MEMORY_WIDTH bound to: 16 - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter CALIB_HIGH_SPEED bound to: FALSE - type: string 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MR0 bound to: 13'b0101101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter BACKBONE_ROUTE bound to: FALSE - type: string 
	Parameter CLKIN_PERIOD_MMCM bound to: 3750 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT1_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter PLL_WIDTH bound to: 1 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH_INT bound to: 52 - type: integer 
	Parameter LRDIMM_DELAY bound to: 6 - type: integer 
	Parameter tWTR_S_HOST bound to: 4 - type: integer 
	Parameter tWTR_L_HOST bound to: 10 - type: integer 
	Parameter tRTW_HOST bound to: 13 - type: integer 
	Parameter mts_min bound to: 1240 - type: integer 
	Parameter mts_max bound to: 3200 - type: integer 
	Parameter mts_gap bound to: 20 - type: integer 
	Parameter mts bound to: 2400 - type: integer 
	Parameter mts_final bound to: 2400 - type: integer 
	Parameter ddr4_reg_rc3x bound to: 8'b00111001 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYf2r bound to: 5000 - type: integer 
	Parameter STATIC_MAX_DELAY bound to: 10000 - type: integer 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter HANDSHAKE_MAX_DELAYr2f bound to: 3000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:604]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:605]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:1369]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_phy' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/ip_top/system_axi_ddr_cntrl_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_phy_ddr4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:86]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter tCK bound to: 833 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter PING_PONG_CH1_BYTES_MAP bound to: 10'b0000000000 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter SIM_MODE bound to: FULL - type: string 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter PING_PONG_CH1_BYTES bound to: 10'b0011110000 
	Parameter PING_PONG_CH1_DBYTES bound to: 8'b11110000 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter NIBBLE_WIDTH bound to: 20 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:354]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:355]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:356]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:378]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:421]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
	Parameter BYTES bound to: 10 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter FIFO_SYNC_MODE bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter GCLK_SRC bound to: 450'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 150'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter RX_DATA_TYPE bound to: 150'b011110111111001011110111111001011110111111001011110111111001011110111111001011110111111001111111111111111111111111111000011110111111101011110111111101 
	Parameter TX_OUTPUT_PHASE_90 bound to: 130'b0000011000000000001100000000000110000000000011000000000001100000000000110000001111111111111111111111110000000110000100000011000010 
	Parameter RXTX_BITSLICE_EN bound to: 130'b0111101111101011110111110101111011111010111101111101011110111110101111011111011111111111111111110111110001111011111110111101111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 20'b11111111111111111111 
	Parameter NATIVE_ODELAY_BYPASS bound to: 130'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter EN_OTHER_PCLK bound to: 20'b01010101010100000101 
	Parameter EN_OTHER_NCLK bound to: 20'b01010101010100000101 
	Parameter SERIAL_MODE bound to: 20'b00000000000000000000 
	Parameter RX_CLK_PHASE_P bound to: 20'b11111111111100001111 
	Parameter RX_CLK_PHASE_N bound to: 20'b11111111111100001111 
	Parameter INV_RXCLK bound to: 20'b00000000000000000000 
	Parameter TX_GATING bound to: 20'b11111111111100001111 
	Parameter RX_GATING bound to: 20'b11111111111100001111 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 20'b00000000000000000000 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 20'b00000000000000000000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter DCI_SRC bound to: 130'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter EN_DYN_ODLY_MODE bound to: 20'b11111111111100001111 
	Parameter SELF_CALIBRATE bound to: 20'b11111111111111111111 
	Parameter IDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter ODLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter QDLY_VT_TRACK bound to: 20'b11111111111111111111 
	Parameter RXGATE_EXTEND bound to: 20'b00000000000000000000 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111101 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000010 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010101 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: FALSE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE' (162#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper' (163#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized0' (163#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized0' (163#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VAL bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter TX_DELAY_VAL bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter IS_RX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RX_RST_INVERTED bound to: 1'b0 
	Parameter IS_TX_CLK_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_TX_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter RX_DATA_TYPE bound to: DATA_AND_CLOCK - type: string 
	Parameter RX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter RX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter RX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter RX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter RX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter RX_UPDATE_MODE bound to: ASYNC - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter TX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter TX_DELAY_FORMAT bound to: TIME - type: string 
	Parameter TX_DELAY_TYPE bound to: FIXED - type: string 
	Parameter TX_DELAY_VALUE bound to: 0 - type: integer 
	Parameter TX_OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter TX_REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter TX_UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized1' (163#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50451]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_bitslice_wrapper__parameterized1' (163#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter DELAY_VAL bound to: 0 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'TX_BITSLICE_TRI' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:51716]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_DLY_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter NATIVE_ODELAY_BYPASS bound to: FALSE - type: string 
	Parameter OUTPUT_PHASE_90 bound to: TRUE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 300.000000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TX_BITSLICE_TRI' (164#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:51716]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_tristate_wrapper' (165#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: TRUE - type: string 
	Parameter EN_OTHER_PCLK bound to: TRUE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (166#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper' (167#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: ENABLE - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: TRUE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_90 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_90 - type: string 
	Parameter RX_GATING bound to: ENABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: ENABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (167#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized0' (167#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50351]
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (168#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50351]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_riuor_wrapper' (169#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'LUT1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25456]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'LUT1' (170#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25456]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper' (171#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111101111100 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111000 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111100 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010000 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter TX_GATING bound to: DISABLE - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
	Parameter CTRL_CLK bound to: EXTERNAL - type: string 
	Parameter DIV_MODE bound to: DIV4 - type: string 
	Parameter EN_CLK_TO_EXT_NORTH bound to: DISABLE - type: string 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: DISABLE - type: string 
	Parameter EN_DYN_ODLY_MODE bound to: FALSE - type: string 
	Parameter EN_OTHER_NCLK bound to: FALSE - type: string 
	Parameter EN_OTHER_PCLK bound to: FALSE - type: string 
	Parameter IDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter INV_RXCLK bound to: FALSE - type: string 
	Parameter ODLY_VT_TRACK bound to: TRUE - type: string 
	Parameter QDLY_VT_TRACK bound to: TRUE - type: string 
	Parameter READ_IDLE_COUNT bound to: 31 - type: integer 
	Parameter REFCLK_SRC bound to: PLLCLK - type: string 
	Parameter ROUNDING_FACTOR bound to: 16 - type: integer 
	Parameter RXGATE_EXTEND bound to: FALSE - type: string 
	Parameter RX_CLK_PHASE_N bound to: SHIFT_0 - type: string 
	Parameter RX_CLK_PHASE_P bound to: SHIFT_0 - type: string 
	Parameter RX_GATING bound to: DISABLE - type: string 
	Parameter SELF_CALIBRATE bound to: ENABLE - type: string 
	Parameter SERIAL_MODE bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_SPEEDUP bound to: FAST - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter TX_GATING bound to: DISABLE - type: string 
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (171#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_control_wrapper__parameterized1' (171#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized0' (171#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b1111111111111 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b111111111111111 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b1111111111111 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b00 
	Parameter EN_OTHER_NCLK bound to: 2'b00 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b00 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b00 
	Parameter RX_CLK_PHASE_N bound to: 2'b00 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b00 
	Parameter RX_GATING bound to: 2'b00 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b01010101010111010101010111 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized1' (171#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
	Parameter ENABLE_PRE_EMPHASIS bound to: TRUE - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter REFCLK_FREQ bound to: 300.000000 - type: float 
	Parameter TBYTE_CTL bound to: TBYTE_IN - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
	Parameter PLLCLK_SRC bound to: 1'b0 
	Parameter RXTX_BITSLICE_EN bound to: 13'b0111101111101 
	Parameter GCLK_SRC bound to: 45'b000000000000000000000000000000000000000000000 
	Parameter DCI_SRC bound to: 13'b1111111111111 
	Parameter INIT bound to: 15'b111111111111111 
	Parameter RX_DATA_TYPE bound to: 15'b011110111111001 
	Parameter RX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_DELAY_VAL bound to: 416'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter TRI_DELAY_VAL bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter TX_OUTPUT_PHASE_90 bound to: 13'b0000011000000 
	Parameter TRI_OUTPUT_PHASE_90 bound to: 2'b11 
	Parameter NATIVE_ODELAY_BYPASS bound to: 13'b0000000000000 
	Parameter NATIVE_ODELAY_BYPASS_TRI bound to: 2'b00 
	Parameter FIFO_SYNC_MODE bound to: 13'b0000000000000 
	Parameter EN_OTHER_PCLK bound to: 2'b01 
	Parameter EN_OTHER_NCLK bound to: 2'b01 
	Parameter EN_DYN_ODLY_MODE bound to: 2'b11 
	Parameter SERIAL_MODE bound to: 2'b00 
	Parameter RX_CLK_PHASE_P bound to: 2'b11 
	Parameter RX_CLK_PHASE_N bound to: 2'b11 
	Parameter INV_RXCLK bound to: 2'b00 
	Parameter TX_GATING bound to: 2'b11 
	Parameter RX_GATING bound to: 2'b11 
	Parameter SELF_CALIBRATE bound to: 2'b11 
	Parameter READ_IDLE_COUNT bound to: 64'b0000000000000000000000000001111100000000000000000000000000011111 
	Parameter DIV_MODE bound to: 2'b00 
	Parameter REFCLK_SRC bound to: 2'b00 
	Parameter ROUNDING_FACTOR bound to: 64'b0000000000000000000000000001000000000000000000000000000000010000 
	Parameter CTRL_CLK bound to: 2'b11 
	Parameter EN_CLK_TO_EXT_NORTH bound to: 2'b00 
	Parameter EN_CLK_TO_EXT_SOUTH bound to: 2'b00 
	Parameter IDLY_VT_TRACK bound to: 2'b11 
	Parameter ODLY_VT_TRACK bound to: 2'b11 
	Parameter QDLY_VT_TRACK bound to: 2'b11 
	Parameter RXGATE_EXTEND bound to: 2'b00 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter RDATA_TYPE bound to: 26'b00010101010011010101010001 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy_byte_wrapper__parameterized2' (171#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_xiphy' (172#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (173#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:27270]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_pll' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter BACKBONE_ROUTE bound to: TRUE - type: string 
	Parameter PLL_WIDTH bound to: 3 - type: integer 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter CLKIN_PERIOD_PLL bound to: 3332 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter CLKIN_PERIOD_NS_PLL bound to: 3.332000 - type: float 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (173#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40185]
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 90.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 3.332000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUTPHY_MODE bound to: VCO_2X - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (174#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40185]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_pll' (175#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
	Parameter BYTES bound to: 10 - type: integer 
	Parameter IOBTYPE bound to: 390'b000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011000011011011011111111011011011011000011001001001001001001001001001001001001001001001001001001101101001001001001000000000011011011011111111011011011011001011000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011001011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'HPIO_VREF' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19247]
	Parameter VREF_CNTR bound to: FABRIC_RANGE1 - type: string 
INFO: [Synth 8-256] done synthesizing module 'HPIO_VREF' (176#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19247]
INFO: [Synth 8-638] synthesizing module 'IOBUFE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22873]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_INPUT_BUFFER_OFFSET bound to: 0 - type: integer 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFE3' (177#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22873]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22672]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (178#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22672]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte' (179#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001101101001001001001000000 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized0' (179#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b001001001001001001001001001001001001001 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized1' (179#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
	Parameter IOBTYPE bound to: 39'b000011011011011111111011011011011000011 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter DRAM_TYPE bound to: DDR4 - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter USE_DYNAMIC_DCI bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob_byte__parameterized2' (179#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr4_phy_v2_2_0_iob' (180#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:72]
WARNING: [Synth 8-3848] Net ddr4_c in module/entity system_axi_ddr_cntrl_0_phy_ddr4 does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:172]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity system_axi_ddr_cntrl_0_phy_ddr4 does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:270]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_phy_ddr4' (181#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/phy/system_axi_ddr_cntrl_0_phy_ddr4.sv:86]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_phy' (182#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_1/rtl/ip_top/system_axi_ddr_cntrl_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter MEM_CONFIG bound to: COMPONENT - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tCK bound to: 938 - type: integer 
	Parameter tFAW bound to: 37 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter tWTR_L bound to: 10 - type: integer 
	Parameter tWTR_S bound to: 4 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tREFI bound to: 9363 - type: integer 
	Parameter ZQINTVL bound to: 1200480193 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 8 - type: integer 
	Parameter tRRD_S bound to: 7 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter tRAS bound to: 39 - type: integer 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRTP bound to: 10 - type: integer 
	Parameter tWR bound to: 20 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter PER_RD_INTVL bound to: 301 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc.sv:339]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_group' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ALIAS_PAGE bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter tRCD bound to: 16 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter TXN_FIFO_BYPASS bound to: ON - type: string 
	Parameter TXN_FIFO_PIPE bound to: OFF - type: string 
	Parameter PER_RD_PERF bound to: 1'b1 
	Parameter CAS_FIFO_BYPASS bound to: ON - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TXN_FIFO_WIDTH bound to: 49 - type: integer 
	Parameter PER_RD_FIELD bound to: 48 - type: integer 
	Parameter AP_FIELD bound to: 47 - type: integer 
	Parameter CMD_MSB bound to: 46 - type: integer 
	Parameter CMD_LSB bound to: 44 - type: integer 
	Parameter LR_UNUSED_MSB bound to: 47 - type: integer 
	Parameter LR_MSB bound to: 46 - type: integer 
	Parameter LR_LSB bound to: 44 - type: integer 
	Parameter ROW_MSB bound to: 43 - type: integer 
	Parameter ROW_LSB bound to: 24 - type: integer 
	Parameter COL_MSB bound to: 23 - type: integer 
	Parameter COL_LSB bound to: 8 - type: integer 
	Parameter WSPACE_MSB bound to: 7 - type: integer 
	Parameter RANK_MSB bound to: 5 - type: integer 
	Parameter RANK_LSB bound to: 4 - type: integer 
	Parameter GROUP_MSB bound to: 3 - type: integer 
	Parameter GROUP_LSB bound to: 2 - type: integer 
	Parameter BANK_MSB bound to: 1 - type: integer 
	Parameter BANK_LSB bound to: 0 - type: integer 
	Parameter TXN_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter TXN_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter TXN_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter CAS_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter CAS_FIFO_FULL_THRESHOLD bound to: 2 - type: integer 
	Parameter CAS_FIFO_PWIDTH bound to: 2 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
	Parameter LR_WIDTH_ALIASED bound to: 0 - type: integer 
	Parameter PAGE_STATUS_BITS bound to: 2 - type: integer 
	Parameter grIDLE bound to: 3'b000 
	Parameter grACCEPT bound to: 3'b001 
	Parameter grPREWAIT bound to: 3'b010 
	Parameter grACTWAIT bound to: 3'b011 
	Parameter grACT bound to: 3'b100 
	Parameter grAUTOPRE bound to: 3'b101 
	Parameter grCASFSM bound to: 3'b110 
	Parameter CAS_IDLE bound to: 3'b000 
	Parameter CAS_WAIT bound to: 3'b001 
	Parameter RMW_RDWAIT bound to: 3'b010 
	Parameter RMW_DATAWAIT bound to: 3'b011 
	Parameter RMW_WRWAIT bound to: 3'b100 
	Parameter NATRD bound to: 3'b001 
	Parameter NATWR bound to: 3'b000 
	Parameter NATRMW bound to: 3'b011 
	Parameter tRCDF_TEMP bound to: 3 - type: integer 
	Parameter tRCDF bound to: 3 - type: integer 
	Parameter tRCDFLVALUE_TEMP bound to: 3 - type: integer 
	Parameter tRCDFLVALUE bound to: 3 - type: integer 
	Parameter tRPF_TEMP bound to: 2 - type: integer 
	Parameter tRPF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:215]
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:886]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:579]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_group' (183#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_act_timer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
	Parameter tFAW bound to: 37 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 8 - type: integer 
	Parameter tRRD_S bound to: 7 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_act_rank' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
	Parameter tFAW bound to: 37 - type: integer 
	Parameter tFAW_dlr bound to: 16 - type: integer 
	Parameter tRRD_L bound to: 8 - type: integer 
	Parameter tRRD_S bound to: 7 - type: integer 
	Parameter tRRD_dlr bound to: 4 - type: integer 
	Parameter TWO_GROUP_DDR4 bound to: TRUE - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S bound to: 1 - type: integer 
	Parameter S_pipe bound to: 0 - type: integer 
	Parameter L bound to: 1 - type: integer 
	Parameter L_pipe bound to: 0 - type: integer 
	Parameter RRD_dlr bound to: 0 - type: integer 
	Parameter RRD_dlr_pipe bound to: 0 - type: integer 
	Parameter tFAWF_slr_temp bound to: 7 - type: integer 
	Parameter tFAWF_slr bound to: 7 - type: integer 
	Parameter tFAWF_dlr_temp bound to: 1 - type: integer 
	Parameter tFAWF_dlr bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:135]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:163]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:155]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:200]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_act_rank' (184#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_act_timer' (185#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_a' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_a' (186#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_rd_wr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
	Parameter RDSLOT bound to: 256 - type: integer 
	Parameter WRSLOT bound to: 128 - type: integer 
	Parameter tWTR_L bound to: 10 - type: integer 
	Parameter tWTR_S bound to: 4 - type: integer 
	Parameter tRTW bound to: 13 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter STARVATION_EN bound to: 1'b1 
	Parameter STARVE_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_wtr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
	Parameter tWTR_L bound to: 10 - type: integer 
	Parameter tWTR_S bound to: 4 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_wtr' (187#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_rd_wr' (188#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_c' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter STRICT_FULL_THRESH bound to: 20 - type: integer 
	Parameter STRICT_FIFO_DEPTH bound to: 32 - type: integer 
	Parameter STRICT_FIFO_PTR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:147]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:175]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:176]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[20] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[19] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[18] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[17] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[16] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[15] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[14] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[13] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[12] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[11] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[10] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[9] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[8] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[7] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[6] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[5] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[4] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[3] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[2] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[1] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[0] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:184]
WARNING: [Synth 8-6014] Unused sequential element slotCnt_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:245]
WARNING: [Synth 8-6014] Unused sequential element win_l_rank_cas_int_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:252]
WARNING: [Synth 8-6014] Unused sequential element nRdSlot_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:257]
WARNING: [Synth 8-6014] Unused sequential element nSlotCnt_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:258]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_c' (189#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter ALIAS_P_CNT bound to: OFF - type: string 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter XTP_MODE bound to: RANK_GROUP_BANK - type: string 
	Parameter tRAS bound to: 39 - type: integer 
	Parameter tRTP bound to: 10 - type: integer 
	Parameter tWR bound to: 20 - type: integer 
	Parameter S_HEIGHT_ALIASED bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_arb_p' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_p' (190#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_ap' (191#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_arb_mux_p' (192#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ctl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter tCCD_3ds bound to: 4 - type: integer 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter NOP_ADD_LOW bound to: 1'b0 
	Parameter tCK bound to: 938 - type: integer 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter LONG_RANK_SWITCH bound to: 1'b0 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter tCCD_L bound to: 6 - type: integer 
	Parameter RRI bound to: 1 - type: integer 
	Parameter RR bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:384]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_mc_odt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 4'b0000 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt' (193#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-6014] Unused sequential element prev2CAS_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:307]
WARNING: [Synth 8-6014] Unused sequential element prevLRank_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:310]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ctl' (194#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_cmd_mux_c' (195#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ref' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
	Parameter NUMREF bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_SLOT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter tREFI bound to: 9363 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter tRFC_dlr bound to: 9 - type: integer 
	Parameter tRP bound to: 16 - type: integer 
	Parameter tWR bound to: 20 - type: integer 
	Parameter ZQINTVL bound to: 1200480193 - type: integer 
	Parameter tZQCS bound to: 128 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter PARTIAL_RECONFIG bound to: Disable - type: string 
	Parameter tREFIFR bound to: 2340 - type: integer 
	Parameter tREFIF bound to: 2339 - type: integer 
	Parameter USER_MODE bound to: 1'b0 
	Parameter ZQINTVLREF bound to: 65535 - type: integer 
	Parameter ALL_RANKS bound to: 1'b1 
	Parameter tSTAG bound to: 156 - type: integer 
	Parameter stRST bound to: 4'b0000 
	Parameter stTWDL bound to: 4'b0001 
	Parameter stREQ bound to: 4'b0010 
	Parameter stWAIT bound to: 4'b0011 
	Parameter stPRE bound to: 4'b0100 
	Parameter stREF bound to: 4'b0101 
	Parameter stRFC bound to: 4'b0110 
	Parameter stRFCE bound to: 4'b0111 
	Parameter stZQ bound to: 4'b1000 
	Parameter stSRE bound to: 4'b1001 
	Parameter stSR bound to: 4'b1010 
	Parameter stSRX bound to: 4'b1011 
	Parameter stERR bound to: 4'b1111 
	Parameter UM_IDLE bound to: 4'b0000 
	Parameter UM_ACK_WAIT bound to: 4'b0001 
	Parameter UM_WR_WAIT bound to: 4'b0010 
	Parameter UM_PRE bound to: 4'b0011 
	Parameter UM_PRE_CHECK bound to: 4'b0100 
	Parameter UM_PRE_WAIT bound to: 4'b0101 
	Parameter UM_REF bound to: 4'b0110 
	Parameter UM_REF_CHECK bound to: 4'b0111 
	Parameter UM_STAG_WAIT bound to: 4'b1000 
	Parameter UM_TRFC_WAIT bound to: 4'b1001 
	Parameter UM_ZQ bound to: 4'b1010 
	Parameter UM_ZQ_CHECK bound to: 4'b1011 
	Parameter UM_ZQ_WAIT bound to: 4'b1100 
	Parameter UM_ZQ_ALL bound to: 4'b1101 
	Parameter UM_TZQCS_WAIT bound to: 4'b1110 
	Parameter tRFCWAIT_TEMP bound to: 79 - type: integer 
	Parameter tRFCWAIT bound to: 71 - type: integer 
	Parameter tRPWAIT_TEMP bound to: 4 - type: integer 
	Parameter tRPWAIT bound to: 2 - type: integer 
	Parameter TCKOFF bound to: 15 - type: integer 
	Parameter TCKEV bound to: 15 - type: integer 
	Parameter SRE_SM_IDLE bound to: 3'b000 
	Parameter SRE_SM_REQ bound to: 3'b001 
	Parameter SRE_SM_VT_STOP bound to: 3'b010 
	Parameter SRE_SM_MC_CHK bound to: 3'b011 
	Parameter SRE_SM_REF_REQ bound to: 3'b100 
	Parameter SRE_SM_ISS bound to: 3'b101 
	Parameter SRE_SM_WAIT bound to: 3'b110 
	Parameter SRE_SM_DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:368]
WARNING: [Synth 8-6014] Unused sequential element sre_issued_r_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:259]
WARNING: [Synth 8-6014] Unused sequential element tckoff_timer_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:262]
WARNING: [Synth 8-6014] Unused sequential element sre_tckoff_ok_r_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:271]
WARNING: [Synth 8-6014] Unused sequential element tckev_timer_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:274]
WARNING: [Synth 8-6014] Unused sequential element um_ref_req_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:690]
WARNING: [Synth 8-6014] Unused sequential element um_pre_iss_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:887]
WARNING: [Synth 8-6014] Unused sequential element um_ref_iss_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:888]
WARNING: [Synth 8-6014] Unused sequential element um_zq_iss_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:889]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ref' (196#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ref.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_periodic' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter WAIT_INTERVAL bound to: 4'b0010 
	Parameter READ_INJ bound to: 4'b0011 
	Parameter WAIT_READ_INJ bound to: 4'b0100 
	Parameter GAP_INJ bound to: 4'b0101 
	Parameter WAIT_GAP_INJ bound to: 4'b0110 
	Parameter UPDATE_STATUS bound to: 4'b0111 
	Parameter CHECK_ENABLE bound to: 4'b1000 
	Parameter INJ_IDLE bound to: 4'b0000 
	Parameter INJ_WAIT_REF bound to: 4'b0001 
	Parameter INJ_BLOCK_REF bound to: 4'b0010 
	Parameter INJ_BLOCK_NI bound to: 4'b0011 
	Parameter INJ_ISSUE_TXN bound to: 4'b0100 
	Parameter INJ_WAIT_TXN_RETURN bound to: 4'b0101 
	Parameter INJ_BLOCK_READ_CAS bound to: 4'b0110 
	Parameter INJ_WAIT_CAS_BLOCK bound to: 4'b0111 
	Parameter INJ_DONE bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:147]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_periodic' (197#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_mc_ecc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter PAYLOAD_DM_WIDTH bound to: 8 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ECC_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_FIFO_WIDTH bound to: 52 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc_ecc' (198#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_mc' (199#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui.sv:71]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui.sv:201]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_cmd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter BANK_GROUP_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 15 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter AUTO_AP_COL_A3 bound to: OFF - type: string 
	Parameter MEM_ADDR_ORDER bound to: ROW_COLUMN_BANK - type: string 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_cmd' (200#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_wr_data' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 64 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter WR_BUF_WIDTH bound to: 576 - type: integer 
	Parameter FULL_RAM_CNT bound to: 96 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 96 - type: integer 
	Parameter RAM_WIDTH bound to: 576 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:165]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:180]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:182]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:183]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:242]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:243]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (201#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:362]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_wr_data' (202#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_ui_rd_data' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter APP_DATA_WIDTH bound to: 512 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 512 - type: integer 
	Parameter FULL_RAM_CNT bound to: 85 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 86 - type: integer 
	Parameter RAM_WIDTH bound to: 516 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:294]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:395]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:396]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:397]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:399]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:400]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:401]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:463]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:470]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:472]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:603]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[1].rd_buf_indx_r_reg[1] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[3].rd_buf_indx_r_reg[3] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[4].rd_buf_indx_r_reg[4] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[6].rd_buf_indx_r_reg[6] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[7].rd_buf_indx_r_reg[7] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[8].rd_buf_indx_r_reg[8] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[10].rd_buf_indx_r_reg[10] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[11].rd_buf_indx_r_reg[11] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[12].rd_buf_indx_r_reg[12] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[13].rd_buf_indx_r_reg[13] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[15].rd_buf_indx_r_reg[15] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[16].rd_buf_indx_r_reg[16] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[17].rd_buf_indx_r_reg[17] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[18].rd_buf_indx_r_reg[18] was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:237]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui_rd_data' (203#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_ui' (204#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_top' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
	Parameter PING_PONG_PHY bound to: 1 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter COLBITS bound to: 10 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter CH0_DBYTES bound to: 8 - type: integer 
	Parameter CH1_DBYTES bound to: 8 - type: integer 
	Parameter NUM_CHANNELS bound to: 1 - type: integer 
	Parameter DBAW bound to: 5 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter MR0 bound to: 13'b0101101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter tCK bound to: 833 - type: integer 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter AL bound to: 2'b00 
	Parameter CLSELECT bound to: 5'b01101 
	Parameter TCL3 bound to: 5'bxxxxx 
	Parameter TCL4 bound to: 6'b010001 
	Parameter TCL bound to: 6'b010001 
	Parameter RL_DDR bound to: 17 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter TCWL3 bound to: 5'b00111 
	Parameter TCWL4 bound to: 5'b01011 
	Parameter TCWL bound to: 11 - type: integer 
	Parameter WL_DDR bound to: 11 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter CH0_DBYTES_PI bound to: 8 - type: integer 
	Parameter CH1_DBYTES_PI bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:277]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:293]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:649]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:70]
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter SELF_REFRESH bound to: 1'b0 
	Parameter SAVE_RESTORE bound to: 1'b0 
	Parameter tCK bound to: 833 - type: integer 
	Parameter t200us bound to: 60025 - type: integer 
	Parameter t500us bound to: 150061 - type: integer 
	Parameter tXPR bound to: 82 - type: integer 
	Parameter tMOD bound to: 6 - type: integer 
	Parameter tMRD bound to: 2 - type: integer 
	Parameter tZQINIT bound to: 256 - type: integer 
	Parameter tRFC bound to: 313 - type: integer 
	Parameter MR0 bound to: 13'b0101101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR1_0 bound to: 13'b0001100000001 
	Parameter MR1_1 bound to: 13'b0000000000001 
	Parameter MR1_2 bound to: 13'b0001100000001 
	Parameter MR1_3 bound to: 13'b0000000000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter LRDIMM_MODE bound to: OFF - type: string 
	Parameter DDR4_DB_HIF_RTT_NOM bound to: 4'b0011 
	Parameter DDR4_DB_HIF_RTT_WR bound to: 4'b0000 
	Parameter DDR4_DB_HIF_RTT_PARK bound to: 4'b0000 
	Parameter DDR4_DB_HIF_DI bound to: 4'b0001 
	Parameter DDR4_DB_DIF_ODT bound to: 4'b0011 
	Parameter DDR4_DB_DIF_DI bound to: 4'b0000 
	Parameter DDR4_DB_HIF_VREF bound to: 8'b00011011 
	Parameter DDR4_DB_DIF_VREF bound to: 8'b00011011 
	Parameter DDR4_CLAMSHELL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter DDR4_REG_PARITY_ENABLE bound to: OFF - type: string 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter BYPASS_CAL bound to: FALSE - type: string 
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter CAL_DQS_GATE bound to: FULL - type: string 
	Parameter CAL_WRLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL bound to: FULL - type: string 
	Parameter CAL_RDLVL_DBI bound to: SKIP - type: string 
	Parameter CAL_WR_DQS_DQ bound to: FULL - type: string 
	Parameter CAL_WR_DQS_DM_DBI bound to: FULL - type: string 
	Parameter CAL_WRITE_LAT bound to: FULL - type: string 
	Parameter CAL_RDLVL_COMPLEX bound to: FULL - type: string 
	Parameter CAL_WR_DQS_COMPLEX bound to: FULL - type: string 
	Parameter CAL_RD_VREF bound to: SKIP - type: string 
	Parameter CAL_RD_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_WR_VREF bound to: SKIP - type: string 
	Parameter CAL_WR_VREF_PATTERN bound to: SIMPLE - type: string 
	Parameter CAL_DQS_TRACKING bound to: FULL - type: string 
	Parameter CAL_JITTER bound to: FULL - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MEMORY_VOLTAGE bound to: 1.2V - type: string 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_NEXT_SLAVE bound to: 1'b0 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter RTL_DDR_INIT bound to: 1 - type: integer 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter DUAL_SLOT bound to: 1'b0 
	Parameter RANKS_PER_SLOT bound to: 1 - type: integer 
	Parameter SLOTS bound to: 1 - type: integer 
	Parameter LRDIMM_DUAL_RANK bound to: 0 - type: integer 
	Parameter LRDIMM_QUAD_RANK bound to: 0 - type: integer 
	Parameter MR5_0 bound to: 13'b0010000000000 
	Parameter MR5_1 bound to: 13'b0010000000000 
	Parameter MR5_2 bound to: 13'b0010000000000 
	Parameter MR5_3 bound to: 13'b0010000000000 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter PARAM_MAP_VERSION bound to: 16'b0000000000000010 
	Parameter XSDB_SLOTS bound to: 0 - type: integer 
	Parameter XSDB_RANKS bound to: 1 - type: integer 
	Parameter XSDB_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter LRDIMM_CAL_SIZE bound to: 0 - type: integer 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter CAL_SKIP bound to: 0 - type: integer 
	Parameter CAL_FULL bound to: 1 - type: integer 
	Parameter CAL_FAST bound to: 2 - type: integer 
	Parameter CAL_FAST_ALL bound to: 3 - type: integer 
	Parameter DEBUG bound to: -1 - type: integer 
	Parameter SKIP_DEBUG bound to: 0 - type: integer 
	Parameter EN_DEBUG bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter CAL_TIME_1S_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CAL_SIM bound to: 1'b0 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter CMPLX_LOOP_CNT bound to: 4 - type: integer 
	Parameter DM_USED bound to: 1'b1 
	Parameter DBI_RD bound to: 1'b0 
	Parameter DBI_WR bound to: 1'b0 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter IODELAY_SIM_TAP_VAL bound to: 5 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 41 - type: integer 
	Parameter MRS bound to: 3'b000 
	Parameter REF bound to: 3'b001 
	Parameter PRE bound to: 3'b010 
	Parameter ACT bound to: 3'b011 
	Parameter WR bound to: 3'b100 
	Parameter RD bound to: 3'b101 
	Parameter ZQC bound to: 3'b110 
	Parameter NOP bound to: 3'b111 
	Parameter SLOTX_CS_ODD bound to: 8'b00000000 
	Parameter SIDE_A bound to: 1'b0 
	Parameter SIDE_B bound to: 1'b1 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter DDR4_DB_BC0A_FREQ_CODE bound to: 3'b100 
	Parameter DDR4_DB_F0BC0A bound to: 13'b1000010100100 
	Parameter DDR4_DB_F0BC6X bound to: 13'b1011000111001 
	Parameter DDR4_DB_F0BC00 bound to: 13'b1000000000011 
	Parameter DDR4_DB_F0BC01 bound to: 13'b1000000010000 
	Parameter DDR4_DB_F0BC02 bound to: 13'b1000000100000 
	Parameter DDR4_DB_F0BC03 bound to: 13'b1000000110001 
	Parameter DDR4_DB_F0BC04 bound to: 13'b1000001000011 
	Parameter DDR4_DB_F0BC05 bound to: 13'b1000001010000 
	Parameter DDR4_DB_F5BC5X bound to: 13'b1010100011011 
	Parameter DDR4_DB_F5BC6X bound to: 13'b1011000011011 
	Parameter DDR4_DB_FXBC7X_F5 bound to: 13'b1011100000101 
	Parameter DDR4_DB_FXBC7X_F0 bound to: 13'b1011100000000 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00101011 
	Parameter REG_RC4 bound to: 8'b00101100 
	Parameter REG_RC5 bound to: 8'b01010101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0100 
	Parameter REG_RC10 bound to: 8'b10100010 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter DDR4_REG_RC00 bound to: 13'b0000000000000 
	Parameter DDR4_REG_RC01 bound to: 13'b0000000010000 
	Parameter DDR4_REG_RC02 bound to: 13'b0000000100000 
	Parameter DA17_DIS bound to: 1'b1 
	Parameter DC2_0_DIS bound to: 2'b11 
	Parameter DDR4_REG_RC08 bound to: 13'b0000010001011 
	Parameter DDR4_REG_RC0A_CONTEXT bound to: 1'b0 
	Parameter DDR4_REG_RC0A_FREQ_CODE bound to: 3'b100 
	Parameter DDR4_REG_RC0A bound to: 13'b0000010100100 
	Parameter DDR4_REG_RC0B bound to: 13'b0000010111000 
	Parameter DDR4_REG_CS_MODE bound to: 2'b00 
	Parameter DDR4_REG_RC0D bound to: 13'b0000011010100 
	Parameter DDR4_REG_RC0E bound to: 13'b0000011100000 
	Parameter DDR4_REG_RC0F bound to: 13'b0000011110000 
	Parameter DDR4_REG_RC2X bound to: 13'b0001000000001 
	Parameter DDR4_CMR_MAX_CNT bound to: 13 - type: integer 
	Parameter SLOT0_RDIMM_REG_CS bound to: 8'b00000001 
	Parameter SLOT1_RDIMM_REG_CS bound to: 8'b00000000 
	Parameter BYPASS_LAT_PAD bound to: 2 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter J0 bound to: 0 - type: integer 
	Parameter J1 bound to: 0 - type: integer 
	Parameter J2 bound to: 0 - type: integer 
	Parameter J3 bound to: 0 - type: integer 
	Parameter K0 bound to: 0 - type: integer 
	Parameter K1 bound to: 0 - type: integer 
	Parameter K2 bound to: 0 - type: integer 
	Parameter K3 bound to: 0 - type: integer 
	Parameter L0 bound to: 0 - type: integer 
	Parameter L1 bound to: 0 - type: integer 
	Parameter L2 bound to: 0 - type: integer 
	Parameter L3 bound to: 0 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter BRAM_SIZE bound to: 36864 - type: integer 
	Parameter TRFC_CYCLES bound to: 79 - type: integer 
	Parameter MIGRATION_EN bound to: 0 - type: integer 
	Parameter calStRECONFIG bound to: 6'b000000 
	Parameter calStBISC bound to: 6'b000001 
	Parameter calStRESET bound to: 6'b000010 
	Parameter calStWAIT bound to: 6'b000011 
	Parameter calStERROR bound to: 6'b000100 
	Parameter calStCKEON bound to: 6'b000101 
	Parameter calStMR3 bound to: 6'b000110 
	Parameter calStMR6 bound to: 6'b000111 
	Parameter calStMR5 bound to: 6'b001000 
	Parameter calStMR4 bound to: 6'b001001 
	Parameter calStMR2 bound to: 6'b001010 
	Parameter calStMR1 bound to: 6'b001011 
	Parameter calStMR0 bound to: 6'b001100 
	Parameter calStZQCL bound to: 6'b001101 
	Parameter calStGOGO bound to: 6'b001110 
	Parameter calStMR7 bound to: 6'b001111 
	Parameter tSTAB_f bound to: 1800 - type: integer 
	Parameter tMRDx4_f bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:797]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:1956]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_addr_decode' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
	Parameter MEMORY_CONFIGURATION bound to: COMPONENT - type: string 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CKBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter LR_WIDTH bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter LRDIMM_EN bound to: 0 - type: integer 
	Parameter NIBBLE_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter INITIAL_DBI_WR bound to: 1'b0 
	Parameter INITIAL_DBI_RD bound to: 1'b0 
	Parameter RD_VREF_VAL bound to: 7'b0011111 
	Parameter CLAMSHELL bound to: OFF - type: string 
	Parameter CAL_STATUS_REG_SIZE bound to: 7 - type: integer 
	Parameter PRE_STATUS_ADDR bound to: 28'b0000100100000000000001001110 
	Parameter POST_STATUS_ADDR bound to: 9437263 - type: integer 
	Parameter RANK0_STATUS0_ADDR bound to: 9437267 - type: integer 
	Parameter RANK1_STATUS0_ADDR bound to: 9437274 - type: integer 
	Parameter RANK2_STATUS0_ADDR bound to: 9437281 - type: integer 
	Parameter RANK3_STATUS0_ADDR bound to: 9437288 - type: integer 
	Parameter ERROR0_ADDR bound to: 9437295 - type: integer 
	Parameter ERROR1_ADDR bound to: 9437296 - type: integer 
	Parameter ERROR_CODE_ADDR bound to: 9437297 - type: integer 
	Parameter MIGRATION bound to: OFF - type: string 
	Parameter CK_SKEW bound to: 8'b00000000 
	Parameter ADDR_SKEW bound to: 136'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ACT_SKEW bound to: 8'b00000000 
	Parameter PAR_SKEW bound to: 8'b00000000 
	Parameter BA_SKEW bound to: 16'b0000000000000000 
	Parameter BG_SKEW bound to: 8'b00000000 
	Parameter CS_SKEW bound to: 8'b00000000 
	Parameter CKE_SKEW bound to: 8'b00000000 
	Parameter ODT_SKEW bound to: 8'b00000000 
	Parameter C_SKEW bound to: 8'b00000000 
	Parameter MAX_AC_PINS bound to: 48 - type: integer 
	Parameter MIGRATION_INFO bound to: 384'b000000000000000000000000010010110000000000000000000000000100101100000000000000000000000001001011000000000000000000000000010010110000000000000000000000000100101100000000000000000100101101001011010010110100101100000000010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101101001011010010110100101100000000000000000000000001001011 
	Parameter NIBBLE_WIDTH bound to: 16 - type: integer 
	Parameter MB_DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_ADDR_CNT_WIDTH bound to: 5 - type: integer 
	Parameter MB_DM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MB_RD_EN_CNT_WIDTH bound to: 4 - type: integer 
	Parameter MB_VREF_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DLY_CNTR_WIDTH bound to: 16 - type: integer 
	Parameter MAX_REG_REQ bound to: 12 - type: integer 
	Parameter CS_PAIR bound to: 1 - type: integer 
	Parameter CSBITS_CS bound to: 1 - type: integer 
	Parameter CAL_RDY bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0000 
	Parameter CAL_CMD_INIT_DONE bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz0001 
	Parameter CAL_RESET bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz010 
	Parameter CAL_BISC bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz011 
	Parameter CAL_WRITE_VREF bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz100 
	Parameter CAL_RIU2CLB_VALID bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz101 
	Parameter CAL_MRS_INV bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz110 
	Parameter CAL_MAX_RD_LAT bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzzz111 
	Parameter CAL_RECONFIG bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1000 
	Parameter CAL_TIMER bound to: 28'bzzzzzzzzzz1zzzzzzzzzzzzz1001 
	Parameter CAL_DQOUT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz000zzzzz 
	Parameter CAL_DQOUT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz001zzzzz 
	Parameter CAL_DQPAT_A bound to: 28'bzzzzzzzzz1zzzzzzzzzz010zzzzz 
	Parameter CAL_DQPAT_B bound to: 28'bzzzzzzzzz1zzzzzzzzzz100zzzzz 
	Parameter CAL_CMP_EN bound to: 28'bzzzzzzzzz1zzzzzzzzzz110zzzzz 
	Parameter CAL_DMOUT_N_A bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_VREF bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz1zzzz 
	Parameter CAL_MIGRATION bound to: 28'bzzzzzzzz1zzzzzzzzzzzzz10zzzz 
	Parameter MCAL_DQIN bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz0zzzzz 
	Parameter MCAL_CMP bound to: 28'bzzzzzzzzz1zzzzzzzzzzzz1zzzzz 
	Parameter MCAL_DMIN bound to: 28'bzzzzzzzz1zzzzzzzzzzzzzz0zzzz 
	Parameter CAL_SEQ bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz000 
	Parameter CAL_SEQ_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz001 
	Parameter CAL_SEQ_A_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz010 
	Parameter CAL_SEQ_A_B_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz011 
	Parameter CAL_SEQ_B_A_DLY bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz100 
	Parameter CAL_SEQ_RD_CNT bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz101 
	Parameter CAL_SEQ_CLR bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz110 
	Parameter CAL_CS_POS bound to: 28'bzzzz0zz1zzzzzzzz00z1zzzzz111 
	Parameter CAL_OE_DIS bound to: 28'bzzzz0zz1zzzzzzzz001zzzzzzzzz 
	Parameter CAL_TRAFFIC_CNT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzzz0 
	Parameter CAL_MARGIN_START bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz01 
	Parameter CAL_MARGIN_RESULT bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz10 
	Parameter CAL_MARGIN_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0100zzzzzz11 
	Parameter CAL_TRAFFIC_ERR bound to: 28'bzzzz0zz1zzzzzzzz0101zzzzzzzz 
	Parameter CAL_TRAFFIC_STATUS bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz00 
	Parameter CAL_TRAFFIC_INSTR bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz01 
	Parameter CAL_TRAFFIC_ITER bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz10 
	Parameter CAL_TRAFFIC_NXT bound to: 28'bzzzz0zz1zzzzzzzz0110zzzzzz11 
	Parameter CAL_TRAFFIC_START bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz00 
	Parameter CAL_TRAFFIC_RST bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz01 
	Parameter CAL_TRAFFIC_ERR_CHK bound to: 28'bzzzz0zz1zzzzzzzz0111zzz0zz10 
	Parameter CAL_TRAFFIC_ERR_R bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz00 
	Parameter CAL_TRAFFIC_ERR_F bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz01 
	Parameter CAL_TRAFFIC_ERR_RF bound to: 28'bzzzz0zz1zzzzzzzz0111zzz1zz10 
	Parameter CAL_RD_LAT bound to: 28'bzzzz0zz1zzzzzzzz1zzz1zzzzzzz 
	Parameter CPLX_CFG_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z01zzzzzzzz 
	Parameter CPLX_ERR_LOG bound to: 28'bzzzz0zz1zzzzzzzz1z10zzzzzzzz 
	Parameter PERIODIC_RD_STATUS bound to: 28'bzzzz0zz1zzzzzzzz1z11zzzzzzzz 
	Parameter CAL_LRDIMM_CONFIG bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz0 
	Parameter CAL_LRDIMM_CMP_EN bound to: 28'bzzzz0zz1zzzzzzzz11zzzzzzzzz1 
	Parameter DDR_RST_CKE_ODT_PAR bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzzz1 
	Parameter DDR_AC_CMD_A bound to: 28'bzzzzzz1zzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CMD_B bound to: 28'bzzzzz1zzzzzzzzzzzzzzz1zzzz1z 
	Parameter DDR_AC_CS_A bound to: 28'bzzzzzz1zzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_CS_B bound to: 28'bzzzzz1zzzzzzzzzzzz1zzzzzzzzz 
	Parameter DDR_AC_ADR_A bound to: 28'bzzzzzz1zzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_AC_ADR_B bound to: 28'bzzzzz1zzzzzzzzz1zzzzzzzzzzzz 
	Parameter DDR_DBI_WR bound to: 28'bzzzzzz1zzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_DBI_RD bound to: 28'bzzzzz1zzzzzzzzzz1zzzzzzzzzzz 
	Parameter DDR_AC_CAS_A bound to: 28'bzzzzzz1zzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_CAS_B bound to: 28'bzzzzz1zzzzzzzz1zzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_A bound to: 28'bzzzzzz1zzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RAS_B bound to: 28'bzzzzz1zzzzzzz1zzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_LOW bound to: 28'bzzzzzz1zzzzz1zzzzzzzzzzzzzzz 
	Parameter DDR_AC_RANKSEL_UPP bound to: 28'bzzzzz1zzzzzz1zzzzzzzzzzzzzzz 
	Parameter CONFIGURATION bound to: 28'bzzzz1zz0zzzzzzzzz000zzzzzzzz 
	Parameter DEBUG bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzzz0 
	Parameter ERROR bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzzz1z 
	Parameter WARNING bound to: 28'bzzzz1zz0zzzzzzzzzzz1zzzzz1zz 
	Parameter CAL_DONE bound to: 28'bzzzz1zz0zzzzzzzzzz1zzzzzzzzz 
	Parameter DEBUG_RAM bound to: 28'bzzzz1zz1zzzzzzzzzzzzzzzzzzzz 
	Parameter CAL_DQOUT_PRE bound to: 28'bzzz10zz0zzzzzzzzzzzzz1zzzzzz 
	Parameter CAL_DQOUT_POST bound to: 28'bzzz10zz0zzzzzzzzzzzz1zzzzzzz 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:795]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1380]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_cplx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CPLX_PAT_LENGTH bound to: LONG - type: string 
	Parameter CLK_2TO1 bound to: FALSE - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter IDLE bound to: 4'b0000 
	Parameter INIT bound to: 4'b0001 
	Parameter RD_CAL_WR_START bound to: 4'b0010 
	Parameter RD_CAL_WR_WAIT_DONE bound to: 4'b0011 
	Parameter RD_CAL_RD_START bound to: 4'b0100 
	Parameter RD_CAL_RD_WAIT_DONE bound to: 4'b0101 
	Parameter WR_CAL_WR_START bound to: 4'b0110 
	Parameter WR_CAL_WR_WAIT_DONE bound to: 4'b0111 
	Parameter WR_CAL_DM_START bound to: 4'b1000 
	Parameter WR_CAL_DM_WAIT_DONE bound to: 4'b1001 
	Parameter WR_CAL_RD_START bound to: 4'b1010 
	Parameter WR_CAL_RD_WAIT_DONE bound to: 4'b1011 
	Parameter UPDATE_LOGS bound to: 4'b1100 
	Parameter SEQ_FSM_WIDTH bound to: 4 - type: integer 
	Parameter SEQ_IDLE bound to: 4'b0000 
	Parameter SEQ_INIT_ROW bound to: 4'b0001 
	Parameter SEQ_INIT_COL bound to: 4'b0010 
	Parameter SEQ_ISSUE_ACT bound to: 4'b0011 
	Parameter SEQ_ACT_WAIT bound to: 4'b0100 
	Parameter SEQ_INC_BG bound to: 4'b0101 
	Parameter SEQ_INIT_BG bound to: 4'b0110 
	Parameter SEQ_ISSUE_CAS bound to: 4'b0111 
	Parameter SEQ_GAP_WAIT bound to: 4'b1000 
	Parameter SEQ_CAS_WAIT bound to: 4'b1001 
	Parameter SEQ_INIT_PREA bound to: 4'b1010 
	Parameter SEQ_ISSUE_PREA bound to: 4'b1011 
	Parameter SEQ_PREA_WAIT bound to: 4'b1100 
	Parameter SEQ_INC_PREA bound to: 4'b1101 
	Parameter SEQ_INC_ROW bound to: 4'b1110 
	Parameter SEQ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:160]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:272]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:598]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_cplx_data' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter SHORT_PATTERN_MODE bound to: 1'b0 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 16 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_cplx_data' (205#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:71]
INFO: [Synth 8-4471] merging register 'cplx_PAR_reg[7:0]' into 'cplx_CKE_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-6014] Unused sequential element cplx_PAR_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:817]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '1' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_cplx' (206#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTWRDEL bound to: 5'b01100 
	Parameter ODTWRDUR bound to: 4'b0110 
	Parameter ODTWRODEL bound to: 5'b01001 
	Parameter ODTWRODUR bound to: 4'b0110 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter ODTRDDEL bound to: 5'b10001 
	Parameter ODTRDDUR bound to: 4'b0110 
	Parameter ODTRDODEL bound to: 5'b01001 
	Parameter ODTRDODUR bound to: 4'b0110 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter ODTNOP bound to: 16'b0000000000000000 
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_mc_odt__parameterized0' (206#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:68]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1000]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1001]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_addr_decode' (207#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:89]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_config_rom' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
	Parameter MEM0 bound to: 1 - type: integer 
	Parameter MEM1 bound to: 17 - type: integer 
	Parameter MEM2 bound to: 2 - type: integer 
	Parameter MEM3 bound to: 1 - type: integer 
	Parameter MEM4 bound to: 1 - type: integer 
	Parameter MEM5 bound to: 1 - type: integer 
	Parameter MEM6 bound to: 1 - type: integer 
	Parameter MEM7 bound to: 8 - type: integer 
	Parameter MEM8 bound to: 16 - type: integer 
	Parameter MEM9 bound to: 4 - type: integer 
	Parameter MEM10 bound to: 1 - type: integer 
	Parameter MEM11 bound to: 7 - type: integer 
	Parameter MEM12 bound to: 1 - type: integer 
	Parameter MEM13 bound to: 1 - type: integer 
	Parameter MEM14 bound to: 0 - type: integer 
	Parameter MEM15 bound to: 0 - type: integer 
	Parameter MEM16 bound to: 13'b0101101100100 
	Parameter MEM17 bound to: 13'b0001100000001 
	Parameter MEM18 bound to: 13'b0000000011000 
	Parameter MEM19 bound to: 13'b0001000000000 
	Parameter MEM20 bound to: 13'b0000000000000 
	Parameter MEM21 bound to: 13'b0010000000000 
	Parameter MEM22 bound to: 13'b0100000010100 
	Parameter MEM23 bound to: 1'b0 
	Parameter MEM24 bound to: 3'b001 
	Parameter MEM25 bound to: 1 - type: integer 
	Parameter MEM26 bound to: 1 - type: integer 
	Parameter MEM27 bound to: 1 - type: integer 
	Parameter MEM28 bound to: 0 - type: integer 
	Parameter MEM29 bound to: 1 - type: integer 
	Parameter MEM30 bound to: 1 - type: integer 
	Parameter MEM31 bound to: 1 - type: integer 
	Parameter MEM32 bound to: 1 - type: integer 
	Parameter MEM33 bound to: 1 - type: integer 
	Parameter MEM34 bound to: 0 - type: integer 
	Parameter MEM35 bound to: 2 - type: integer 
	Parameter MEM36 bound to: 0 - type: integer 
	Parameter MEM37 bound to: 2 - type: integer 
	Parameter MEM38 bound to: 1 - type: integer 
	Parameter MEM39 bound to: 20 - type: integer 
	Parameter MEM40 bound to: 4 - type: integer 
	Parameter MEM41 bound to: 4 - type: integer 
	Parameter MEM42 bound to: 4 - type: integer 
	Parameter MEM43 bound to: 41 - type: integer 
	Parameter MEM44 bound to: 0 - type: integer 
	Parameter MEM45 bound to: 1 - type: integer 
	Parameter MEM46 bound to: 0 - type: integer 
	Parameter MEM47 bound to: 1 - type: integer 
	Parameter MEM48 bound to: 79 - type: integer 
	Parameter MEM49 bound to: 0 - type: integer 
	Parameter MEM50 bound to: 1 - type: integer 
	Parameter MEM51 bound to: 0 - type: integer 
	Parameter MEM52 bound to: 0 - type: integer 
	Parameter MEM53 bound to: 0 - type: integer 
	Parameter MEM54 bound to: 0 - type: integer 
	Parameter MEM55 bound to: 0 - type: integer 
	Parameter MEM56 bound to: 0 - type: integer 
	Parameter MEM57 bound to: 0 - type: integer 
	Parameter MEM58 bound to: 0 - type: integer 
	Parameter MEM59 bound to: 0 - type: integer 
	Parameter MEM60 bound to: 0 - type: integer 
	Parameter MEM61 bound to: 0 - type: integer 
	Parameter MEM62 bound to: 0 - type: integer 
	Parameter MEM63 bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_config_rom' (208#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_chipscope_xsdb_slave' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_MAJOR_VERSION bound to: 2017 - type: integer 
	Parameter C_MINOR_VERSION bound to: 1 - type: integer 
	Parameter C_BUILD_REVISION bound to: 0 - type: integer 
	Parameter C_CORE_TYPE bound to: 16'b0000000000001000 
	Parameter C_CORE_MAJOR_VER bound to: 3 - type: integer 
	Parameter C_CORE_MINOR_VER bound to: 0 - type: integer 
	Parameter C_XSDB_SLAVE_TYPE bound to: 16'b0000000010000010 
	Parameter C_NEXT_SLAVE bound to: 16'b0000000000000000 
	Parameter C_CSE_DRV_VER bound to: 16'b0000000000000010 
	Parameter C_USE_TEST_REG bound to: 1 - type: integer 
	Parameter C_PIPE_IFACE bound to: 1 - type: integer 
	Parameter C_CORE_INFO1 bound to: 0 - type: integer 
	Parameter C_CORE_INFO2 bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_chipscope_xsdb_slave' (209#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY_FABRIC bound to: 3000 - type: integer 
	Parameter MAX_DELAY_DBGHUB bound to: 12000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:107]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:108]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:135]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:83]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync' (210#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized0' (210#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized1' (210#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized2' (210#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 12000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized3' (210#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_arbiter' (211#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter START_ADDRESS bound to: 18 - type: integer 
	Parameter SPREAD_SHEET_VERSION bound to: 16'b0000000000000010 
	Parameter RTL_VERSION bound to: 7 - type: integer 
	Parameter MEM_CODE bound to: 0 - type: integer 
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_CONFIGURATION bound to: 1 - type: integer 
	Parameter MEMORY_VOLTAGE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_PLL bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_PLL bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_MMCM bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE_MMCM bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_MMCM bound to: 4 - type: integer 
	Parameter DQBITS bound to: 64 - type: integer 
	Parameter NIBBLE bound to: 16 - type: integer 
	Parameter BITS_PER_BYTE bound to: 8 - type: integer 
	Parameter SLOTS bound to: 0 - type: integer 
	Parameter ABITS bound to: 17 - type: integer 
	Parameter BABITS bound to: 2 - type: integer 
	Parameter BGBITS bound to: 1 - type: integer 
	Parameter CKEBITS bound to: 1 - type: integer 
	Parameter CSBITS bound to: 1 - type: integer 
	Parameter ODTBITS bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 16 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter S_HEIGHT bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 833 - type: integer 
	Parameter DM_DBI_SETTING bound to: 3'b001 
	Parameter BISC_EN bound to: 1 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter REG_CTRL_ON bound to: 0 - type: integer 
	Parameter CA_MIRROR bound to: 0 - type: integer 
	Parameter DQS_GATE bound to: 1 - type: integer 
	Parameter WRLVL bound to: 1 - type: integer 
	Parameter RDLVL bound to: 1 - type: integer 
	Parameter RDLVL_DBI bound to: 0 - type: integer 
	Parameter WR_DQS_DQ bound to: 1 - type: integer 
	Parameter WR_DQS_DM_DBI bound to: 1 - type: integer 
	Parameter WRITE_LAT bound to: 1 - type: integer 
	Parameter RDLVL_COMPLEX bound to: 1 - type: integer 
	Parameter WR_DQS_COMPLEX bound to: 1 - type: integer 
	Parameter DQS_TRACKING bound to: 1 - type: integer 
	Parameter RD_VREF bound to: 0 - type: integer 
	Parameter RD_VREF_PATTERN bound to: 2 - type: integer 
	Parameter WR_VREF bound to: 0 - type: integer 
	Parameter WR_VREF_PATTERN bound to: 2 - type: integer 
	Parameter DQS_SAMPLE_CNT bound to: 20 - type: integer 
	Parameter WRLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter RDLVL_SAMPLE_CNT bound to: 4 - type: integer 
	Parameter COMPLEX_LOOP_CNT bound to: 4 - type: integer 
	Parameter IODELAY_QTR_CK_TAP_CNT bound to: 41 - type: integer 
	Parameter DEBUG_MESSAGES bound to: 1'b0 
	Parameter MR0 bound to: 13'b0101101100100 
	Parameter MR1 bound to: 13'b0001100000001 
	Parameter MR2 bound to: 13'b0000000011000 
	Parameter MR3 bound to: 13'b0001000000000 
	Parameter MR4 bound to: 13'b0000000000000 
	Parameter MR5 bound to: 13'b0010000000000 
	Parameter MR6 bound to: 13'b0100000010100 
	Parameter ODTWR bound to: 16'b0000000000100001 
	Parameter ODTRD bound to: 16'b0000000000000000 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter SLOT0_ODD_CS bound to: 8'b00000000 
	Parameter SLOT1_ODD_CS bound to: 8'b00000000 
	Parameter DDR4_REG_RC03 bound to: 13'b0000000110000 
	Parameter DDR4_REG_RC04 bound to: 13'b0000001000000 
	Parameter DDR4_REG_RC05 bound to: 13'b0000001010000 
	Parameter DDR4_REG_RC3X bound to: 13'b0001100111001 
	Parameter MR0_0 bound to: 9'b101100100 
	Parameter MR0_1 bound to: 9'b000000101 
	Parameter MR1_0 bound to: 9'b100000001 
	Parameter MR1_1 bound to: 9'b000000001 
	Parameter MR2_0 bound to: 9'b000011000 
	Parameter MR2_1 bound to: 9'b000000000 
	Parameter MR3_0 bound to: 9'b000000000 
	Parameter MR3_1 bound to: 9'b000000001 
	Parameter MR4_0 bound to: 9'b000000000 
	Parameter MR4_1 bound to: 9'b000000000 
	Parameter MR5_0 bound to: 9'b000000000 
	Parameter MR5_1 bound to: 9'b000000010 
	Parameter MR6_0 bound to: 9'b000010100 
	Parameter MR6_1 bound to: 9'b000000100 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter mem0_init_0 bound to: 9'b000010010 
	Parameter mem0_init_1 bound to: 9'b000000000 
	Parameter mem0_init_2 bound to: 9'b000000000 
	Parameter mem0_init_3 bound to: 9'b000000010 
	Parameter mem0_init_4 bound to: 9'b000000010 
	Parameter mem0_init_5 bound to: 9'b000000001 
	Parameter mem0_init_6 bound to: 9'b000001000 
	Parameter mem0_init_7 bound to: 9'b000010000 
	Parameter mem0_init_8 bound to: 9'b000001000 
	Parameter mem0_init_9 bound to: 9'b000000001 
	Parameter mem0_init_10 bound to: 9'b000000001 
	Parameter mem0_init_11 bound to: 9'b000000001 
	Parameter mem0_init_12 bound to: 0 - type: integer 
	Parameter mem0_init_13 bound to: 9'b000000000 
	Parameter mem0_init_14 bound to: 9'b000000000 
	Parameter mem0_init_15 bound to: 9'b000000000 
	Parameter mem0_init_16 bound to: 9'b000000000 
	Parameter mem0_init_17 bound to: 9'b000000000 
	Parameter mem0_init_18 bound to: 9'b000000111 
	Parameter mem0_init_19 bound to: 9'b000000000 
	Parameter mem0_init_20 bound to: 9'b000000001 
	Parameter mem0_init_21 bound to: 9'b011010001 
	Parameter mem0_init_22 bound to: 9'b001001001 
	Parameter mem0_init_23 bound to: 9'b000001000 
	Parameter mem0_init_24 bound to: 9'b000010000 
	Parameter mem0_init_25 bound to: 9'b000110010 
	Parameter mem0_init_26 bound to: 9'b001001001 
	Parameter mem0_init_27 bound to: 9'b001001000 
	Parameter mem0_init_28 bound to: 9'b001001001 
	Parameter mem0_init_29 bound to: 9'b010100000 
	Parameter mem0_init_30 bound to: 9'b000000001 
	Parameter mem0_init_31 bound to: 9'b000010100 
	Parameter mem0_init_32 bound to: 9'b000000100 
	Parameter mem0_init_33 bound to: 9'b000000100 
	Parameter mem0_init_34 bound to: 9'b000000100 
	Parameter mem0_init_35 bound to: 9'b000101001 
	Parameter mem0_init_36 bound to: 9'b000000001 
	Parameter mem0_init_37 bound to: 9'b000000000 
	Parameter mem0_init_38 bound to: 9'b000000000 
	Parameter mem0_init_39 bound to: 9'b000000000 
	Parameter mem0_init_40 bound to: 9'b000100001 
	Parameter mem0_init_41 bound to: 9'b000000000 
	Parameter mem0_init_42 bound to: 9'b000000000 
	Parameter mem0_init_43 bound to: 9'b000000000 
	Parameter mem0_init_44 bound to: 9'b000000001 
	Parameter mem0_init_45 bound to: 9'b000000000 
	Parameter mem0_init_46 bound to: 9'b000000001 
	Parameter mem0_init_47 bound to: 9'b000000000 
	Parameter mem0_init_48 bound to: 9'b000000000 
	Parameter mem0_init_49 bound to: 9'b000000000 
	Parameter mem0_init_50 bound to: 9'b000110000 
	Parameter mem0_init_51 bound to: 9'b001000000 
	Parameter mem0_init_52 bound to: 9'b001010000 
	Parameter mem0_init_53 bound to: 9'b100111001 
	Parameter mem0_init_54 bound to: 9'b101100100 
	Parameter mem0_init_55 bound to: 9'b000000101 
	Parameter mem0_init_56 bound to: 9'b100000001 
	Parameter mem0_init_57 bound to: 9'b000000001 
	Parameter mem0_init_58 bound to: 9'b000011000 
	Parameter mem0_init_59 bound to: 9'b000000000 
	Parameter mem0_init_60 bound to: 9'b000000000 
	Parameter mem0_init_61 bound to: 9'b000000001 
	Parameter mem0_init_62 bound to: 9'b000000000 
	Parameter mem0_init_63 bound to: 9'b000000000 
	Parameter mem0_init_64 bound to: 9'b000000000 
	Parameter mem0_init_65 bound to: 9'b000000010 
	Parameter mem0_init_66 bound to: 9'b000010100 
	Parameter mem0_init_67 bound to: 9'b000000100 
	Parameter mem0_init_68 bound to: 9'b000000000 
	Parameter mem0_init_69 bound to: 9'b101000001 
	Parameter mem0_init_70 bound to: 9'b000000001 
	Parameter mem0_init_71 bound to: 9'b000000001 
	Parameter mem0_init_72 bound to: 9'b000000001 
	Parameter mem0_init_73 bound to: 9'b000000100 
	Parameter mem0_init_74 bound to: 9'b000000001 
	Parameter mem0_init_75 bound to: 9'b000000100 
	Parameter mem0_init_76 bound to: 9'b000000001 
	Parameter mem0_init_77 bound to: 9'b000000000 
	Parameter mem0_init_78 bound to: 9'b000000000 
	Parameter mem0_init_79 bound to: 9'b000000000 
	Parameter mem0_init_80 bound to: 9'b000000000 
	Parameter mem0_init_81 bound to: 9'b000000000 
	Parameter mem0_init_82 bound to: 9'b000000000 
	Parameter mem0_init_83 bound to: 9'b000000000 
	Parameter mem0_init_84 bound to: 9'b000000000 
	Parameter mem0_init_85 bound to: 9'b000000000 
	Parameter mem0_init_86 bound to: 9'b000000000 
	Parameter mem0_init_87 bound to: 9'b000000000 
	Parameter mem0_init_88 bound to: 9'b000000000 
	Parameter mem0_init_89 bound to: 9'b000000000 
	Parameter mem0_init_90 bound to: 9'b000000000 
	Parameter mem0_init_91 bound to: 9'b000000000 
	Parameter mem0_init_92 bound to: 9'b000000000 
	Parameter mem0_init_93 bound to: 9'b000000000 
	Parameter mem0_init_94 bound to: 9'b000000000 
	Parameter mem0_init_95 bound to: 9'b000000000 
	Parameter mem0_init_96 bound to: 9'b000000000 
	Parameter mem0_init_97 bound to: 9'b000000000 
	Parameter mem0_init_98 bound to: 9'b000000000 
	Parameter mem0_init_99 bound to: 9'b000000000 
	Parameter mem0_init_100 bound to: 9'b000000000 
	Parameter mem0_init_101 bound to: 9'b000000000 
	Parameter mem0_init_102 bound to: 9'b000000000 
	Parameter mem0_init_103 bound to: 9'b000000000 
	Parameter mem0_init_104 bound to: 9'b000000000 
	Parameter mem0_init_105 bound to: 9'b000000000 
	Parameter mem0_init_106 bound to: 9'b000000000 
	Parameter mem0_init_107 bound to: 9'b000000000 
	Parameter mem0_init_108 bound to: 9'b000000000 
	Parameter mem0_init_109 bound to: 9'b000000000 
	Parameter mem0_init_110 bound to: 9'b000000000 
	Parameter mem0_init_111 bound to: 9'b000000000 
	Parameter mem0_init_112 bound to: 9'b000000000 
	Parameter mem0_init_113 bound to: 9'b000000000 
	Parameter mem0_init_114 bound to: 9'b000000000 
	Parameter mem0_init_115 bound to: 9'b000000000 
	Parameter mem0_init_116 bound to: 9'b000000000 
	Parameter mem0_init_117 bound to: 9'b000000000 
	Parameter mem0_init_118 bound to: 9'b000000000 
	Parameter mem0_init_119 bound to: 9'b000000000 
	Parameter mem0_init_120 bound to: 9'b000000000 
	Parameter mem0_init_121 bound to: 9'b000000000 
	Parameter mem0_init_122 bound to: 9'b000000000 
	Parameter mem0_init_123 bound to: 9'b000000000 
	Parameter mem0_init_124 bound to: 9'b000000000 
	Parameter mem0_init_125 bound to: 9'b000000000 
	Parameter mem0_init_126 bound to: 9'b000000000 
	Parameter mem0_init_127 bound to: 9'b000000000 
	Parameter mem0_init_128 bound to: 9'b000000000 
	Parameter mem0_init_129 bound to: 9'b000000000 
	Parameter mem0_init_130 bound to: 9'b000000000 
	Parameter mem0_init_131 bound to: 9'b000000000 
	Parameter mem0_init_132 bound to: 9'b000000000 
	Parameter mem0_init_133 bound to: 9'b000000000 
	Parameter mem0_init_134 bound to: 9'b000000000 
	Parameter mem0_init_135 bound to: 9'b000000000 
	Parameter mem0_init_136 bound to: 9'b000000000 
	Parameter mem0_init_137 bound to: 9'b000000000 
	Parameter mem0_init_138 bound to: 9'b000000000 
	Parameter mem0_init_139 bound to: 9'b000000000 
	Parameter mem0_init_140 bound to: 9'b000000000 
	Parameter mem0_init_141 bound to: 9'b000000000 
	Parameter mem0_init_142 bound to: 9'b000000000 
	Parameter mem0_init_143 bound to: 9'b000000000 
	Parameter mem0_init_144 bound to: 9'b000000000 
	Parameter mem0_init_145 bound to: 9'b000000000 
	Parameter mem0_init_146 bound to: 9'b000000000 
	Parameter mem0_init_147 bound to: 9'b000000000 
	Parameter mem0_init_148 bound to: 9'b000000000 
	Parameter mem0_init_149 bound to: 9'b000000000 
	Parameter mem0_init_150 bound to: 9'b000000000 
	Parameter mem0_init_151 bound to: 9'b000000000 
	Parameter mem0_init_152 bound to: 9'b000000000 
	Parameter mem0_init_153 bound to: 9'b000000000 
	Parameter mem0_init_154 bound to: 9'b000000000 
	Parameter mem0_init_155 bound to: 9'b000000000 
	Parameter mem0_init_156 bound to: 9'b000000000 
	Parameter mem0_init_157 bound to: 9'b000000000 
	Parameter mem0_init_158 bound to: 9'b000000000 
	Parameter mem0_init_159 bound to: 9'b000000000 
	Parameter mem0_init_160 bound to: 9'b000000000 
	Parameter mem0_init_161 bound to: 9'b000000000 
	Parameter mem0_init_162 bound to: 9'b000000000 
	Parameter mem0_init_163 bound to: 9'b000000000 
	Parameter mem0_init_164 bound to: 9'b000000000 
	Parameter mem0_init_165 bound to: 9'b000000000 
	Parameter mem0_init_166 bound to: 9'b000000000 
	Parameter mem0_init_167 bound to: 9'b000000000 
	Parameter mem0_init_168 bound to: 9'b000000000 
	Parameter mem0_init_169 bound to: 9'b000000000 
	Parameter mem0_init_170 bound to: 9'b000000000 
	Parameter mem0_init_171 bound to: 9'b000000000 
	Parameter mem0_init_172 bound to: 9'b000000000 
	Parameter mem0_init_173 bound to: 9'b000000000 
	Parameter mem0_init_174 bound to: 9'b000000000 
	Parameter mem0_init_175 bound to: 9'b000000000 
	Parameter mem0_init_176 bound to: 9'b000000000 
	Parameter mem0_init_177 bound to: 9'b000000000 
	Parameter mem0_init_178 bound to: 9'b000000000 
	Parameter mem0_init_179 bound to: 9'b000000000 
	Parameter mem0_init_180 bound to: 9'b000000000 
	Parameter mem0_init_181 bound to: 9'b000000000 
	Parameter mem0_init_182 bound to: 9'b000000000 
	Parameter mem0_init_183 bound to: 9'b000000000 
	Parameter mem0_init_184 bound to: 9'b000000000 
	Parameter mem0_init_185 bound to: 9'b000000000 
	Parameter mem0_init_186 bound to: 9'b000000000 
	Parameter mem0_init_187 bound to: 9'b000000000 
	Parameter mem0_init_188 bound to: 9'b000000000 
	Parameter mem0_init_189 bound to: 9'b000000000 
	Parameter mem0_init_190 bound to: 9'b000000000 
	Parameter mem0_init_191 bound to: 9'b000000000 
	Parameter mem0_init_192 bound to: 9'b000000000 
	Parameter mem0_init_193 bound to: 9'b000000000 
	Parameter mem0_init_194 bound to: 9'b000000000 
	Parameter mem0_init_195 bound to: 9'b000000000 
	Parameter mem0_init_196 bound to: 9'b000000000 
	Parameter mem0_init_197 bound to: 9'b000000000 
	Parameter mem0_init_198 bound to: 9'b000000000 
	Parameter mem0_init_199 bound to: 9'b000000000 
	Parameter mem0_init_200 bound to: 9'b000000000 
	Parameter mem0_init_201 bound to: 9'b000000000 
	Parameter mem0_init_202 bound to: 9'b000000000 
	Parameter mem0_init_203 bound to: 9'b000000000 
	Parameter mem0_init_204 bound to: 9'b000000000 
	Parameter mem0_init_205 bound to: 9'b000000000 
	Parameter mem0_init_206 bound to: 9'b000000000 
	Parameter mem0_init_207 bound to: 9'b000000000 
	Parameter mem0_init_208 bound to: 9'b000000000 
	Parameter mem0_init_209 bound to: 9'b000000000 
	Parameter mem0_init_210 bound to: 9'b000000000 
	Parameter mem0_init_211 bound to: 9'b000000000 
	Parameter mem0_init_212 bound to: 9'b000000000 
	Parameter mem0_init_213 bound to: 9'b000000000 
	Parameter mem0_init_214 bound to: 9'b000000000 
	Parameter mem0_init_215 bound to: 9'b000000000 
	Parameter mem0_init_216 bound to: 9'b000000000 
	Parameter mem0_init_217 bound to: 9'b000000000 
	Parameter mem0_init_218 bound to: 9'b000000000 
	Parameter mem0_init_219 bound to: 9'b000000000 
	Parameter mem0_init_220 bound to: 9'b000000000 
	Parameter mem0_init_221 bound to: 9'b000000000 
	Parameter mem0_init_222 bound to: 9'b000000000 
	Parameter mem0_init_223 bound to: 9'b000000000 
	Parameter mem0_init_224 bound to: 9'b000000000 
	Parameter mem0_init_225 bound to: 9'b000000000 
	Parameter mem0_init_226 bound to: 9'b000000000 
	Parameter mem0_init_227 bound to: 9'b000000000 
	Parameter mem0_init_228 bound to: 9'b000000000 
	Parameter mem0_init_229 bound to: 9'b000000000 
	Parameter mem0_init_230 bound to: 9'b000000000 
	Parameter mem0_init_231 bound to: 9'b000000000 
	Parameter mem0_init_232 bound to: 9'b000000000 
	Parameter mem0_init_233 bound to: 9'b000000000 
	Parameter mem0_init_234 bound to: 9'b000000000 
	Parameter mem0_init_235 bound to: 9'b000000000 
	Parameter mem0_init_236 bound to: 9'b000000000 
	Parameter mem0_init_237 bound to: 9'b000000000 
	Parameter mem0_init_238 bound to: 9'b000000000 
	Parameter mem0_init_239 bound to: 9'b000000000 
	Parameter mem0_init_240 bound to: 9'b000000000 
	Parameter mem0_init_241 bound to: 9'b000000000 
	Parameter mem0_init_242 bound to: 9'b000000000 
	Parameter mem0_init_243 bound to: 9'b000000000 
	Parameter mem0_init_244 bound to: 9'b000000000 
	Parameter mem0_init_245 bound to: 9'b000000000 
	Parameter mem0_init_246 bound to: 9'b000000000 
	Parameter mem0_init_247 bound to: 9'b000000000 
	Parameter mem0_init_248 bound to: 9'b000000000 
	Parameter mem0_init_249 bound to: 9'b000000000 
	Parameter mem0_init_250 bound to: 9'b000000000 
	Parameter mem0_init_251 bound to: 9'b000000000 
	Parameter mem0_init_252 bound to: 9'b000000000 
	Parameter mem0_init_253 bound to: 9'b000000000 
	Parameter mem0_init_254 bound to: 9'b000000000 
	Parameter mem0_init_255 bound to: 9'b000000000 
	Parameter INIT_BRAM0 bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101100100100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101100100100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
	Parameter SIZE bound to: 36864 - type: integer 
	Parameter NUM_BRAMS bound to: 1 - type: integer 
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101100100100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_INT bound to: 12 - type: integer 
	Parameter ADDR_MSB bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_bram_tdp' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
	Parameter INIT bound to: 2304'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100000000001000000100000000001000000001000000001101000001000000000000000100000010100000000010000000000000000000000000000000000001000000000000000000000011000000000001100000001000000101101100100100111001001010000001000000000110000000000000000000000000000000000000001000000000000000001000000000000000000000000000000100001000000000000000000000000000000000001000101001000000100000000100000000100000010100000000001010100000001001001001001000001001001000110010000010000000001000001001001011010001000000001000000000000000111000000000000000000000000000000000000000000000000000000000000001000000001000000001000001000000010000000001000000000001000000010000000010000000000000000000000010010 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter PIPELINE_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_bram_tdp' (212#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cfg_mem_mod' (213#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:66]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_xsdb_bram' (214#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal' (215#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_pi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter DBYTES_PI bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter RL bound to: 17 - type: integer 
	Parameter WL bound to: 11 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RDSTAGES bound to: 0 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter SLOT0_CONFIG bound to: 8'b00000001 
	Parameter SLOT1_CONFIG bound to: 8'b00000000 
	Parameter SLOT0_FUNC_CS bound to: 8'b00000001 
	Parameter SLOT1_FUNC_CS bound to: 8'b00000000 
	Parameter REG_CTRL bound to: OFF - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_pi.sv:158]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_rd_en' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter rdcs_msb bound to: 25 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:116]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_rd_en' (216#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_read' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter RL bound to: 17 - type: integer 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter READ_LAT_FIFO_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_read' (217#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_write' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
	Parameter DBAW bound to: 5 - type: integer 
	Parameter DBYTES bound to: 8 - type: integer 
	Parameter MEM bound to: DDR4 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DM_DBI bound to: DM_NODBI - type: string 
	Parameter WL bound to: 11 - type: integer 
	Parameter EARLY_WR_DATA bound to: OFF - type: string 
	Parameter EXTRA_CMD_DELAY bound to: 0 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter TCQ bound to: 0.100000 - type: float 
	Parameter WRQ_MSB bound to: 13 - type: integer 
	Parameter ALL_WR_LATENCY bound to: 11 - type: integer 
	Parameter FABRIC_CASSLOT0 bound to: 0 - type: integer 
	Parameter FABRIC_CASSLOT2 bound to: 1 - type: integer 
	Parameter OFFSET_CASSLOT0 bound to: 3 - type: integer 
	Parameter OFFSET_CASSLOT2 bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_wr_byte' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_wr_bit' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
	Parameter TCQ bound to: 0.100000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_wr_bit' (218#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_wr_byte' (219#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_write.sv:217]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_write' (220#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_write.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_pi' (221#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_pi.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_top' (222#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_ddr4_cal_riu' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:85]
	Parameter TCQ bound to: 100.000000 - type: float 
	Parameter MCS_ECC_ENABLE bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:109]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:110]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:111]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:113]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:116]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:117]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:120]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:167]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_0_microblaze_mcs' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_02d8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_dlmb_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FDS' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (223#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (224#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_dlmb_0' (225#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/synth/bd_02d8_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb' of module 'bd_02d8_dlmb_0' requires 25 connections, but only 24 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:259]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_dlmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask' (226#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (227#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (228#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_dlmb_cntlr_0' (229#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_4/synth/bd_02d8_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_ilmb_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4087' bound to instance 'POR_FF_I' of component 'FDS' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (229#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_ilmb_0' (230#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/synth/bd_02d8_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb' of module 'bd_02d8_ilmb_0' requires 25 connections, but only 24 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:307]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_ilmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized0' (230#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (230#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (230#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_ilmb_cntlr_0' (231#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_5/synth/bd_02d8_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_iomodule_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8315' bound to instance 'U0' of component 'iomodule' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:288]
INFO: [Synth 8-638] synthesizing module 'iomodule' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8800]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8814]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8842]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask' (232#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8148' bound to instance 'pselect_mask_io' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8873]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_pselect_mask__parameterized0' (232#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8163]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6698' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:9005]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 0 - type: integer 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I1' of component 'FIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7538]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (233#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2190]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I2' of component 'FIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I3' of component 'FIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7584]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2162' bound to instance 'FIT_I4' of component 'FIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7607]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I1' of component 'PIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7645]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (234#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3889]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I2' of component 'PIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7683]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I3' of component 'PIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7721]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3859' bound to instance 'PIT_I4' of component 'PIT_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7759]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I1' of component 'GPO_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7786]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (235#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2870]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I2' of component 'GPO_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7805]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I3' of component 'GPO_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7824]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPO_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2846' bound to instance 'GPO_I4' of component 'GPO_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7843]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I1' of component 'GPI_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7865]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (236#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2694]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I2' of component 'GPI_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7880]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I3' of component 'GPI_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7895]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:2679' bound to instance 'GPI_I4' of component 'GPI_Module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7910]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3026' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:7951]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_USE_COMB_MUX bound to: 0 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 65535 - type: integer 
	Parameter C_INTC_POSITIVE bound to: -1 - type: integer 
	Parameter C_INTC_ASYNC_INTR bound to: -65536 - type: integer 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_3_MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:998]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_3_MB_FDR' (237#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:969]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:953' bound to instance 'fdr_i' of component 'MB_FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3755]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (238#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:3070]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (239#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:6901]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (240#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ca2b/hdl/iomodule_v3_1_vh_rfs.vhd:8518]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_iomodule_0_0' (241#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/synth/bd_02d8_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_lmb_bram_I_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02d8_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.0153610000000004 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_lmb_bram_I_0' (252#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_6/synth/bd_02d8_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram_I' of module 'bd_02d8_lmb_bram_I_0' requires 16 connections, but only 14 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:375]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_microblaze_I_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_02d8_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4f30/hdl/microblaze_v10_0_vh_rfs.vhd:157134' bound to instance 'U0' of component 'MicroBlaze' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:807]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_microblaze_I_0' (303#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/synth/bd_02d8_microblaze_I_0.vhd:118]
WARNING: [Synth 8-350] instance 'microblaze_I' of module 'bd_02d8_microblaze_I_0' requires 54 connections, but only 53 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:392]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_rst_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50689' bound to instance 'POR_SRL_I' of component 'SRL16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (303#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (303#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_rst_0_0' (304#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/synth/bd_02d8_rst_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_0' of module 'bd_02d8_rst_0_0' requires 10 connections, but only 8 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:446]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_dlmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized1' (304#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (304#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (304#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_dlmb_cntlr_0' (305#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_7/synth/bd_02d8_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_ilmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3115' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2523' bound to instance 'lmb_mux_I' of component 'lmb_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3462]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2106' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2677]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized2' (305#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (305#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (305#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_ilmb_cntlr_0' (306#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_8/synth/bd_02d8_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_02d8_second_lmb_bram_I_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_02d8_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.8391470000000001 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8_second_lmb_bram_I_0' (307#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_9/synth/bd_02d8_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-350] instance 'second_lmb_bram_I' of module 'bd_02d8_second_lmb_bram_I_0' requires 16 connections, but only 14 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:498]
INFO: [Synth 8-256] done synthesizing module 'bd_02d8' (308#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/synth/bd_02d8.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_microblaze_mcs' (309#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/synth/system_axi_ddr_cntrl_0_microblaze_mcs.v:60]
WARNING: [Synth 8-350] instance 'mcs0' of module 'system_axi_ddr_cntrl_0_microblaze_mcs' requires 40 connections, but only 11 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:222]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4_cal_riu' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/system_axi_ddr_cntrl_0_ddr4_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized4' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized5' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 5000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized6' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 10000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized7' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized8' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
	Parameter SYNC_MTBF bound to: 2 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INSERT_DELAY bound to: 0 - type: integer 
	Parameter MAX_DELAY bound to: 3000 - type: integer 
	Parameter TCQ bound to: 100.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_cal_sync__parameterized9' (310#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_sync.sv:68]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:497]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4_mem_intfc' (311#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi.sv:83]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 6 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_register_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 31 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 65 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_LEN bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 581 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 31 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 65 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 519 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:221]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice' (312#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 581 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized0' (312#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized1' (312#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axic_register_slice__parameterized2' (312#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_register_slice' (313#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_aw_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_translator' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_incr_cmd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:138]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_incr_cmd' (314#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd' (315#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_translator' (316#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wr_cmd_fsm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wr_cmd_fsm' (317#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_aw_channel' (318#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_w_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_3_axi_w_channel does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:108]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_w_channel' (319#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_b_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo' (320#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_b_channel' (321#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_ar_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_translator__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_incr_cmd__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_incr_cmd__parameterized0' (321#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXSIZE bound to: 6 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_wrap_cmd__parameterized0' (321#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_translator__parameterized0' (321#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_fsm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_fsm' (322#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_ar_channel' (323#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_r_channel' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 513 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 513 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized0' (323#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_fifo__parameterized1' (323#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_r_channel' (324#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr4_v2_2_3_axi_cmd_arbiter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi_cmd_arbiter' (325#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr4_v2_2_3_axi' (326#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi.sv:83]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0_ddr4' (327#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0_ddr4.sv:158]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_0' (328#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ip_top/system_axi_ddr_cntrl_0.sv:73]
WARNING: [Synth 8-350] instance 'axi_ddr_cntrl' of module 'system_axi_ddr_cntrl_0' requires 81 connections, but only 60 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9859]
INFO: [Synth 8-638] synthesizing module 'system_axi_ddr_cntrl_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/synth/system_axi_ddr_cntrl_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/synth/system_axi_ddr_cntrl_rstgen_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ddr_cntrl_rstgen_0' (329#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/synth/system_axi_ddr_cntrl_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'axi_ddr_cntrl_rstgen' of module 'system_axi_ddr_cntrl_rstgen_0' requires 10 connections, but only 6 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9920]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/synth/system_axi_ethernet_0.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_55cd' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_c_counter_binary_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_5/synth/bd_55cd_c_counter_binary_0_0.vhd:68]
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_RESTRICT_COUNT bound to: 1 - type: integer 
	Parameter C_COUNT_TO bound to: 1100000000000000000000 - type: string 
	Parameter C_COUNT_BY bound to: 1 - type: string 
	Parameter C_COUNT_MODE bound to: 0 - type: integer 
	Parameter C_THRESH0_VALUE bound to: 1100000000000000000000 - type: string 
	Parameter C_CE_OVERRIDES_SYNC bound to: 0 - type: integer 
	Parameter C_HAS_THRESH0 bound to: 1 - type: integer 
	Parameter C_HAS_LOAD bound to: 0 - type: integer 
	Parameter C_LOAD_LOW bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_FB_LATENCY bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_11' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ffc8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2130' bound to instance 'U0' of component 'c_counter_binary_v12_0_11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_5/synth/bd_55cd_c_counter_binary_0_0.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_c_counter_binary_0_0' (337#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_5/synth/bd_55cd_c_counter_binary_0_0.vhd:68]
WARNING: [Synth 8-350] instance 'c_counter_binary_0' of module 'bd_55cd_c_counter_binary_0_0' requires 4 connections, but only 3 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:324]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_c_shift_ram_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_4/synth/bd_55cd_c_shift_ram_0_0.vhd:69]
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_SHIFT_TYPE bound to: 0 - type: integer 
	Parameter C_OPT_GOAL bound to: 0 - type: integer 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_A bound to: 0 - type: integer 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_REG_LAST_BIT bound to: 1 - type: integer 
	Parameter C_SYNC_PRIORITY bound to: 1 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 1 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_shift_ram_v12_0_11' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/7c1c/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2590' bound to instance 'U0' of component 'c_shift_ram_v12_0_11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_4/synth/bd_55cd_c_shift_ram_0_0.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_c_shift_ram_0_0' (341#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_4/synth/bd_55cd_c_shift_ram_0_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_eth_buf_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.vhd:166]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_TXMEM bound to: 8192 - type: integer 
	Parameter C_TEMAC_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_RXMEM bound to: 8192 - type: integer 
	Parameter C_TXCSUM bound to: 2 - type: integer 
	Parameter C_RXCSUM bound to: 2 - type: integer 
	Parameter C_PHYADDR bound to: 1 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_STATS bound to: 1 - type: integer 
	Parameter C_PHY_TYPE bound to: 4 - type: integer 
	Parameter C_TYPE bound to: 1 - type: integer 
	Parameter C_TXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_RXVLAN_TRAN bound to: 0 - type: integer 
	Parameter C_TXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_RXVLAN_TAG bound to: 0 - type: integer 
	Parameter C_TXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_RXVLAN_STRP bound to: 0 - type: integer 
	Parameter C_MCAST_EXTEND bound to: 0 - type: integer 
	Parameter C_ENABLE_LVDS bound to: 1 - type: integer 
	Parameter C_ENABLE_1588 bound to: 0 - type: integer 
	Parameter C_SIMULATION bound to: 0 - type: integer 
	Parameter C_PHY_RST_COUNT bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'axi_ethernet_buffer_v2_0_17' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c76a/hdl/axi_ethernet_buffer_v2_0_rfs.vhd:31906' bound to instance 'U0' of component 'axi_ethernet_buffer_v2_0_17' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.vhd:431]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 42 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 262143 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (356#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (357#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (358#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper' (362#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized0' (362#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized1' (392#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_wrapper__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_wrapper__parameterized2' (393#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9340/hdl/lib_bmg_v1_0_rfs.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_eth_buf_0' (398#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.vhd:166]
WARNING: [Synth 8-350] instance 'eth_buf' of module 'bd_55cd_eth_buf_0' requires 102 connections, but only 97 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:334]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_mac_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_mac_0_block' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_block.v:113]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_mac_0_axi4_lite_ipif_wrapper' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_mac_0_axi4_lite_ipif_top' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_axi4_lite_ipif_top.vhd:107]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_RANGE_SIZE bound to: 32'b00000000000000000000011111111111 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 2047 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (398#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (398#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (398#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_mac_0_axi4_lite_ipif_top' (399#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_axi4_lite_ipif_top.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_mac_0_axi4_lite_ipif_wrapper' (400#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_axi4_lite_ipif_wrapper.v:75]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_mac_0_vector_decode' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/statistics/bd_55cd_mac_0_vector_decode.v:70]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_mac_0_vector_decode' (401#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/statistics/bd_55cd_mac_0_vector_decode.v:70]
INFO: [Synth 8-638] synthesizing module 'LUT4' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (417#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (417#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (417#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (417#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (417#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25570]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D' (430#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized0' (430#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'RAM64X1D__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-256] done synthesizing module 'RAM64X1D__parameterized1' (431#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44541]
INFO: [Synth 8-638] synthesizing module 'LUT3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3' (432#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (432#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (432#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (432#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25528]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (433#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_mac_0_block' (437#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_block.v:113]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_mac_0' (438#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.v:66]
WARNING: [Synth 8-350] instance 'mac' of module 'bd_55cd_mac_0' requires 57 connections, but only 54 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:432]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.v:98]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_support' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_support.v:66]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_block' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:95]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_reset_wtd_timer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_reset_wtd_timer.v:66]
	Parameter WAIT_TIME bound to: 24'b010110010110100000101111 
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_reset_wtd_timer' (439#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_reset_wtd_timer.v:66]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_sync_block' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sync_block.v:62]
	Parameter INITIALISE bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'FD' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (440#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_sync_block' (441#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sync_block.v:62]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_sgmii_adapt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_sgmii_adapt.v:124]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_reset_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_reset_sync.v:62]
	Parameter INITIALISE bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'FDP' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3891]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDP' (442#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3891]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_reset_sync' (443#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_reset_sync.v:62]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_clk_gen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_johnson_cntr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_johnson_cntr' (444#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_johnson_cntr.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_clk_gen' (445#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_clk_gen.v:83]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_tx_rate_adapt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_tx_rate_adapt' (446#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_tx_rate_adapt.v:72]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_rx_rate_adapt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_rx_rate_adapt' (447#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_rx_rate_adapt.v:79]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_sgmii_adapt' (448#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_adapt/bd_55cd_pcs_pma_0_sgmii_adapt.v:124]
WARNING: [Synth 8-350] instance 'bd_55cd_pcs_pma_0_core' of module 'gig_ethernet_pcs_pma_v16_1_2' requires 94 connections, but only 76 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_lvds_transceiver_ser8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_lvds_transceiver_ser8.v:61]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_serdes_1_to_10_ser8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_1_to_10_ser8.v:56]
	Parameter REF_FREQ bound to: 625.000000 - type: float 
	Parameter BIT_TIME bound to: 800 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_delay_controller_wrap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:59]
	Parameter S bound to: 4 - type: integer 
WARNING: [Synth 8-151] case item 7'b1000000 is unreachable [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:395]
WARNING: [Synth 8-151] case item 7'b1100000 is unreachable [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:395]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_delay_controller_wrap' (459#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:59]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_gearbox_4_to_10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_gearbox_4_to_10.v:58]
	Parameter D bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32X1D' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44232]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32X1D' (460#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44232]
INFO: [Synth 8-638] synthesizing module 'RAM32M__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'RAM32M__parameterized0' (460#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:44126]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_gearbox_4_to_10' (461#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_gearbox_4_to_10.v:58]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_DIFF_OUT' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19536]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_DIFF_OUT' (462#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19536]
INFO: [Synth 8-638] synthesizing module 'IDELAYE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21603]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter DELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE3' (463#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21603]
INFO: [Synth 8-638] synthesizing module 'ISERDESE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25093]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter FIFO_ENABLE bound to: FALSE - type: string 
	Parameter FIFO_SYNC_MODE bound to: FALSE - type: string 
	Parameter IDDR_MODE bound to: FALSE - type: string 
	Parameter IS_CLK_B_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE3' (464#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25093]
WARNING: [Synth 8-350] instance 'iserdes_m' of module 'ISERDESE3' requires 10 connections, but only 9 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_1_to_10_ser8.v:245]
WARNING: [Synth 8-350] instance 'iserdes_s' of module 'ISERDESE3' requires 10 connections, but only 9 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_1_to_10_ser8.v:286]
INFO: [Synth 8-638] synthesizing module 'ODELAYE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30803]
	Parameter CASCADE bound to: NONE - type: string 
	Parameter DELAY_FORMAT bound to: TIME - type: string 
	Parameter DELAY_TYPE bound to: FIXED - type: string 
	Parameter DELAY_VALUE bound to: 800 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODELAYE3' (465#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30803]
INFO: [Synth 8-638] synthesizing module 'IDELAYE3__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21603]
	Parameter CASCADE bound to: MASTER - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter DELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter LOOPBACK bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE3__parameterized0' (465#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21603]
INFO: [Synth 8-638] synthesizing module 'ODELAYE3__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30803]
	Parameter CASCADE bound to: SLAVE_END - type: string 
	Parameter DELAY_FORMAT bound to: COUNT - type: string 
	Parameter DELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter DELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REFCLK_FREQUENCY bound to: 312.500000 - type: float 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
	Parameter UPDATE_MODE bound to: ASYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODELAYE3__parameterized0' (465#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30803]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_serdes_1_to_10_ser8' (466#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_1_to_10_ser8.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_decode_8b10b_lut_base' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:65]
	Parameter C_HAS_CODE_ERR bound to: 1 - type: integer 
	Parameter C_HAS_DISP_ERR bound to: 1 - type: integer 
	Parameter C_HAS_DISP_IN bound to: 0 - type: integer 
	Parameter C_HAS_ND bound to: 0 - type: integer 
	Parameter C_HAS_SYM_DISP bound to: 0 - type: integer 
	Parameter C_HAS_RUN_DISP bound to: 1 - type: integer 
	Parameter C_SINIT_DOUT bound to: 8'b00000000 
	Parameter C_SINIT_KOUT bound to: 0 - type: integer 
	Parameter C_SINIT_RUN_DISP bound to: 0 - type: integer 
	Parameter neg bound to: 3'b001 
	Parameter pos bound to: 3'b010 
	Parameter zero bound to: 3'b000 
	Parameter invalid bound to: 3'b111 
	Parameter specneg bound to: 3'b110 
	Parameter specpos bound to: 3'b101 
	Parameter DEFAULTB5 bound to: 5'b11111 
	Parameter DEFAULTB3 bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:368]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:508]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:815]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_decode_8b10b_lut_base' (467#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_decode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_encode_8b10b_lut_base' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:65]
	Parameter C_HAS_DISP_IN bound to: 1 - type: integer 
	Parameter C_HAS_FORCE_CODE bound to: 0 - type: integer 
	Parameter C_FORCE_CODE_VAL bound to: 10'b1010101010 
	Parameter C_FORCE_CODE_DISP bound to: 1 - type: integer 
	Parameter C_HAS_ND bound to: 0 - type: integer 
	Parameter C_HAS_KERR bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:233]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:453]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:501]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:599]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_encode_8b10b_lut_base' (468#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_encode_8b10b_lut_base.v:65]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_serdes_10_to_1_ser8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_10_to_1_ser8.v:56]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_gearbox_10_to_4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_gearbox_10_to_4.v:56]
	Parameter D bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_gearbox_10_to_4' (469#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_gearbox_10_to_4.v:56]
INFO: [Synth 8-638] synthesizing module 'OSERDESE3' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31306]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter ODDR_MODE bound to: FALSE - type: string 
	Parameter OSERDES_D_BYPASS bound to: FALSE - type: string 
	Parameter OSERDES_T_BYPASS bound to: FALSE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE3' (470#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:31306]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_serdes_10_to_1_ser8' (471#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_serdes_10_to_1_ser8.v:56]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_lvds_transceiver_ser8' (472#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_lvds_transceiver_ser8.v:61]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_block' (473#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:95]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_sgmii_phy_clk_gen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sgmii_phy_clk_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (474#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19906]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 2.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 1.600000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV__parameterized1' (474#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25948]
INFO: [Synth 8-638] synthesizing module 'BUFGCE_DIV' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:643]
	Parameter BUFGCE_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE_DIV' (475#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:643]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_idelayctrl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_idelayctrl.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_idelayctrl' (476#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_idelayctrl.v:65]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_sgmii_phy_clk_gen' (477#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sgmii_phy_clk_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_pcs_pma_0_sgmii_phy_reset_gen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sgmii_phy_reset_gen.v:60]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sgmii_phy_reset_gen.v:68]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_sgmii_phy_reset_gen' (478#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_sgmii_phy_reset_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0_support' (479#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_support.v:66]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_pcs_pma_0' (480#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.v:98]
WARNING: [Synth 8-350] instance 'pcs_pma' of module 'bd_55cd_pcs_pma_0' requires 43 connections, but only 39 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:487]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_util_vector_logic_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_7/synth/bd_55cd_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (481#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_util_vector_logic_0_0' (482#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_7/synth/bd_55cd_util_vector_logic_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_xlconstant_0_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_6/synth/bd_55cd_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (483#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_xlconstant_0_0' (484#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_6/synth/bd_55cd_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_55cd_xlconstant_phyadd_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_3/synth/bd_55cd_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant__parameterized0' (484#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd_xlconstant_phyadd_0' (485#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_3/synth/bd_55cd_xlconstant_phyadd_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'bd_55cd' (486#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/synth/bd_55cd.v:10]
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_0' (487#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/synth/system_axi_ethernet_0.v:59]
WARNING: [Synth 8-350] instance 'axi_ethernet' of module 'system_axi_ethernet_0' requires 64 connections, but only 57 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9927]
INFO: [Synth 8-638] synthesizing module 'system_axi_ethernet_dma_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/synth/system_axi_ethernet_dma_0.vhd:170]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21505' bound to instance 'U0' of component 'axi_dma' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/synth/system_axi_ethernet_dma_0.vhd:460]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (487#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (488#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 10 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (489#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (490#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (491#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (492#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (493#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_sg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:28743]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_DESC_UPDATE bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTRPT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20306]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_sm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18546]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18673]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_sm' (494#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:18546]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_pntr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19530]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_pntr' (495#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19530]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_cmdsts_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19941]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_cmdsts_if' (496#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19941]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_mngr' (497#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20306]
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_q_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:22904]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_FETCH bound to: 13 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_SG_CH1_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_SG_CH2_ENBL_STALE_ERROR bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_ACTUAL_ADDR bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_ftch_queue' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21326]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_FTCH_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_FETCH bound to: 13 - type: integer 
	Parameter C_SG2_WORDS_TO_FETCH bound to: 8 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_CDMA bound to: 0 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21393]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21430]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21436]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21643]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21647]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21659]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21663]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cntrl_strm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20677]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 0 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4224 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (498#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (498#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4224 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (499#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (500#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (500#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (501#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (501#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (501#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (502#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (503#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (504#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cntrl_strm' (505#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:20677]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21800]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21804]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21816]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21820]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_queue' (506#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:21326]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'FLOP_FOR_NOQUEUE.data_concat_tlast_reg' into 'FLOP_FOR_NOQUEUE.data_concat_valid_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:23245]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_ftch_q_mngr' (507#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:22904]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25084]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_sm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:24172]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH1_FIRST_UPDATE_WORD bound to: 7 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
	Parameter C_SG_CH2_FIRST_UPDATE_WORD bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_sm' (508#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:24172]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_cmdsts_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:23861]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_cmdsts_if' (509#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:23861]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_mngr' (510#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25084]
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_q_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27305]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_CH1_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG_CH2_WORDS_TO_UPDATE bound to: 6 - type: integer 
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_updt_queue' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25435]
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_UPDT_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_SG_UPDT_DESC2QUEUE bound to: 4 - type: integer 
	Parameter C_SG_WORDS_TO_UPDATE bound to: 1 - type: integer 
	Parameter C_SG2_WORDS_TO_UPDATE bound to: 6 - type: integer 
	Parameter C_AXIS_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (511#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 12 - type: integer 
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (512#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (513#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (514#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_queue' (515#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:25435]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_updt_q_mngr' (516#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27305]
INFO: [Synth 8-638] synthesizing module 'axi_sg_intrpt' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27909]
	Parameter C_INCLUDE_CH1 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_intrpt' (517#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:27909]
INFO: [Synth 8-638] synthesizing module 'axi_sg_datamover' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:17740]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_mm2s_basic_wrap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:15579]
	Parameter C_INCLUDE_MM2S bound to: 2 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 0 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:303]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:337]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:340]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:343]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_reset' (518#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:303]
INFO: [Synth 8-638] synthesizing module 'axi_sg_cmd_status' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2686]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo' (519#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized0' (519#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_cmd_status' (520#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rd_status_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7092]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rd_status_cntl' (521#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7092]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7565]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc' (522#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:7565]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl' (523#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_rddata_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:5479]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_rddata_cntl' (524#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:5479]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_mm2s_basic_wrap' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:15579]
INFO: [Synth 8-638] synthesizing module 'axi_sg_s2mm_basic_wrap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:16509]
	Parameter C_INCLUDE_S2MM bound to: 2 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 0 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_wr_status_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13566]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 3 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized1' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_sg_fifo__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 3 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_fifo__parameterized2' (525#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wr_status_cntl' (526#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:13566]
INFO: [Synth 8-638] synthesizing module 'axi_sg_scc_wr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:9825]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_EXTRA_FIELD bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_scc_wr' (527#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:9825]
INFO: [Synth 8-638] synthesizing module 'axi_sg_addr_cntl__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
	Parameter C_ADDR_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_addr_cntl__parameterized0' (527#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:4551]
INFO: [Synth 8-638] synthesizing module 'axi_sg_wrdata_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:11529]
	Parameter C_REALIGNER_INCLUDED bound to: 0 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_sg_wrdata_cntl' (528#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:11529]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_s2mm_basic_wrap' (529#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:16509]
INFO: [Synth 8-256] done synthesizing module 'axi_sg_datamover' (530#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:17740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_sg' (531#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:28743]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sm' (532#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13094]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sg_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (532#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (532#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (532#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sg_if' (533#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:12176]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (534#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13686]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (535#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14001]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (536#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:14903]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (537#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:11173]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sm' (538#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:17459]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sg_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sg_if' (539#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:15858]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 8 - type: integer 
	Parameter C_INCLUDE_SG bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 1 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (540#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18506]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (541#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18936]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_strm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:19238]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_ENABLE_SKID bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (541#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (541#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (541#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_strm' (542#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:19238]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (543#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:20241]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 14 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (544#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (545#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (545#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (546#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (547#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (548#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (548#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (549#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (549#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (549#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (549#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (549#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (550#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (551#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 31 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (551#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (551#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (551#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (551#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_DRE_IS_USED bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 12 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4992 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (552#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized0' (552#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized1' (552#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (552#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (553#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (554#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30461]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29948]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29964]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (555#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:29948]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30095]
	Parameter C_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (556#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30095]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35926]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:35973]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36020]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (557#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:30461]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (558#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:19498]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 14 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized8' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized8' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized8' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (559#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:17703]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 16 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc__parameterized0' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 1 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized9' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized9' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized9' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (560#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_dre' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36561]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:41819]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42047]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42094]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42141]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_dre' (561#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:36561]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 2 - type: integer 
	Parameter C_BTT_USED bound to: 14 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (562#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:42601]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (563#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44161]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
	Parameter C_DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (564#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:44850]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 9 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized10' (564#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized10' (564#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized10' (564#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (564#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (565#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:45111]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47503]
INFO: [Synth 8-4471] merging register 'sig_sm_pop_cmd_fifo_reg' into 'sig_sm_ld_dre_cmd_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47319]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:47004]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_sf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:22111]
	Parameter C_WR_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2619]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4352 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 123 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 123 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4352 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 34 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 34 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 34 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 34 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 34 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (566#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1270]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1277]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1146]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1145]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1193]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1192]
INFO: [Synth 8-226] default block is never used [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1204]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1203]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1242]
WARNING: [Synth 8-567] referenced signal 'gen_fwft.curr_fwft_state' should be on the sensitivity list [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1249]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1259]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base__parameterized1' (566#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync__parameterized3' (566#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized11' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized11' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized11' (566#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_sf' (567#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:22111]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (567#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 0 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 14 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (568#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (569#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (570#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18996]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (571#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:49990]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (572#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:22410]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:22383]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (573#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:21849]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_axi_ethernet_dma_0' (574#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/synth/system_axi_ethernet_dma_0.vhd:170]
WARNING: [Synth 8-350] instance 'axi_ethernet_dma' of module 'system_axi_ethernet_dma_0' requires 106 connections, but only 105 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:9985]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:90]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:181]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized0' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized1' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized2' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized3' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized4' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized5' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized6' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized7' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized8' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized9' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized10' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized11' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized12' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized13' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized14' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized15' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized16' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized17' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized18' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized19' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized20' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (575#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (576#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 32 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (577#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (578#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c450/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/synth/system_axi_gpio_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'system_axi_iic_main_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'axi_iic' declared at 'e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6799' bound to instance 'U0' of component 'axi_iic' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:179]
INFO: [Synth 8-638] synthesizing module 'axi_iic' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'iic' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000000100000000000000000000000000010010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized21' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 7 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b001000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized22' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized23' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized24' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized25' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized26' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized27' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized28' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized29' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b00111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized30' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized31' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized32' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized33' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized34' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized35' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized36' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized37' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b01111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized38' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized39' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 5 - type: integer 
	Parameter C_BAR bound to: 5'b10001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized40' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 256'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized0' (579#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_soft_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_soft_reset' (580#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (581#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5661]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
	Parameter C_TX_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_TX_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_RC_FIFO_EXIST bound to: 1 - type: bool 
	Parameter C_RC_FIFO_BITS bound to: 4 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_GPO_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_NUM_IIC_REGS bound to: 18 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (582#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'filter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
	Parameter SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter SDA_INERTIAL_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
	Parameter C_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_DEFAULT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'debounce' (583#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:1307]
INFO: [Synth 8-256] done synthesizing module 'filter' (584#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:4985]
INFO: [Synth 8-638] synthesizing module 'iic_control' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
	Parameter C_SCL_INERTIAL_DELAY bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_IIC_FREQ bound to: 100000 - type: integer 
	Parameter C_SIZE bound to: 10 - type: integer 
	Parameter C_TEN_BIT_ADR bound to: 0 - type: integer 
	Parameter C_SDA_LEVEL bound to: 1 - type: integer 
	Parameter C_SMBUS_PMBUS_HOST bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n' (585#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-638] synthesizing module 'shift8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-256] done synthesizing module 'shift8' (586#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:897]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
	Parameter C_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_upcnt_n__parameterized0' (586#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:740]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (587#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:2908]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_SRL_FIFO' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951' bound to instance 'Data_Exists_DFF' of component 'FDR' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:543]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (588#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (589#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (590#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE' (591#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964' bound to instance 'FDRE_I' of component 'FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:573]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26636' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:560]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:52717' bound to instance 'XORCY_I' of component 'XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:567]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_SRL_FIFO' (592#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (593#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:5204]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_18_SRL_FIFO__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
	Parameter C_DATA_BITS bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_18_SRL_FIFO__parameterized0' (593#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'iic' (594#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6187]
INFO: [Synth 8-256] done synthesizing module 'axi_iic' (595#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/4185/hdl/axi_iic_v2_0_vh_rfs.vhd:6870]
INFO: [Synth 8-256] done synthesizing module 'system_axi_iic_main_0' (596#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/synth/system_axi_iic_main_0.vhd:91]
WARNING: [Synth 8-350] instance 'axi_iic_main' of module 'system_axi_iic_main_0' requires 27 connections, but only 26 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10118]
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/synth/system_axi_intc_0.vhd:85]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111110000010000010000 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111101000111100010 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_intc' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -64496 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -11806 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'intc_core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 16 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -64496 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -11806 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'intc_core' (597#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized41' (597#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (597#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (597#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (597#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (598#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cf04/hdl/axi_intc_v4_1_vh_rfs.vhd:3769]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0' (599#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/synth/system_axi_intc_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_axi_mem_interconnect_0' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:14590]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_R61KWR' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1338]
INFO: [Synth 8-638] synthesizing module 'system_auto_cc_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_AWID_RIGHT bound to: 60 - type: integer 
	Parameter C_AWID_WIDTH bound to: 4 - type: integer 
	Parameter C_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 64 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 65 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_WID_RIGHT bound to: 577 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 577 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 577 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 4 - type: integer 
	Parameter C_B_WIDTH bound to: 6 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_ARID_RIGHT bound to: 60 - type: integer 
	Parameter C_ARID_WIDTH bound to: 4 - type: integer 
	Parameter C_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 64 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_RID_RIGHT bound to: 515 - type: integer 
	Parameter C_RID_WIDTH bound to: 4 - type: integer 
	Parameter C_R_WIDTH bound to: 519 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter C_S_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter INIT bound to: 2'b00 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter' (600#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_S_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_MODE bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter INIT bound to: 2'b00 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized0' (600#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_S_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_M_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter INIT bound to: 2'b00 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized1' (600#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 519 - type: integer 
	Parameter C_S_ACLK_RATIO bound to: 3 - type: integer 
	Parameter C_M_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_MODE bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter INIT bound to: 2'b00 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized2' (600#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sample_cycle_ratio' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter P_DELAY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sample_cycle_ratio' (601#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axi_clock_converter' (602#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'system_auto_cc_0' (603#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_cc_0/synth/system_auto_cc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'system_auto_cc_0' requires 82 connections, but only 80 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1661]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_R61KWR' (604#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:1338]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_NYY8AY' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4691]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_0/synth/system_auto_us_df_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b0 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 4 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 2 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 16 - type: integer 
	Parameter P_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_NUM_BUF bound to: 32 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 5 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 30 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 576 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 16 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 4 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 67 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9030]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_1' requires 63 connections, but only 59 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (605#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized0' (605#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized1' (605#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized2' (605#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized3' (605#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized4' (605#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (606#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 63 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (607#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice' (608#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo' (609#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer' (610#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b0 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 4 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 2 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 16 - type: integer 
	Parameter P_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_BUF_LIMIT bound to: 7 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 8192 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 13 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 1024 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 10 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 4096 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 12 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 16 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 2 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 2 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 31 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 23 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 61 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB18E1' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 2 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1' (611#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11759]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11919]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12117]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12196]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12263]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11969]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12166]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized0' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized5' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized6' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized7' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized8' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized0' (612#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer' (613#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top' (614#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_0' (615#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_0/synth/system_auto_us_df_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_0' requires 72 connections, but only 70 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4974]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_NYY8AY' (616#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:4691]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1WTPGKB' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5193]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_1/synth/system_auto_us_df_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized9' (616#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized1' (616#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized0' (616#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized0' (616#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_1' (617#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_1/synth/system_auto_us_df_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_1' requires 34 connections, but only 33 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5332]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1WTPGKB' (618#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5193]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1M7AY21' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5368]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_2/synth/system_auto_us_df_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_2' (619#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_2/synth/system_auto_us_df_2.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_2' requires 72 connections, but only 70 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5635]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1M7AY21' (620#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5368]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_ZFB4VS' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5708]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_3/synth/system_auto_us_df_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_3' (621#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_3/synth/system_auto_us_df_3.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_3' requires 34 connections, but only 33 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5839]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_ZFB4VS' (622#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5708]
INFO: [Synth 8-638] synthesizing module 's04_couplers_imp_105UVIL' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5875]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_4/synth/system_auto_us_df_4.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 16 - type: integer 
	Parameter C_RATIO_LOG bound to: 4 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized2' (622#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized1 does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized1' (622#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized1' (622#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_4' (623#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_4/synth/system_auto_us_df_4.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_4' requires 40 connections, but only 39 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6030]
INFO: [Synth 8-256] done synthesizing module 's04_couplers_imp_105UVIL' (624#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:5875]
INFO: [Synth 8-638] synthesizing module 's05_couplers_imp_C9WPEK' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6072]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_15_axi_protocol_converter' (625#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ff69/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (626#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_5/synth/system_auto_us_df_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_5' (627#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_5/synth/system_auto_us_df_5.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_5' requires 72 connections, but only 70 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6391]
INFO: [Synth 8-256] done synthesizing module 's05_couplers_imp_C9WPEK' (628#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6072]
INFO: [Synth 8-638] synthesizing module 's06_couplers_imp_1NI8A6' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6464]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (629#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_df_6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_6/synth/system_auto_us_df_6.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_df_6' (630#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_6/synth/system_auto_us_df_6.v:58]
WARNING: [Synth 8-350] instance 'auto_us_df' of module 'system_auto_us_df_6' requires 72 connections, but only 70 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6783]
INFO: [Synth 8-256] done synthesizing module 's06_couplers_imp_1NI8A6' (631#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6464]
INFO: [Synth 8-638] synthesizing module 's07_couplers_imp_1BM7TVJ' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6856]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_cc_df_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/synth/system_auto_us_cc_df_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b1 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sample_cycle_ratio__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter P_DELAY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sample_cycle_ratio__parameterized0' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:359]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 8 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 3 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 8 - type: integer 
	Parameter P_RATIO_LOG bound to: 3 - type: integer 
	Parameter P_NUM_BUF bound to: 8 - type: integer 
	Parameter P_BUF_LIMIT bound to: 7 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 3 - type: integer 
	Parameter P_M_RBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_RBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_S_RBUFFER_DEPTH bound to: 4096 - type: integer 
	Parameter P_S_RBUFFER_DEPTH_LOG bound to: 12 - type: integer 
	Parameter P_M_RBUFFER_WORDS bound to: 64 - type: integer 
	Parameter P_M_RBUFFER_WORDS_LOG bound to: 6 - type: integer 
	Parameter P_S_RBUFFER_WORDS bound to: 512 - type: integer 
	Parameter P_S_RBUFFER_WORDS_LOG bound to: 9 - type: integer 
	Parameter P_M_RBUFFER_BYTES bound to: 4096 - type: integer 
	Parameter P_M_RBUFFER_BYTES_LOG bound to: 12 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NUM_RAMB bound to: 16 - type: integer 
	Parameter P_S_RAMB_WIDTH bound to: 4 - type: integer 
	Parameter P_S_RAMB_PWIDTH bound to: 4 - type: integer 
	Parameter P_S_CMD_WIDTH bound to: 31 - type: integer 
	Parameter P_M_CMD_WIDTH bound to: 23 - type: integer 
	Parameter P_ARFIFO_WIDTH bound to: 61 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAMB18E1__parameterized0' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 18'b000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: PERFORMANCE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: NONE - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 18'b000000000000000000 
	Parameter SRVAL_B bound to: 18'b000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB18E1__parameterized0' (631#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:48854]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11759]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11919]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12117]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12263]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11969]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12166]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_r_upsizer_pktfifo__parameterized0' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:11248]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized1' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized10' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized11' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized3' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized2' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized2' (631#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_cc_df_0' (632#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/synth/system_auto_us_cc_df_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'system_auto_us_cc_df_0' requires 36 connections, but only 34 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6983]
INFO: [Synth 8-256] done synthesizing module 's07_couplers_imp_1BM7TVJ' (633#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:6856]
INFO: [Synth 8-638] synthesizing module 's08_couplers_imp_AE9DQD' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7020]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_cc_df_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/synth/system_auto_us_cc_df_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b1 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_CLK_CONV bound to: 1'b1 
	Parameter C_S_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_RATIO_LOG bound to: 3 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_SI_BYTES bound to: 8 - type: integer 
	Parameter P_MI_BYTES bound to: 64 - type: integer 
	Parameter P_MAX_BYTES bound to: 128 - type: integer 
	Parameter P_SI_SIZE bound to: 3 - type: integer 
	Parameter P_MI_SIZE bound to: 6 - type: integer 
	Parameter P_RATIO bound to: 8 - type: integer 
	Parameter P_RATIO_LOG bound to: 3 - type: integer 
	Parameter P_NUM_BUF bound to: 16 - type: integer 
	Parameter P_NUM_BUF_LOG bound to: 4 - type: integer 
	Parameter P_AWFIFO_TRESHOLD bound to: 14 - type: integer 
	Parameter P_M_WBUFFER_WIDTH bound to: 576 - type: integer 
	Parameter P_M_WBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter P_M_WBUFFER_DEPTH_LOG bound to: 9 - type: integer 
	Parameter P_M_WBUFFER_WORDS bound to: 32 - type: integer 
	Parameter P_M_WBUFFER_WORDS_LOG bound to: 5 - type: integer 
	Parameter P_MAX_RBUFFER_BYTES_LOG bound to: 14 - type: integer 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_WRAP bound to: 2'b10 
	Parameter P_FIXED bound to: 2'b00 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_WRITING bound to: 2'b01 
	Parameter S_AWFULL bound to: 2'b11 
	Parameter M_IDLE bound to: 3'b000 
	Parameter M_ISSUE1 bound to: 3'b001 
	Parameter M_WRITING1 bound to: 3'b011 
	Parameter M_AW_STALL bound to: 3'b010 
	Parameter M_AW_DONE1 bound to: 3'b110 
	Parameter M_ISSUE2 bound to: 3'b111 
	Parameter M_WRITING2 bound to: 3'b101 
	Parameter M_AW_DONE2 bound to: 3'b100 
	Parameter P_SI_LT_MI bound to: 1'b0 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_AWFIFO_WIDTH bound to: 67 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9035]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9067]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9865]
WARNING: [Synth 8-350] instance 'w_buffer' of module 'blk_mem_gen_v8_4_1' requires 63 connections, but only 59 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10152]
WARNING: [Synth 8-350] instance 's_aw_reg' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10660]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8667]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_PAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_S_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_MODE bound to: 0 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter INIT bound to: 2'b00 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_14_axic_sync_clock_converter__parameterized3' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/445f/hdl/axi_clock_converter_v2_1_vl_rfs.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 2 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b110 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_a_upsizer__parameterized2' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized4' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized3 does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_axi_upsizer__parameterized3' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_15_top__parameterized3' (633#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_cc_df_1' (634#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/synth/system_auto_us_cc_df_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'system_auto_us_cc_df_1' requires 42 connections, but only 41 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7175]
INFO: [Synth 8-256] done synthesizing module 's08_couplers_imp_AE9DQD' (635#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7020]
INFO: [Synth 8-638] synthesizing module 's09_couplers_imp_12LNQDW' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7219]
INFO: [Synth 8-638] synthesizing module 'system_auto_us_cc_df_2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/synth/system_auto_us_cc_df_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_us_cc_df_2' (636#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/synth/system_auto_us_cc_df_2.v:58]
WARNING: [Synth 8-350] instance 'auto_us_cc_df' of module 'system_auto_us_cc_df_2' requires 42 connections, but only 41 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7374]
INFO: [Synth 8-256] done synthesizing module 's09_couplers_imp_12LNQDW' (637#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7219]
INFO: [Synth 8-638] synthesizing module 'system_xbar_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 31 - type: integer 
	Parameter C_S_AXI_BASE_ID bound to: 320'b00000000000000000000000000001001000000000000000000000000000010000000000000000000000000000000011100000000000000000000000000000110000000000000000000000000000001010000000000000000000000000000010000000000000000000000000000000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 885 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 239 - type: integer 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 320'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 320'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 32 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 10'b1101110101 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 10'b0011101111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_crossbar' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 10'b1101110101 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 10'b0011101111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 885 - type: integer 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 239 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 320'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000001000 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 320'b00000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000000100 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 32 - type: integer 
	Parameter C_M_AXI_READ_ISSUING bound to: 8 - type: integer 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_M_AXI_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter C_R_ISSUE_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 320'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001100000000000000000000000000000010 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 0 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000001101110101 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111111100000000000000000000000011101111 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 320'b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 320'b11111111111111111111111111111110111111111111111111111111111111101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000100000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 1 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 2'b01 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized21' (637#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized3' (637#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl' (638#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo' (639#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (639#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor' (640#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0000 
	Parameter C_HIGH_ID bound to: 4'b0000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized0' (640#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized0' (640#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (640#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized0' (640#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo' (641#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0001 
	Parameter C_HIGH_ID bound to: 4'b0001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized1' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0010 
	Parameter C_HIGH_ID bound to: 4'b0010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized2' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 2 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0010 
	Parameter C_HIGH_ID bound to: 4'b0010 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized3' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_router__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized1' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_router__parameterized0' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 3 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0011 
	Parameter C_HIGH_ID bound to: 4'b0011 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized4' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 4 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0100 
	Parameter C_HIGH_ID bound to: 4'b0100 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized5' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0101 
	Parameter C_HIGH_ID bound to: 4'b0101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized6' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 5 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0101 
	Parameter C_HIGH_ID bound to: 4'b0101 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized7' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized8' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 6 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0110 
	Parameter C_HIGH_ID bound to: 4'b0110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized8' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 6 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0110 
	Parameter C_HIGH_ID bound to: 4'b0110 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized9' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized10' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 7 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 515 - type: integer 
	Parameter C_BASE_ID bound to: 4'b0111 
	Parameter C_HIGH_ID bound to: 4'b0111 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 520 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized10' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 8 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1000 
	Parameter C_HIGH_ID bound to: 4'b1000 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized11' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_SI bound to: 9 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 1 - type: integer 
	Parameter C_NUM_M_LOG bound to: 0 - type: integer 
	Parameter C_ACCEPTANCE bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 2 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 4'b1001 
	Parameter C_HIGH_ID bound to: 4'b1001 
	Parameter C_BASE_ADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 1'b1 
	Parameter C_M_AXI_SECURE bound to: 0 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 32'b00000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 8 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 1 - type: integer 
	Parameter P_M_AXILITE bound to: 1'b0 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 1 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_si_transactor__parameterized12' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 11'b00011101111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized4' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 11'b01101110101 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized5' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_A_WIDTH bound to: 5 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_ndeep_srl__parameterized2' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized1' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 10 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_EMPTY bound to: 5'b11111 
	Parameter P_ALMOSTEMPTY bound to: 5'b00000 
	Parameter P_ALMOSTFULL_TEMP bound to: 6'b111110 
	Parameter P_ALMOSTFULL bound to: 5'b11110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 578 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (642#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 519 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized12' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 577 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized13' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized14' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_DATA_WIDTH bound to: 519 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axic_register_slice__parameterized15' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 519 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 519 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 519 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 26 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 30 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 576 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 577 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 577 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 512 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 514 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 515 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 519 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 519 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_15_axi_register_slice__parameterized5' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:2300]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000000000000000000000000000000001001000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_decoder__parameterized6' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_srl_fifo__parameterized2' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_WMESG_WIDTH bound to: 578 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 10 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_wdata_mux__parameterized0' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_15_axi_register_slice' requires 93 connections, but only 92 given [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3121]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_decerr_slave__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_decerr_slave__parameterized0' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_NUM_S bound to: 10 - type: integer 
	Parameter C_NUM_S_LOG bound to: 4 - type: integer 
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_MESG_WIDTH bound to: 67 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 10'b0000000000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 67 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 10 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (643#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '10' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_addr_arbiter' (644#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_crossbar' (645#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_16_axi_crossbar__parameterized3' (645#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_1' (646#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_arready' does not match port width (10) of module 'system_xbar_1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16468]
WARNING: [Synth 8-689] width (4096) of port connection 's_axi_rdata' does not match port width (5120) of module 'system_xbar_1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16485]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_rlast' does not match port width (10) of module 'system_xbar_1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16486]
WARNING: [Synth 8-689] width (16) of port connection 's_axi_rresp' does not match port width (20) of module 'system_xbar_1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16488]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_rvalid' does not match port width (10) of module 'system_xbar_1' [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16489]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_1' requires 78 connections, but only 76 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:16418]
INFO: [Synth 8-256] done synthesizing module 'system_axi_mem_interconnect_0' (647#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:14590]
INFO: [Synth 8-638] synthesizing module 'system_axi_spi_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintexu - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI4_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33039]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintexu - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_DUAL_QUAD_MODE bound to: 0 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_USE_STARTUP_EXT bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_top' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintexu - type: string 
	Parameter C_INSTANCE bound to: axi_quad_spi_inst - type: string 
	Parameter C_SPI_MEM_ADDR_BITS bound to: 24 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_XIP_MODE bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ADDR_WIDTH bound to: 24 - type: integer 
	Parameter C_S_AXI4_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI4_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_S_AXI4_BASEADDR bound to: -1 - type: integer 
	Parameter C_S_AXI4_HIGHADDR bound to: 0 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000001111100 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 7 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 20 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 124 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 384'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101110000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000001111000 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 96'b000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b0000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized42' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized43' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized44' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized45' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized46' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized47' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized48' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized49' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized50' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 3 - type: integer 
	Parameter C_BAR bound to: 3'b111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized51' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 7 - type: integer 
	Parameter C_BAR bound to: 7'b1100000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_4_pselect_f__parameterized52' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (647#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_SUB_FAMILY bound to: kintexu - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_UC_FAMILY bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_NUM_CE_SIGNALS bound to: 32 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPI_MEMORY bound to: 1 - type: integer 
	Parameter C_SHARED_STARTUP bound to: 0 - type: integer 
	Parameter C_TYPE_OF_AXI4_INTERFACE bound to: 0 - type: integer 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
	Parameter C_LSB_STUP bound to: 0 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (648#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2426]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13595]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter Async_Clk bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_1' (649#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:13595]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:255]
	Parameter C_ALLOW_2N_DEPTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH bound to: 16 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_RD_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_USE_BLOCKMEM bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (650#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (651#1) [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (659#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f10a/hdl/lib_fifo_v1_0_rfs.vhd:255]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (659#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_14_counter_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
	Parameter C_NUM_BITS bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_14_counter_f' (660#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:669]
INFO: [Synth 8-638] synthesizing module 'qspi_fifo_ifmodule' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12122]
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_fifo_ifmodule' (661#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12122]
INFO: [Synth 8-638] synthesizing module 'qspi_occupancy_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
	Parameter C_OCCUPANCY_NUM_BITS bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_occupancy_reg' (662#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
	Parameter C_SCK_RATIO bound to: 8 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_NUM_TRANSFER_BITS bound to: 8 - type: integer 
	Parameter C_USE_STARTUP bound to: 0 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SUB_FAMILY bound to: kintexu - type: string 
	Parameter C_FIFO_EXIST bound to: 1 - type: integer 
	Parameter C_DUAL_MODE bound to: 0 - type: integer 
	Parameter C_STARTUP_EXT bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:10054]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (663#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:7855]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12477]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_SPICR_REG_WIDTH bound to: 10 - type: integer 
	Parameter C_SPI_MODE bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (664#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:12477]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
	Parameter C_SPI_NUM_BITS_REG bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_SS_BITS bound to: 8 - type: integer 
	Parameter C_SPISR_REG_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (665#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:2658]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi_v3_2_14_soft_reset' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
	Parameter C_SIPIF_DWIDTH bound to: 32 - type: integer 
	Parameter C_RESET_WIDTH bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_v3_2_14_soft_reset' (666#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:874]
INFO: [Synth 8-638] synthesizing module 'interrupt_control__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 448'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control__parameterized1' (666#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17829]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17830]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17831]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17832]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17833]
WARNING: [Synth 8-3848] Net SPISR_0_CMD_Error_int in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18062]
WARNING: [Synth 8-3848] Net Mst_N_Slv_mode_frm_spi_clk in module/entity qspi_core_interface does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:18191]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (667#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:17852]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31203]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31211]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31215]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31216]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31217]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31231]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31235]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31236]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31237]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31238]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi_top does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31239]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi_top' (668#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:31312]
WARNING: [Synth 8-3848] Net io0_1_o in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32982]
WARNING: [Synth 8-3848] Net io0_1_t in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32983]
WARNING: [Synth 8-3848] Net io1_1_o in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32986]
WARNING: [Synth 8-3848] Net io1_1_t in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32987]
WARNING: [Synth 8-3848] Net io2_1_o in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32992]
WARNING: [Synth 8-3848] Net io2_1_t in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32993]
WARNING: [Synth 8-3848] Net io3_1_o in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32996]
WARNING: [Synth 8-3848] Net io3_1_t in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:32997]
WARNING: [Synth 8-3848] Net ss_1_o in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33012]
WARNING: [Synth 8-3848] Net ss_1_t in module/entity axi_quad_spi does not have driver. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33013]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (669#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:33039]
INFO: [Synth 8-256] done synthesizing module 'system_axi_spi_0' (670#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/synth/system_axi_spi_0.vhd:97]
WARNING: [Synth 8-350] instance 'axi_spi' of module 'system_axi_spi_0' requires 33 connections, but only 28 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10417]
INFO: [Synth 8-638] synthesizing module 'system_axi_timer_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/synth/system_axi_timer_0.vhd:90]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_timer' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tc_core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 0 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_NB bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (671#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:26611]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (672#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'axi_timer_v2_0_17_counter_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
	Parameter C_NUM_BITS bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_timer_v2_0_17_counter_f' (673#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (674#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'timer_control' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'timer_control' (675#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'tc_core' (676#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:1698]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_IPIF_ABUS_WIDTH bound to: 5 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized5' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000001000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized5' (676#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized5' (676#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized5' (676#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (677#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:2141]
INFO: [Synth 8-256] done synthesizing module 'system_axi_timer_0' (678#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/synth/system_axi_timer_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer' of module 'system_axi_timer_0' requires 26 connections, but only 23 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10446]
INFO: [Synth 8-638] synthesizing module 'system_axi_uart_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/synth/system_axi_uart_0.vhd:86]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
	Parameter C_RATIO bound to: 54 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (679#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1418]
INFO: [Synth 8-3919] null assignment ignored [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (680#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized12' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized12' (680#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized12' (680#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized12' (680#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (681#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:909]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (681#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (682#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (683#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized6' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized6' (683#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized6' (683#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized6' (683#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (684#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c778/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2160]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uart_0' (685#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/synth/system_axi_uart_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'system_sys_concat_intc_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (686#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_sys_concat_intc_0' (687#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/synth/system_sys_concat_intc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_sys_dlmb_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/synth/system_sys_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized3' (687#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_sys_dlmb_0' (688#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/synth/system_sys_dlmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'sys_dlmb' of module 'system_sys_dlmb_0' requires 25 connections, but only 24 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10511]
INFO: [Synth 8-638] synthesizing module 'system_sys_dlmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/synth/system_sys_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized7' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized3' (688#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized7' (688#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized7' (688#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'system_sys_dlmb_cntlr_0' (689#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_cntlr_0/synth/system_sys_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_sys_dma_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/synth/system_sys_dma_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized1' (689#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized4' (689#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_sys_dma_rstgen_0' (690#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/synth/system_sys_dma_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_dma_rstgen' of module 'system_sys_dma_rstgen_0' requires 10 connections, but only 7 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10559]
INFO: [Synth 8-638] synthesizing module 'system_sys_ilmb_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/synth/system_sys_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_sys_ilmb_0' (691#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/synth/system_sys_ilmb_0.vhd:89]
WARNING: [Synth 8-350] instance 'sys_ilmb' of module 'system_sys_ilmb_0' requires 25 connections, but only 24 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10567]
INFO: [Synth 8-638] synthesizing module 'system_sys_ilmb_cntlr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/synth/system_sys_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000011111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized9' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
	Parameter C_TARGET bound to: 5 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_14_pselect_mask__parameterized4' (691#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized9' (691#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2609]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized9' (691#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/226d/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3239]
INFO: [Synth 8-256] done synthesizing module 'system_sys_ilmb_cntlr_0' (692#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_cntlr_0/synth/system_sys_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_sys_lmb_bram_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_lmb_bram_0/synth/system_sys_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintexu - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_sys_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     9.3677899999999994 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_sys_lmb_bram_0' (693#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_lmb_bram_0/synth/system_sys_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'sys_lmb_bram' of module 'system_sys_lmb_bram_0' requires 16 connections, but only 14 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10613]
INFO: [Synth 8-638] synthesizing module 'system_sys_mb_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/synth/system_sys_mb_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_sys_mb_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 2 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 1 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 1 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 3 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 2 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 1 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 8 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 1 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 16384 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 8 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_sys_mb_0' (719#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/synth/system_sys_mb_0.vhd:190]
WARNING: [Synth 8-350] instance 'sys_mb' of module 'system_sys_mb_0' requires 126 connections, but only 107 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10630]
INFO: [Synth 8-638] synthesizing module 'system_sys_mb_debug_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/synth/system_sys_mb_debug_0.vhd:94]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (720#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (721#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_FDRE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_FDRE' (722#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (723#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (724#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E' (725#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized0' (725#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized1' (725#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized2' (725#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_FDRSE' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_FDRSE' (726#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_SRL_FIFO' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_MUXCY_XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_MUXCY_XORCY' (727#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_XORCY' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_XORCY' (728#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_MB_SRL16E__parameterized3' (728#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_12_SRL_FIFO' (729#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (730#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (731#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-256] done synthesizing module 'MDM' (732#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8608/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'system_sys_mb_debug_0' (733#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/synth/system_sys_mb_debug_0.vhd:94]
WARNING: [Synth 8-350] instance 'sys_mb_debug' of module 'system_sys_mb_debug_0' requires 30 connections, but only 29 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10738]
INFO: [Synth 8-638] synthesizing module 'system_sys_rstgen_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_sys_rstgen_0' (734#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/synth/system_sys_rstgen_0.vhd:74]
WARNING: [Synth 8-350] instance 'sys_rstgen' of module 'system_sys_rstgen_0' requires 10 connections, but only 9 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10768]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9371_rx_cpack_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_rx_cpack_0/synth/system_util_ad9371_rx_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_mux' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_mux' (735#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_mux.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 3 - type: integer 
	Parameter I_WIDTH bound to: 16 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf' (736#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 2 - type: integer 
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized0' (736#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 3 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 48 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized1' (736#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 16 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 4 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 4 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized2' (736#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack' (737#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9371_rx_cpack_0' (738#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_rx_cpack_0/synth/system_util_ad9371_rx_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9371_rx_os_cpack_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_rx_os_cpack_0/synth/system_util_ad9371_rx_os_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_cpack__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 2 - type: integer 
	Parameter SAMPLES_PCHANNEL bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized3' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 1 - type: integer 
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:135]
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized3' (738#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_cpack_dsf__parameterized4' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS_I bound to: 2 - type: integer 
	Parameter NUM_OF_CHANNELS_M bound to: 8 - type: integer 
	Parameter NUM_OF_CHANNELS_P bound to: 2 - type: integer 
	Parameter CH_DCNT bound to: 0 - type: integer 
	Parameter I_WIDTH bound to: 64 - type: integer 
	Parameter P_WIDTH bound to: 64 - type: integer 
	Parameter M_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_cpack_dsf__parameterized4' (738#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack_dsf.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_cpack__parameterized0' (738#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9371_rx_os_cpack_0' (739#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_rx_os_cpack_0/synth/system_util_ad9371_rx_os_cpack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9371_tx_upack_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_tx_upack_0/synth/system_util_ad9371_tx_upack_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_upack' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 1 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 256 - type: integer 
	Parameter SEL_WIDTH bound to: 32 - type: integer 
	Parameter EXT_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf' (740#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 2 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 256 - type: integer 
	Parameter SEL_WIDTH bound to: 64 - type: integer 
	Parameter EXT_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized0' (740#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized1' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 3 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 256 - type: integer 
	Parameter SEL_WIDTH bound to: 96 - type: integer 
	Parameter EXT_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:195]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized1' (740#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dsf__parameterized2' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
	Parameter CHANNEL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OF_CHANNELS bound to: 4 - type: integer 
	Parameter MAX_CHANNELS bound to: 8 - type: integer 
	Parameter SEL_CHANNELS bound to: 4 - type: integer 
	Parameter INT_WIDTH bound to: 128 - type: integer 
	Parameter MAX_WIDTH bound to: 256 - type: integer 
	Parameter SEL_WIDTH bound to: 128 - type: integer 
	Parameter EXT_WIDTH bound to: 288 - type: integer 
INFO: [Synth 8-4471] merging register 'dac_dsf_req_d1_reg' into 'dac_valid_d1_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:91]
INFO: [Synth 8-4471] merging register 'dac_dsf_sync_d1_reg' into 'dac_valid_d1_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:92]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dsf__parameterized2' (740#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:38]
INFO: [Synth 8-638] synthesizing module 'util_upack_dmx' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_6_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:961]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:962]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_2_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1154]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1644]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_3_1_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:1836]
INFO: [Synth 8-4471] merging register 'dac_dmx_data_7_4_0_reg[15:0]' into 'dac_dmx_data_7_1_0_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:2496]
INFO: [Synth 8-256] done synthesizing module 'util_upack_dmx' (741#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dmx.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_upack' (742#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack.v:38]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9371_tx_upack_0' (743#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_tx_upack_0/synth/system_util_ad9371_tx_upack_0.v:56]
WARNING: [Synth 8-350] instance 'util_ad9371_tx_upack' of module 'system_util_ad9371_tx_upack_0' requires 20 connections, but only 15 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10808]
INFO: [Synth 8-638] synthesizing module 'system_util_ad9371_xcvr_0' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/synth/system_util_ad9371_xcvr_0.v:56]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter TX_OUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_NUM_OF_LANES bound to: 4 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 99456 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter NUM_OF_LANES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xcm' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_FBDIV_RATIO bound to: 1 - type: integer 
	Parameter QPLL_CFG bound to: 27'b000011010000000000110000001 
	Parameter QPLL_FBDIV bound to: 10'b0001010000 
INFO: [Synth 8-638] synthesizing module 'GTHE3_COMMON' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:6943]
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 10'b0000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000100 
	Parameter QPLL0_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL0_CFG2 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000000001001000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL0_CP bound to: 10'b0000011111 
	Parameter QPLL0_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL0_FBDIV bound to: 80 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL0_LPF bound to: 10'b1111111111 
	Parameter QPLL0_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1_CFG0 bound to: 16'b0011001000011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000011000 
	Parameter QPLL1_CFG2 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000000001000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000000000000 
	Parameter QPLL1_CP bound to: 10'b0000011111 
	Parameter QPLL1_CP_G3 bound to: 10'b1111111111 
	Parameter QPLL1_FBDIV bound to: 80 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010000111101000 
	Parameter QPLL1_LPF bound to: 10'b1111111111 
	Parameter QPLL1_LPF_G3 bound to: 10'b0000010101 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_EN bound to: 1'b1 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM0DATA1_1 bound to: 9'b000000000 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM0INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM0_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM0_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SDM1DATA1_0 bound to: 16'b0000000000000000 
	Parameter SDM1DATA1_1 bound to: 9'b000000000 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000000000000 
	Parameter SDM1INITSEED0_1 bound to: 9'b000000000 
	Parameter SDM1_DATA_PIN_SEL bound to: 1'b0 
	Parameter SDM1_WIDTH_PIN_SEL bound to: 1'b0 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GTHE3_COMMON' (744#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:6943]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xcm' (745#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xcm.v:38]
INFO: [Synth 8-638] synthesizing module 'util_adxcvr_xch' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
	Parameter XCVR_TYPE bound to: 1 - type: integer 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_4_5 bound to: 5 - type: integer 
	Parameter TX_OUT_DIV bound to: 2 - type: integer 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_OUT_DIV bound to: 1 - type: integer 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000100000100 
	Parameter RX_PMA_CFG bound to: 99456 - type: integer 
	Parameter RX_CDR_CFG bound to: 73'b0000000110000000000000000001000111111111100100000010000000000000000100000 
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (746#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-638] synthesizing module 'GTHE3_CHANNEL' [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:5891]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b1111100000000000 
	Parameter ADAPT_CFG1 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 12 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 8 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0110011111111000 
	Parameter CPLL_CFG1 bound to: 16'b1010010010101100 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000111 
	Parameter CPLL_CFG3 bound to: 6'b000000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_INIT_CFG1 bound to: 8'b00000000 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DFE_D_X_REL_POS bound to: 1'b0 
	Parameter DFE_VCM_COMP_EN bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: TRUE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b1111111100000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b1111111111111111 
	Parameter ES_SDATA_MASK4 bound to: 16'b1111111111111111 
	Parameter EVODD_PHI_CFG bound to: 11'b00000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter GM_BIAS_SELECT bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000001010100100 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0000000000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PCS_RSVD1 bound to: 3'b000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PLL_SEL_MODE_GEN12 bound to: 2'b11 
	Parameter PLL_SEL_MODE_GEN3 bound to: 2'b11 
	Parameter PMA_RSV1 bound to: 16'b1111000000000000 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 57 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 3 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000011101100110 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000011111100110 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0100010010000000 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b0101111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0100000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b0000000001100101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000000000101110 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b0000000000110010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b0111100001110000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0100000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0010000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG0 bound to: 16'b1000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_VP_CFG0 bound to: 16'b1010101000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b0000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: Sigcfg_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b0001000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b1000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b0000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000000100000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b0110011000100010 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_CFG0 bound to: 2'b01 
	Parameter RXPI_CFG1 bound to: 2'b01 
	Parameter RXPI_CFG2 bound to: 2'b01 
	Parameter RXPI_CFG3 bound to: 2'b01 
	Parameter RXPI_CFG4 bound to: 1'b0 
	Parameter RXPI_CFG5 bound to: 1'b1 
	Parameter RXPI_CFG6 bound to: 3'b011 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0000101010110100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 4'b1010 
	Parameter RX_CTLE3_LPF bound to: 8'b00000001 
	Parameter RX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFELPM_CFG0 bound to: 4'b0110 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 3'b000 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 3'b000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1100 
	Parameter RX_SUM_RES_CTRL bound to: 2'b11 
	Parameter RX_SUM_VCMTUNE bound to: 4'b0000 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b000 
	Parameter RX_TUNE_AFE_OS bound to: 2'b10 
	Parameter RX_WIDEMODE_CDR bound to: 1'b1 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1110 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1'b0 
	Parameter SIM_VERSION bound to: 2 - type: integer 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATUR_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010000 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000001001 
	Parameter TXDLY_LCFG bound to: 16'b0000000001010000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXDRVBIAS_P bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0010000000100000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000001110101 
	Parameter TXPH_CFG bound to: 16'b0000100110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG0 bound to: 2'b01 
	Parameter TXPI_CFG1 bound to: 2'b01 
	Parameter TXPI_CFG2 bound to: 2'b01 
	Parameter TXPI_CFG3 bound to: 1'b0 
	Parameter TXPI_CFG4 bound to: 1'b1 
	Parameter TXPI_CFG5 bound to: 3'b011 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 40 - type: integer 
	Parameter TX_DCD_CFG bound to: 6'b000010 
	Parameter TX_DCD_EN bound to: 1'b0 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_EML_PHI_TUNE bound to: 1'b0 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1001000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_MODE_SEL bound to: 3'b000 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter WB_MODE bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'GTHE3_CHANNEL' (747#1) [D:/vivado2017.4/install/Vivado/2017.4/scripts/rt/data/unisim_comp.v:5891]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr_xch' (748#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr_xch.v:38]
INFO: [Synth 8-256] done synthesizing module 'util_adxcvr' (749#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bdee/util_adxcvr.v:39]
INFO: [Synth 8-256] done synthesizing module 'system_util_ad9371_xcvr_0' (750#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/synth/system_util_ad9371_xcvr_0.v:56]
WARNING: [Synth 8-350] instance 'util_ad9371_xcvr' of module 'system_util_ad9371_xcvr_0' requires 214 connections, but only 209 given [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:10824]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system' (751#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/synth/system.v:7419]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (752#1) [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'system_top' (753#1) [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_top.v:38]
WARNING: [Synth 8-3917] design system_top has port fan_pwm driven by constant 1
WARNING: [Synth 8-3331] design util_adxcvr_xch has unconnected port up_tx_lpm_dfe_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port qpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_qpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port cpll_ref_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cpll_rst_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_p
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_4_n
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port rx_calign_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_clk_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_charisk_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[31]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[30]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[29]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[28]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[27]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[26]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[25]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[24]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[23]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[22]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[21]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[20]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[19]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[18]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[17]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[16]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port tx_data_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_cm_wdata_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_enb_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[6]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[5]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[4]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[3]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[2]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[1]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_addr_4[0]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wr_4
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[15]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[14]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[13]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[12]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[11]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[10]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[9]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[8]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[7]
WARNING: [Synth 8-3331] design util_adxcvr has unconnected port up_es_wdata_4[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:21 ; elapsed = 00:15:29 . Memory (MB): peak = 2264.117 ; gain = 1855.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[31] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[30] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[29] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[28] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[27] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[26] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[25] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[24] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[23] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[22] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[21] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[20] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[19] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[18] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[17] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[16] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[15] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[14] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[13] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[12] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[11] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[10] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[9] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[8] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[7] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[6] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[5] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[4] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[3] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[2] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[1] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_rcounter[0] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_adc_common:up_pps_status to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_rx_os.v:181]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[31] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[30] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[29] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[28] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[27] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[26] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[25] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[24] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[23] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[22] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[21] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[20] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[19] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[18] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[17] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[16] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[15] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[14] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[13] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[12] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[11] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[10] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[9] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[8] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[7] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[6] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[5] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[4] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[3] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[2] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[1] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_rcounter[0] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
WARNING: [Synth 8-3295] tying undriven pin i_up_dac_common:up_pps_status to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx.v:244]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_aclk to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_resetn to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[31] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[30] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[29] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[28] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[27] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[26] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[25] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[24] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[23] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[22] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[21] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[20] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[19] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[18] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[17] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[16] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[15] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[14] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[13] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[12] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[11] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[10] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[9] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[8] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[7] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[6] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[5] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[4] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[3] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[2] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[1] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Synth 8-3295] tying undriven pin bd_55cd_pcs_pma_0_core:s_axi_awaddr[0] to constant 0 [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0_block.v:271]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:34 ; elapsed = 00:15:43 . Memory (MB): peak = 2264.117 ; gain = 1855.934
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4290 Unisim elements for replacement
WARNING: [Netlist 29-179] The Dynamic Reconfiguration Ports (DADDR, DCLK, DEN, DI, DWE) are connected on MMCM/PLL instance 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm'. DRP data, address and features may have changed, leading to simulation and behavioral differences in the targeted device. If dynamic reconfiguration is intended to be used in the design, it is suggested to update the design to use the proper MMCME3_ADV component and make any necessary design changes to get the desired results.
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:258]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:265]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:266]
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc:65]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc:67]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc:69]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc:71]
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_dacfifo/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_dacfifo/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9371_xcvr/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9371_xcvr/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3532.125 ; gain = 55.465
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc]
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_constr.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_lutram_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3537.871 ; gain = 0.000
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/system_axi_ad9371_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/system_axi_ad9371_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/system_axi_ad9371_tx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/system_axi_ad9371_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/system_axi_ad9371_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/system_axi_ad9371_rx_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/system_axi_ad9371_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/system_axi_ad9371_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/system_axi_ad9371_rx_os_dma_0_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'preSynthElab_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3390 instances were transformed.
  BUFG => BUFGCE: 25 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 112 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 15 instances
  FD => FDRE: 53 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDP => FDPE: 66 instances
  FDR => FDRE: 1526 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 48 instances
  FDS => FDSE: 6 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 159 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 680 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 224 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 33 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  RAMB18E1 => RAMB18E2: 112 instances
  SRL16 => SRL16E: 9 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3582.695 ; gain = 2.973
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:18:22 ; elapsed = 00:18:23 . Memory (MB): peak = 3587.660 ; gain = 3179.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst /dw_fifogen_ar/inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst /\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst /dw_fifogen_aw/inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_mem_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.RX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_spi/U0/\NO_DUAL_QUAD_MODE.QSPI_NORMAL /\QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I /\FIFO_EXISTS.TX_FIFO_II /\lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM /inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_timer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/axi_uart. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_concat_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_dlmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_dlmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_dma_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ilmb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_ilmb_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_mb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_mb_debug. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/sys_rstgen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9371_rx_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9371_rx_os_cpack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9371_tx_upack. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for i_system_wrapper/system_i/util_ad9371_xcvr. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:18:27 ; elapsed = 00:18:28 . Memory (MB): peak = 3587.660 ; gain = 3179.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/a0b9/axi_ad9371_tx_channel.v:155]
INFO: [Synth 8-5544] ROM "dac_enable0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_xfer_done_int0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_axis_xlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jesd204_rx_ctrl'
INFO: [Synth 8-5544] ROM "status_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cgs_rst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deglitch_counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_align" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_config_valid" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_axis_xlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_buffer_early_release" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'up_fsm_reg' in module 'axi_adxcvr_es'
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "up_wr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "up_enb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_ut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "up_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_src_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_dest_address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_x_length" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_mask" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_dma_cyclic" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ilas_config_rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ilas_charisk" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "up_count_run" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_scratch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_irq_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_reset_core" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_octets_per_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lanes_disable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_disable_char_replacement" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_sysref_oneshot" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_lmfc_offset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_cfg_skip_ilas" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'up_ies_voffset_step_reg[7:0]' into 'up_ies_sel_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:364]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_max_reg[7:0]' into 'up_ies_sel_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:365]
INFO: [Synth 8-4471] merging register 'up_ies_voffset_min_reg[7:0]' into 'up_ies_sel_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:366]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_min_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:368]
INFO: [Synth 8-4471] merging register 'up_ies_hoffset_step_reg[11:0]' into 'up_ies_hoffset_max_reg[11:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/8aa1/axi_adxcvr_up.v:369]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return6" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pllgate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rrdL_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rrdL_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "winGr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "winGr2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "actReqs_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "timerRTP_reg[0][0][0][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'user_fsm_reg' in module 'ddr4_v2_2_3_mc_ref'
INFO: [Synth 8-5546] ROM "refSt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_3_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_3_mc_group'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:405]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:627]
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.app_rd_data_ns_reg' and it is trimmed from '6' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:541]
INFO: [Synth 8-5546] ROM "ram_init_done_r_lcl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_1175" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_1177" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_1178" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_1180" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match6_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.ram_init_done_r_lcl_sts" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "not_strict_mode.rd_buf.init_done_r" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:702]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_low_reg[31:0]' into 'clb2phy_wrcs0_low_reg[31:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1327]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_low_reg[31:0]' into 'clb2phy_wrcs1_low_reg[31:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1328]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs0_upp_reg[31:0]' into 'clb2phy_wrcs0_upp_reg[31:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1333]
INFO: [Synth 8-4471] merging register 'clb2phy_rdcs1_upp_reg[31:0]' into 'clb2phy_wrcs1_upp_reg[31:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1334]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1337]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1340]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1343]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1840]
INFO: [Synth 8-5545] ROM "cal_timer0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_bit" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_nibble" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_error_code" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_pre_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_post_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'init_cal_RAS_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:1932]
INFO: [Synth 8-4471] merging register 'init_cal_WE_n_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:1933]
INFO: [Synth 8-4471] merging register 'init_cal_ODT_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:1942]
INFO: [Synth 8-4471] merging register 'init_cal_PAR_reg[7:0]' into 'init_cal_CAS_n_reg[7:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/cal/ddr4_v2_2_cal.sv:1943]
INFO: [Synth 8-5587] ROM size for "init_cal_ADR" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "init_cal_BA" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/axi/ddr4_v2_2_axi_fifo.sv:153]
INFO: [Synth 8-802] inferred FSM for state register 'rxs_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-802] inferred FSM for state register 'rxd_axistream_current_state_reg' in module 'rx_axistream_if'
INFO: [Synth 8-5587] ROM size for "rxs2rxd_frame_ready" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'receive_frame_current_state_reg' in module 'rx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'fcsum_wr_cs_reg' in module 'tx_csum_full_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'txc_wr_cs_reg' in module 'tx_csum_full_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_wr_cs_reg' in module 'tx_csum_full_if'
INFO: [Synth 8-802] inferred FSM for state register 'txc_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'txd_rd_cs_reg' in module 'tx_emac_if'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'MDIO_INTERFACE'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SYNCHRONISE'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.TX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-802] inferred FSM for state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' in module 'GPCS_PMA_GEN'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:288]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/sgmii_lvds_transceiver/bd_55cd_pcs_pma_0_delay_controller_wrap.v:356]
INFO: [Synth 8-5587] ROM size for "read_addrb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrb" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addrd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mux" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "read_addra" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_WRITE.rst_wvalid_re_reg' into 'GEN_ASYNC_WRITE.bvalid_i_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2485]
INFO: [Synth 8-4471] merging register 'GEN_ASYNC_READ.rst_rvalid_re_reg' into 'GEN_ASYNC_READ.s_axi_lite_rvalid_i_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18756]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:18181]
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:23176]
INFO: [Synth 8-4471] merging register 'GEN_PNTR_FOR_CH2.ch2_sg_idle_int_reg' into 'GEN_PNTR_FOR_CH2.ch2_sg_idle_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/5f94/hdl/axi_sg_v4_1_rfs.vhd:19741]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1021]
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:13747]
INFO: [Synth 8-802] inferred FSM for state register 'mm2s_cs_reg' in module 'axi_dma_mm2s_sm'
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:18571]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' in module 'axi_dma_s2mm_sm'
INFO: [Synth 8-4471] merging register 'GEN_DESC_UPDT_QUEUE.s2mm_pending_pntr_updt_reg' into 'updt_data_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/bf8c/hdl/axi_dma_v7_1_vh_rfs.vhd:16477]
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__3'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__4'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0__xdcDup__1'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4491]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9816]
INFO: [Synth 8-3936] Found unconnected internal register 'si_size_reg' and it is trimmed from '3' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
INFO: [Synth 8-802] inferred FSM for state register 'mi_state_reg' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0'
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:4153]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9909/hdl/axi_data_fifo_v2_1_vl_rfs.v:1024]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/c631/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/9db7/hdl/axi_quad_spi_v3_2_rfs.vhd:729]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/38c3/hdl/axi_timer_v2_0_vh_rfs.vhd:176]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'MMU_UTLB'
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "AddrSel" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "RDataBusy_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "TLBHI_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO0" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO1" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBHI_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "TLBLO_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '4' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'adc_mux_enable_reg' and it is trimmed from '8' to '2' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/2884/util_cpack.v:206]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '256' to '32' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '256' to '64' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'dac_data_d3_reg' and it is trimmed from '256' to '96' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/60ce/util_upack_dsf.v:196]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             STATE_RESET |                              000 |                              000
      STATE_WAIT_FOR_PHY |                              001 |                              001
               STATE_CGS |                              010 |                              010
          STATE_DEGLITCH |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'jesd204_rx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             ES_FSM_IDLE |                            00000 |                            00000
     ES_FSM_HOFFSET_READ |                            00001 |                            00001
     ES_FSM_HOFFSET_RRDY |                            00010 |                            00010
    ES_FSM_HOFFSET_WRITE |                            00011 |                            00011
     ES_FSM_HOFFSET_WRDY |                            00100 |                            00100
     ES_FSM_VOFFSET_READ |                            00101 |                            00101
     ES_FSM_VOFFSET_RRDY |                            00110 |                            00110
    ES_FSM_VOFFSET_WRITE |                            00111 |                            00111
     ES_FSM_VOFFSET_WRDY |                            01000 |                            01000
        ES_FSM_CTRL_READ |                            01001 |                            01001
        ES_FSM_CTRL_RRDY |                            01010 |                            01010
      ES_FSM_START_WRITE |                            01011 |                            01011
       ES_FSM_START_WRDY |                            01100 |                            01100
      ES_FSM_STATUS_READ |                            01101 |                            01101
      ES_FSM_STATUS_RRDY |                            01110 |                            01110
       ES_FSM_STOP_WRITE |                            01111 |                            01111
        ES_FSM_STOP_WRDY |                            10000 |                            10000
        ES_FSM_SCNT_READ |                            10001 |                            10001
        ES_FSM_SCNT_RRDY |                            10010 |                            10010
        ES_FSM_ECNT_READ |                            10011 |                            10011
        ES_FSM_ECNT_RRDY |                            10100 |                            10100
        ES_FSM_AXI_WRITE |                            10101 |                            10101
        ES_FSM_AXI_READY |                            10110 |                            10110
           ES_FSM_UPDATE |                            10111 |                            10111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'up_fsm_reg' using encoding 'sequential' in module 'axi_adxcvr_es'
WARNING: [Synth 8-115] binding instance 'i_49' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__2212' which has no pins
WARNING: [Synth 8-115] binding instance 'i_50' in module 'ddr4_v2_2_3_infrastructure' to reference 'keep__2213' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                              000 |                              000
              SRE_SM_REQ |                              001 |                              001
          SRE_SM_VT_STOP |                              010 |                              010
           SRE_SM_MC_CHK |                              011 |                              011
          SRE_SM_REF_REQ |                              100 |                              100
              SRE_SM_ISS |                              101 |                              101
             SRE_SM_WAIT |                              110 |                              110
             SRE_SM_DONE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 UM_IDLE |                                1 |                             0000
                 UM_IDLE |                                1 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'user_fsm_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              000 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              010 |                              010
               grAUTOPRE |                              011 |                              101
                   grACT |                              110 |                              100
               grACTWAIT |                              100 |                              011
                grCASFSM |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_3_cal_cplx'
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            reset_init_1 |                            00000 |                            00000
            reset_init_2 |                            00001 |                            00001
read_rxd_mem_next_available4write_ptr_1 |                            00010 |                            00010
read_rxd_mem_next_available4write_ptr_2 |                            00011 |                            00011
      addr_setup_pause_1 |                            00100 |                            00100
read_rxs_mem_next_available4write_ptr_1 |                            00101 |                            00111
read_rxs_mem_next_available4write_ptr_2 |                            00110 |                            01000
      addr_setup_pause_2 |                            00111 |                            00110
read_rxs_mem_last_read_out_ptr |                            01000 |                            01010
      addr_setup_pause_3 |                            01001 |                            01001
read_rxd_mem_last_read_out_ptr |                            01010 |                            00101
 pause_read_status_word1 |                            01011 |                            01011
       read_status_word1 |                            01100 |                            01100
       read_status_word2 |                            01101 |                            01101
       read_status_word3 |                            01110 |                            01110
       read_status_word4 |                            01111 |                            01111
       read_status_word5 |                            10000 |                            10000
       read_status_word6 |                            10001 |                            10001
update_rxs_mem_last_read_out_ptr |                            10010 |                            10010
       send_status_word1 |                            10011 |                            10011
       send_status_word2 |                            10100 |                            10100
       send_status_word3 |                            10101 |                            10101
       send_status_word4 |                            10110 |                            10110
       send_status_word5 |                            10111 |                            10111
       send_status_word6 |                            11000 |                            11000
         wait_frame_done |                            11001 |                            11001
update_rxd_mem_last_read_out_ptr |                            11010 |                            11010
            repeat_again |                            11011 |                            11011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxs_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   prime |                             0001 |                             0001
       rd_frame_from_mem |                             0010 |                             0010
          wait_end_frame |                             0011 |                             0111
                pre_idle |                             0100 |                             1000
       almost_full_wait1 |                             0101 |                             0011
       almost_full_wait2 |                             0110 |                             0100
       almost_full_wait3 |                             0111 |                             0101
       almost_full_wait4 |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rxd_axistream_current_state_reg' using encoding 'sequential' in module 'rx_axistream_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
    reset_init_mem_ptr_1 |                             0000 |                             0000
    reset_init_mem_ptr_2 |                             0001 |                             0001
    reset_init_mem_ptr_3 |                             0010 |                             0010
    reset_init_mem_ptr_4 |                             0011 |                             0011
                    idle |                             0100 |                             0100
update_status_fifo_word_1 |                             0101 |                             0110
update_status_fifo_word_2 |                             0110 |                             0111
update_status_fifo_word_3 |                             0111 |                             1000
update_status_fifo_word_4 |                             1000 |                             1001
update_status_fifo_word_5 |                             1001 |                             1010
update_status_fifo_word_6 |                             1010 |                             1011
        update_mem_ptr_1 |                             1011 |                             0101
        update_mem_ptr_2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_frame_current_state_reg' using encoding 'sequential' in module 'rx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                     dst |                             0001 |                             0001
                 dst_src |                             0010 |                             0010
                     src |                             0011 |                             0011
                     idf |                             0100 |                             0100
                    snap |                             0101 |                             0101
                     oui |                             0110 |                             0110
                ipv4_hdr |                             0111 |                             0111
                pcol_hdr |                             1000 |                             1000
                    data |                             1001 |                             1001
                  wr_hdr |                             1010 |                             1110
                 wr_csum |                             1011 |                             1111
              wait_tlast |                             1100 |                             1010
              wait_delay |                             1101 |                             1100
             wr_hdr_only |                             1110 |                             1011
           wait_complete |                             1111 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fcsum_wr_cs_reg' using encoding 'sequential' in module 'tx_csum_full_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                 txd_prm |                        000000010 |                             0001
                 txd_wrt |                        000000100 |                             0010
                mem_full |                        000001000 |                             0011
               wait_csum |                        000010000 |                             0111
                wait_wr1 |                        000100000 |                             0101
                wait_wr2 |                        001000000 |                             0110
                clr_full |                        010000000 |                             0100
      wait_compare_cmplt |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_wr_cs_reg' using encoding 'one-hot' in module 'tx_csum_full_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            txc_addr2_wr |                             0000 |                             0000
            txc_addr0_wr |                             0001 |                             0001
           wait_wr_cmplt |                             0010 |                             0010
                 txc_wd0 |                             0011 |                             0011
                 txc_wd1 |                             0100 |                             0100
                 txc_wd2 |                             0101 |                             0110
                 txc_wd3 |                             0110 |                             0111
                 txc_wd4 |                             0111 |                             1000
                 txc_wd5 |                             1000 |                             1010
wait_addr0_compare_cmplt |                             1001 |                             1001
          wait_txd_cmplt |                             1010 |                             1011
         wr_txd_end_pntr |                             1011 |                             1111
           wait_csum_end |                             1100 |                             1110
             wr_txc_pntr |                             1101 |                             1101
            wait_txd_mem |                             1110 |                             1100
wait_addr2_compare_cmplt |                             1111 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_wr_cs_reg' using encoding 'sequential' in module 'tx_csum_full_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         get_txc_wr_pntr |                              000 |                              000
            get_end_pntr |                              001 |                              001
          set_txcrd_pntr |                              010 |                              010
          get_txdwr_pntr |                              011 |                              011
          set_txdrd_pntr |                              100 |                              100
           wait_txd_done |                              101 |                              101
               get_addr3 |                              110 |                              110
         wait_addr3_pntr |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txc_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                            00000
                  get_b1 |                             0001 |                            01001
                  get_b2 |                             0010 |                            01010
                  get_b3 |                             0011 |                            01011
                  get_b4 |                             0100 |                            01100
              wait_trdy2 |                             0101 |                            01101
              wait_trdy3 |                             0110 |                            01110
              check_done |                             0111 |                            10000
               wait_last |                             1000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txd_rd_cs_reg' using encoding 'sequential' in module 'tx_emac_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             0010 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_10_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        idle_or_preamble |                      00000000001 |                             0000
          wait_for_start |                      00000000010 |                             0001
                opcode_1 |                      00000000100 |                             0010
                opcode_2 |                      00000001000 |                             0011
                ld_phyad |                      00000010000 |                             0100
                ld_regad |                      00000100000 |                             0101
                    ta_1 |                      00001000000 |                             0110
                    ta_2 |                      00010000000 |                             0111
                  data_1 |                      00100000000 |                             1000
                  data_2 |                      01000000000 |                             1001
                  data_3 |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'MDIO_INTERFACE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            loss_of_sync |                             0000 |                             0000
          comma_detect_1 |                             0001 |                             0001
           aquire_sync_1 |                             0010 |                             0010
          comma_detect_2 |                             0011 |                             0011
           aquire_sync_2 |                             0100 |                             0100
          comma_detect_3 |                             0101 |                             0101
         sync_acquired_1 |                             0110 |                             0110
         sync_acquired_2 |                             0111 |                             0111
        sync_acquired_2a |                             1001 |                             1000
         sync_acquired_3 |                             1000 |                             1001
        sync_acquired_3a |                             1011 |                             1010
         sync_acquired_4 |                             1010 |                             1011
        sync_acquired_4a |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SYNCHRONISE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                             0000
                 iSTATE0 |                  000000000000010 |                             0001
                 iSTATE1 |                  000000000000100 |                             0010
                 iSTATE2 |                  000000000001000 |                             0011
                 iSTATE3 |                  000000000010000 |                             0100
                 iSTATE4 |                  000000000100000 |                             0101
                 iSTATE5 |                  000000001000000 |                             0110
                 iSTATE6 |                  000000010000000 |                             0111
                 iSTATE7 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE9 |                  000010000000000 |                             1010
                iSTATE10 |                  000100000000000 |                             1011
                iSTATE11 |                  001000000000000 |                             1100
                iSTATE12 |                  010000000000000 |                             1101
                iSTATE13 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.RX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                  000000000000001 |                             0000
                 iSTATE0 |                  000000000000010 |                             0001
                 iSTATE1 |                  000000000000100 |                             0010
                 iSTATE2 |                  000000000001000 |                             0011
                 iSTATE3 |                  000000000010000 |                             0100
                 iSTATE4 |                  000000000100000 |                             0101
                 iSTATE5 |                  000000001000000 |                             0110
                 iSTATE6 |                  000000010000000 |                             0111
                 iSTATE7 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE9 |                  000010000000000 |                             1010
                iSTATE10 |                  000100000000000 |                             1011
                iSTATE11 |                  001000000000000 |                             1100
                iSTATE12 |                  010000000000000 |                             1101
                iSTATE13 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'USE_ROCKET_IO.TX_RST_SM_reg' using encoding 'one-hot' in module 'GPCS_PMA_GEN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
        fetch_descriptor |                               01 |                               01
                  iSTATE |                               10 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mm2s_cs_reg' using encoding 'sequential' in module 'axi_dma_mm2s_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
        fetch_descriptor |                              001 |                              001
            get_rxlength |                              010 |                              010
             cmpr_length |                              011 |                              011
            execute_xfer |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SM_FOR_LENGTH.s2mm_cs_reg' using encoding 'sequential' in module 'axi_dma_s2mm_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                scl_idle |                             0000 |                             0000
              start_wait |                             0001 |                             0001
                   start |                             0010 |                             0010
              start_edge |                             0011 |                             0011
            scl_low_edge |                             0100 |                             0100
                 scl_low |                             0101 |                             0101
           scl_high_edge |                             0110 |                             0110
                scl_high |                             0111 |                             0111
               stop_edge |                             1000 |                             1000
               stop_wait |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                  header |                          0000010 |                              001
              ack_header |                          0000100 |                              010
                rcv_data |                          0001000 |                              011
                ack_data |                          0100000 |                              100
               xmit_data |                          0010000 |                              101
                wait_ack |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__xdcDup__4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  M_IDLE |                              000 |                              000
                M_ISSUE1 |                              001 |                              001
              M_WRITING1 |                              010 |                              011
              M_AW_STALL |                              011 |                              010
              M_AW_DONE1 |                              100 |                              110
                M_ISSUE2 |                              101 |                              111
              M_WRITING2 |                              110 |                              101
              M_AW_DONE2 |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mi_state_reg' using encoding 'sequential' in module 'axi_dwidth_converter_v2_1_15_w_upsizer_pktfifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_14_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3971] The signal RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           directcompare |                            00000 |                            00000
             searchstart |                            00001 |                            00010
                  search |                            01001 |                            00011
                   found |                            00111 |                            00101
               founddone |                            01000 |                            00110
                notfound |                            01010 |                            00111
                 writelo |                            00010 |                            01110
            writehicheck |                            00011 |                            01000
                 writehi |                            01100 |                            01001
           writehiinvala |                            01101 |                            01011
           writehiinvalb |                            01111 |                            01100
          writehidirecta |                            01110 |                            01010
          writehidirectb |                            10000 |                            01101
                  readhi |                            00100 |                            10000
                  readlo |                            00101 |                            10001
                  iSTATE |                            10010 |                            11111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'MMU_UTLB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:20:41 ; elapsed = 00:20:50 . Memory (MB): peak = 3587.660 ; gain = 3179.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |axi_ad9371_tx__GB0                           |           1|     25169|
|2     |axi_ad9371_tx__GB1                           |           1|     22348|
|3     |axi_ad9371__GC0                              |           1|     21832|
|4     |axi_adxcvr                                   |           2|     14366|
|5     |ddr4_phy_v2_2_0_pll__GC0                     |           1|        11|
|6     |system_axi_ddr_cntrl_0_phy_ddr4__GC0         |           1|      7048|
|7     |ddr4_v2_2_3_mc__GB0                          |           1|     46464|
|8     |ddr4_v2_2_3_mc__GB1                          |           1|     11839|
|9     |ddr4_v2_2_3_cal_addr_decode__GB0             |           1|     35234|
|10    |ddr4_v2_2_3_cal_addr_decode__GB1             |           1|     16907|
|11    |ddr4_v2_2_3_cal_addr_decode__GB2             |           1|     13187|
|12    |ddr4_v2_2_3_cal__GC0                         |           1|      3136|
|13    |ddr4_v2_2_3_cal_pi__GB0                      |           1|     27449|
|14    |ddr4_v2_2_3_cal_pi__GB1                      |           1|      9304|
|15    |ddr4_v2_2_3_cal_pi__GB2                      |           1|     13956|
|16    |ddr4_v2_2_3_cal_pi__GB3                      |           1|     13956|
|17    |ddr4_v2_2_3_cal_pi__GB4                      |           1|     18609|
|18    |ddr4_v2_2_3_cal_top__GC0                     |           1|      3478|
|19    |system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0   |           1|     24349|
|20    |system_axi_ddr_cntrl_0_ddr4__GC0             |           1|      6258|
|21    |bd_55cd_pcs_pma_0_serdes_1_to_10_ser8__GC0   |           1|     20122|
|22    |bd_55cd_pcs_pma_0_serdes_10_to_1_ser8__GC0   |           1|       129|
|23    |bd_55cd_pcs_pma_0_lvds_transceiver_ser8__GC0 |           1|       659|
|24    |bd_55cd_pcs_pma_0_block__GC0                 |           1|      3030|
|25    |bd_55cd_pcs_pma_0_sgmii_phy_clk_gen__GC0     |           1|        13|
|26    |bd_55cd_pcs_pma_0_sgmii_phy_reset_gen        |           1|        19|
|27    |bd_55cd__GC0                                 |           1|     35494|
|28    |system_axi_mem_interconnect_0__GB0           |           1|     53640|
|29    |s00_couplers_imp_NYY8AY                      |           1|     13892|
|30    |system_axi_mem_interconnect_0__GB2           |           1|     27784|
|31    |system_axi_mem_interconnect_0__GB3           |           1|     25575|
|32    |system_axi_mem_interconnect_0__GB4           |           1|     32567|
|33    |util_cpack_mux                               |           3|     25050|
|34    |util_cpack__GC0                              |           1|      3887|
|35    |util_cpack__parameterized0__GC0              |           1|      3706|
|36    |util_upack_dmx                               |           2|     31660|
|37    |util_upack__GC0                              |           1|      4986|
|38    |system__GCB0                                 |           1|     34675|
|39    |system__GCB1                                 |           1|     20216|
|40    |system__GCB2                                 |           1|     13438|
|41    |system__GCB3                                 |           1|     28288|
|42    |system__GCB4                                 |           1|     13706|
|43    |system_top__GC0                              |           1|        92|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design system_top has port fan_pwm driven by constant 1
INFO: [Synth 8-3971] The signal mem_inst/gen_mem[0].inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[928] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[824] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[720] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[616] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[512] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[408] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[304] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[920] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[816] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[712] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[608] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[504] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[296] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[912] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[808] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[704] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[600] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[288] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[904] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[800] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[696] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[592] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[1000] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[896] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[792] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[688] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[584] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[992] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[888] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[784] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[680] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[576] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[984] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[880] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[776] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[672] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[568] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[464] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[976] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[872] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[768] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[664] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[560] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[456] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[144] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[968] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[864] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[760] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[656] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[552] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[448] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[960] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[856] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[752] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[648] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[544] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[440] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[128] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_system_wrapper/system_i /axi_ddr_cntrl/inst/\u_ddr4_mem_intfc/u_mig_ddr4_phy /insti_1/\phy2clb_rd_dq_r1_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[0]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[1]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[2]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[3]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[4]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[5]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[6]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[7]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[8]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[9]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[10]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[11]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[30]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[31]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[12]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[13]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[14]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[15]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[16]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[17]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[32]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[33]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[34]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[35]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[36]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[37]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[38]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[39]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[40]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[41]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[42]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[43]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[44]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[45]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[46]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[47]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[18]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[19]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[20]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[21]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[22]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[23]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[48]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[49]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[50]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[51]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[52]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[53]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[54]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[150]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[55]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[151]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[56]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[152]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[57]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[153]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[58]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[154]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[59]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[155]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[60]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[156]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[61]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[157]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[62]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[158]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[63]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[159]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[24]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[25]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[26]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[56]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[27]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[57]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[28]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[58]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[29]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_addr_reg[59]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[64]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[144]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[65]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[145]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[66]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[146]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[67]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[147]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[68]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[148]'
INFO: [Synth 8-3886] merging instance 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[69]' (FD) to 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/insti_1/clb2riu_wr_data_reg[149]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_LP_ADV_ABILITY_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_SET_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/TRANSMITTER/TX_CONFIG_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[16]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[13]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[11]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_RX_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[11]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.AN_NP_TX_REG_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/TX_CONFIG_REG_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_REG_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_CONFIG_VAL_EN_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[15]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[13]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_ADV_REG_WITH_AN.AN_ADV_REG_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG1_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/C_HDR_REMOVED_REG_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASEX_REMOTE_FAULT_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[12]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[11]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[10]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[9]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[8]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[7]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[6]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[5]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[4]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[3]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[2]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_TIMER_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_BUFERR_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_RUDI_INVALID_REG_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MASK_RUDI_CLKCOR_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_SNAPSHOT_reg[14]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/BASE_OR_NP_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/AN_NP_TX_REG_WITH_AN.NP_LOADED_SET_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_NP_LOADED_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/IDLE_INSERTED_REG3_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_MANAGEMENT.MDIO/CLEAR_PAGE_RECEIVED_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_CLEAR_REG1_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/MR_PAGE_RX_CLEAR_REG2_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[0]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.NO_1588.RECLOCK_MGT_SIGNALS_TXOUTCLK.RXBUFSTATUS_INT_reg[1]) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-3332] Sequential element (gpcs_pma_inst/USE_ROCKET_IO.TXBUFERR_INT_reg) is unused and will be removed from module gig_ethernet_pcs_pma_v16_1_2.
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_1_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_1_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:105]
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_2_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_2_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:106]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/dds_scale_1_d_reg[15:0]' into 'i_dds_0/dds_scale_1_d_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:80]
INFO: [Synth 8-4471] merging register 'i_dds_1/dds_scale_0_d_reg[15:0]' into 'i_dds_0/dds_scale_0_d_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/ddata_out_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/ddata_out_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_1_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_1_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:105]
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_2_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_2_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:106]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_0/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_0/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_scale/p1_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p1_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
INFO: [Synth 8-4471] merging register 'i_dds_1/i_dds_1_1/i_dds_scale/p2_ddata_reg[0:0]' into 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/p2_ddata_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
INFO: [Synth 8-4471] merging register 'i_dds_1/dds_scale_1_d_reg[15:0]' into 'i_dds_0/dds_scale_1_d_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:80]
INFO: [Synth 8-4471] merging register 'i_dds_1/dds_scale_0_d_reg[15:0]' into 'i_dds_0/dds_scale_0_d_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds.v:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/ddata_out_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_0/i_mul_i/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/ddata_out_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/p2_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ad_iqcor_1/i_mul_i/p1_ddata_reg' and it is trimmed from '17' to '16' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/s1_data_p_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:110]
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_1_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_1_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:105]
INFO: [Synth 8-4471] merging register 'i_ad_iqcor_0/iqcor_coeff_2_r_reg[15:0]' into 'i_ad_iqcor_1/iqcor_coeff_2_r_reg[15:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_iqcor.v:106]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/ddata_out_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:65]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p2_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:64]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/p1_ddata_reg' and it is trimmed from '18' to '17' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/xilinx/common/ad_mul.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_dds_0/i_dds_1_0/i_dds_sine/s1_data_n_reg' and it is trimmed from '32' to '30' bits. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/common/ad_dds_sine.v:111]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "up_addr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:964]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:965]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/rtl/controller/ddr4_v2_2_mc_group.sv:881]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O11[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O11[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O11[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port O11[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB0 has port eccMultiple[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (u_ddr_mc_odt/odt_shift_reg[0][0]) is unused and will be removed from module ddr4_v2_2_3_mc_ctl.
WARNING: [Synth 8-3332] Sequential element (int_refLRank_reg[0]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
WARNING: [Synth 8-3332] Sequential element (um_wait_cntr_reg[9]) is unused and will be removed from module ddr4_v2_2_3_mc_ref.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB1 has port win_l_rank_cas[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_3_mc__GB1 has port readMode driven by constant 0
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r1_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ddr4_v2_2_3_cal_addr_decode__GB0 has port P[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r0_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r2_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cal_r3_status" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ddr4_v2_2_3_cal_pi__GB0 has port rdDataEnd driven by constant 1
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[7] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[6] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[5] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[4] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[3] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[2] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[1] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[0] driven by constant 0
WARNING: [Synth 8-3917] design system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0 has port lr[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/71f3/hdl/axi_datamover_v5_1_vh_rfs.vhd:21587]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5545] ROM "Using_TLBS.ITLB_I/TLBLO1" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.ITLB_I/TLBLO0" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[2]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[3]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[1]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Using_TLBS.DTLB_I/TLBLO_reg[0]" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:25:16 ; elapsed = 00:25:29 . Memory (MB): peak = 3747.527 ; gain = 3339.344
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |axi_ad9371_tx__GB0                           |           1|     18532|
|2     |axi_ad9371_tx__GB1                           |           1|     16658|
|3     |axi_ad9371__GC0                              |           1|     16036|
|4     |axi_adxcvr                                   |           2|      7677|
|5     |ddr4_phy_v2_2_0_pll__GC0                     |           1|        11|
|6     |system_axi_ddr_cntrl_0_phy_ddr4__GC0         |           1|      4168|
|7     |ddr4_v2_2_3_mc__GB0                          |           1|     22423|
|8     |ddr4_v2_2_3_mc__GB1                          |           1|      5337|
|9     |ddr4_v2_2_3_cal_addr_decode__GB0             |           1|     14593|
|10    |ddr4_v2_2_3_cal_addr_decode__GB1             |           1|      4509|
|11    |ddr4_v2_2_3_cal_addr_decode__GB2             |           1|      1190|
|12    |ddr4_v2_2_3_cal__GC0                         |           1|      1461|
|13    |ddr4_v2_2_3_cal_pi__GB0                      |           1|      7676|
|14    |ddr4_v2_2_3_cal_pi__GB1                      |           1|      1003|
|15    |ddr4_v2_2_3_cal_pi__GB2                      |           1|      1674|
|16    |ddr4_v2_2_3_cal_pi__GB3                      |           1|      1674|
|17    |ddr4_v2_2_3_cal_pi__GB4                      |           1|      2233|
|18    |ddr4_v2_2_3_cal_top__GC0                     |           1|      2475|
|19    |system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0   |           1|     15986|
|20    |system_axi_ddr_cntrl_0_ddr4__GC0             |           1|      6929|
|21    |bd_55cd_pcs_pma_0_serdes_1_to_10_ser8__GC0   |           1|      1449|
|22    |bd_55cd_pcs_pma_0_serdes_10_to_1_ser8__GC0   |           1|       115|
|23    |bd_55cd_pcs_pma_0_lvds_transceiver_ser8__GC0 |           1|       477|
|24    |bd_55cd_pcs_pma_0_block__GC0                 |           1|      1799|
|25    |bd_55cd_pcs_pma_0_sgmii_phy_clk_gen__GC0     |           1|         5|
|26    |bd_55cd_pcs_pma_0_sgmii_phy_reset_gen        |           1|        19|
|27    |bd_55cd__GC0                                 |           1|     21531|
|28    |system_axi_mem_interconnect_0__GB0           |           1|     25774|
|29    |s00_couplers_imp_NYY8AY                      |           1|      7218|
|30    |system_axi_mem_interconnect_0__GB2           |           1|     14436|
|31    |system_axi_mem_interconnect_0__GB3           |           1|     12721|
|32    |system_axi_mem_interconnect_0__GB4           |           1|     16579|
|33    |util_cpack_mux                               |           3|     16346|
|34    |util_cpack__GC0                              |           1|      2258|
|35    |util_cpack__parameterized0__GC0              |           1|      1262|
|36    |util_upack_dmx                               |           2|     15681|
|37    |util_upack__GC0                              |           1|      2949|
|38    |system__GCB0                                 |           1|     19850|
|39    |system__GCB1                                 |           1|      8881|
|40    |system__GCB2                                 |           1|      9656|
|41    |system__GCB3                                 |           1|     15188|
|42    |system__GCB4                                 |           1|      9273|
|43    |system_top__GC0                              |           1|        91|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_mb/U0/Reset' to pin 'sys_rstgen/U0/FDRE_inst/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_mb/U0/Interrupt' to pin 'axi_intc/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 308 of e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc:308]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 44 of e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc:44]
INFO: [Synth 8-5578] Moved timing constraint from pin 'mac/inst/mdio_o' to pin 'mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_out_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'mac/inst/mdio_t' to pin 'mac/inst/bd_55cd_mac_0_core/man_block.managen/mdio_enabled.phy/mdio_tristate_reg/Q'
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 16 of e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc:16]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 17 of e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc:17]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 18 of e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc:18]
INFO: [Synth 8-5578] Moved timing constraint from pin 'auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 'auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 's09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst' to pin 's09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset_inferred/i_0/O'
INFO: [Synth 8-5819] Moved 19 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:25:38 ; elapsed = 00:25:55 . Memory (MB): peak = 4104.777 ; gain = 3696.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/serdes_1_to_10_ser8_ii_0/\reset_rxclk_div4_1/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/serdes_1_to_10_ser8_ii_0/\reset_sync_rxclk_div4/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/serdes_1_to_10_ser8_ii_0/\reset_sync_rxclk_div4/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/serdes_1_to_10_ser8_ii_0/\reset_rxclk_div4_1/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:26:23 ; elapsed = 00:26:40 . Memory (MB): peak = 4431.672 ; gain = 4023.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------------+------------+----------+
|      |RTL Partition                                |Replication |Instances |
+------+---------------------------------------------+------------+----------+
|1     |axi_ad9371_tx__GB0                           |           1|     18532|
|2     |axi_ad9371_tx__GB1                           |           1|     16658|
|3     |axi_ad9371__GC0                              |           1|     16036|
|4     |axi_adxcvr                                   |           2|      6641|
|5     |ddr4_phy_v2_2_0_pll__GC0                     |           1|        11|
|6     |system_axi_ddr_cntrl_0_phy_ddr4__GC0         |           1|      4168|
|7     |ddr4_v2_2_3_cal_addr_decode__GB0             |           1|     13376|
|8     |ddr4_v2_2_3_cal_addr_decode__GB1             |           1|      3459|
|9     |ddr4_v2_2_3_cal_addr_decode__GB2             |           1|       793|
|10    |ddr4_v2_2_3_cal__GC0                         |           1|      1343|
|11    |ddr4_v2_2_3_cal_pi__GB0                      |           1|      7664|
|12    |ddr4_v2_2_3_cal_pi__GB1                      |           1|      1003|
|13    |ddr4_v2_2_3_cal_pi__GB2                      |           1|      1674|
|14    |ddr4_v2_2_3_cal_pi__GB3                      |           1|      1674|
|15    |ddr4_v2_2_3_cal_pi__GB4                      |           1|      2233|
|16    |ddr4_v2_2_3_cal_top__GC0                     |           1|      2099|
|17    |system_axi_ddr_cntrl_0_ddr4_mem_intfc__GC0   |           1|     15923|
|18    |system_axi_ddr_cntrl_0_ddr4__GC0             |           1|      6922|
|19    |bd_55cd_pcs_pma_0_serdes_1_to_10_ser8__GC0   |           1|      1241|
|20    |bd_55cd_pcs_pma_0_serdes_10_to_1_ser8__GC0   |           1|       115|
|21    |bd_55cd_pcs_pma_0_lvds_transceiver_ser8__GC0 |           1|       477|
|22    |bd_55cd_pcs_pma_0_block__GC0                 |           1|      1799|
|23    |bd_55cd_pcs_pma_0_sgmii_phy_clk_gen__GC0     |           1|         5|
|24    |bd_55cd_pcs_pma_0_sgmii_phy_reset_gen        |           1|        19|
|25    |bd_55cd__GC0                                 |           1|     21531|
|26    |system_axi_mem_interconnect_0__GB0           |           1|     25774|
|27    |s00_couplers_imp_NYY8AY                      |           1|      7218|
|28    |system_axi_mem_interconnect_0__GB2           |           1|     14436|
|29    |system_axi_mem_interconnect_0__GB3           |           1|     12721|
|30    |system_axi_mem_interconnect_0__GB4           |           1|     16579|
|31    |util_cpack_mux                               |           1|       918|
|32    |util_cpack__GC0                              |           1|      2258|
|33    |util_cpack__parameterized0__GC0              |           1|      1262|
|34    |util_upack_dmx                               |           1|      1563|
|35    |util_upack__GC0                              |           1|      2949|
|36    |system__GCB0                                 |           1|     19850|
|37    |system__GCB1                                 |           1|      8881|
|38    |system__GCB2                                 |           1|      9656|
|39    |system__GCB3                                 |           1|     15168|
|40    |system__GCB4                                 |           1|      9273|
|41    |system_top__GC0                              |           1|        91|
|42    |util_cpack_mux__1                            |           2|       211|
|43    |util_upack_dmx__1                            |           1|      1560|
|44    |system_axi_ddr_cntrl_0_ddr4_GT0              |           1|     18440|
+------+---------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s09_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s04_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s04_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s07_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s08_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s03_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s01_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s09_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s04_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s07_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s08_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s03_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s01_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-139] cannot merge instances \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_sync_rxclk_div4/reset_sync1  and \i_system_wrapper/system_i /axi_ethernet/inst/pcs_pma/inst/\pcs_pma_block_i/lvds_transceiver_mw/serdes_1_to_10_ser8_i/reset_rxclk_div4_1/reset_sync1  because of non-equivalent assertions
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s00_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s02_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s06_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s09_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s05_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s04_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s07_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s08_couplers/auto_us_cc_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s03_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\i_system_wrapper/system_i /axi_mem_interconnect/\s01_couplers/auto_us_df /inst/\gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar /\inst_fifo_gen/inverted_reset ' with timing assertions on output pin 'O'
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/axi_ad9371_rx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/RAM_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:27:57 ; elapsed = 00:28:16 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_RAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_CAS_cmd_reg_inv.
INFO: [Synth 8-5365] Flop u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg is being inverted and renamed to u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_WE_cmd_reg_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr4_mem_intfc/u_ddr_cal_top/calDone . Fanout reduced from 768 to 48 by creating 16 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [5]. Fanout reduced from 94 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [4]. Fanout reduced from 94 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [3]. Fanout reduced from 94 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [2]. Fanout reduced from 100 to 18 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [1]. Fanout reduced from 101 to 15 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \addr_filter_top/address_filter_inst/counter [0]. Fanout reduced from 102 to 15 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg . Fanout reduced from 323 to 4 by creating 80 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [0]. Fanout reduced from 30 to 4 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [3]. Fanout reduced from 24 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 25 to 4 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 28 to 4 by creating 6 replicas.
INFO: [Synth 8-5778] max_fanout handling on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int . Fanout reduced from 43 to 31 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/gate_tready . Fanout reduced from 5 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [1]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [2]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/next_tx_state [3]. Fanout reduced from 11 to 4 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep__0_n_0 . Fanout reduced from 8 to 4 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state_reg[3]_rep_n_0 . Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [2]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 4 on net \no_avb_tx_axi_intf.tx_axi_shim/tx_state [1]. Fanout reduced from 6 to 3 by creating 1 replicas.
INFO: [Synth 8-5777] Ignored max_fanout on net \no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int  because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \i_lmfc/sysref_r_reg  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9836]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9836]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:788]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12428]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:12388]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9955]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9804]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9804]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9804]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9804]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9804]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9751]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9827]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9827]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9827]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9827]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10014]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9837]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9833]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9833]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9833]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9833]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/3ed1/hdl/axi_register_slice_v2_1_vl_rfs.v:786]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9832]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9835]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9835]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9835]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:9835]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ipshared/1cdc/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:10028]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:28:09 ; elapsed = 00:28:28 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:28:10 ; elapsed = 00:28:29 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:28:34 ; elapsed = 00:28:54 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:28:35 ; elapsed = 00:28:55 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:28:43 ; elapsed = 00:29:02 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:28:44 ; elapsed = 00:29:03 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |       112|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |DSP48E             |     1|
|2     |DSP48E__1          |     1|
|3     |DSP48E__10         |     1|
|4     |DSP48E__100        |     1|
|5     |DSP48E__101        |     1|
|6     |DSP48E__102        |     1|
|7     |DSP48E__103        |     1|
|8     |DSP48E__104        |     1|
|9     |DSP48E__105        |     1|
|10    |DSP48E__106        |     1|
|11    |DSP48E__107        |     1|
|12    |DSP48E__108        |     1|
|13    |DSP48E__109        |     1|
|14    |DSP48E__11         |     1|
|15    |DSP48E__110        |     1|
|16    |DSP48E__111        |     1|
|17    |DSP48E__12         |     1|
|18    |DSP48E__13         |     1|
|19    |DSP48E__14         |     1|
|20    |DSP48E__15         |     1|
|21    |DSP48E__16         |     1|
|22    |DSP48E__17         |     1|
|23    |DSP48E__18         |     1|
|24    |DSP48E__19         |     1|
|25    |DSP48E__2          |     1|
|26    |DSP48E__20         |     1|
|27    |DSP48E__21         |     1|
|28    |DSP48E__22         |     1|
|29    |DSP48E__23         |     1|
|30    |DSP48E__24         |     1|
|31    |DSP48E__25         |     1|
|32    |DSP48E__26         |     1|
|33    |DSP48E__27         |     1|
|34    |DSP48E__28         |     1|
|35    |DSP48E__29         |     1|
|36    |DSP48E__3          |     1|
|37    |DSP48E__30         |     1|
|38    |DSP48E__31         |     1|
|39    |DSP48E__32         |     1|
|40    |DSP48E__33         |     1|
|41    |DSP48E__34         |     1|
|42    |DSP48E__35         |     1|
|43    |DSP48E__36         |     1|
|44    |DSP48E__37         |     1|
|45    |DSP48E__38         |     1|
|46    |DSP48E__39         |     1|
|47    |DSP48E__4          |     1|
|48    |DSP48E__40         |     1|
|49    |DSP48E__41         |     1|
|50    |DSP48E__42         |     1|
|51    |DSP48E__43         |     1|
|52    |DSP48E__44         |     1|
|53    |DSP48E__45         |     1|
|54    |DSP48E__46         |     1|
|55    |DSP48E__47         |     1|
|56    |DSP48E__48         |     1|
|57    |DSP48E__49         |     1|
|58    |DSP48E__5          |     1|
|59    |DSP48E__50         |     1|
|60    |DSP48E__51         |     1|
|61    |DSP48E__52         |     1|
|62    |DSP48E__53         |     1|
|63    |DSP48E__54         |     1|
|64    |DSP48E__55         |     1|
|65    |DSP48E__56         |     1|
|66    |DSP48E__57         |     1|
|67    |DSP48E__58         |     1|
|68    |DSP48E__59         |     1|
|69    |DSP48E__6          |     1|
|70    |DSP48E__60         |     1|
|71    |DSP48E__61         |     1|
|72    |DSP48E__62         |     1|
|73    |DSP48E__63         |     1|
|74    |DSP48E__64         |     1|
|75    |DSP48E__65         |     1|
|76    |DSP48E__66         |     1|
|77    |DSP48E__67         |     1|
|78    |DSP48E__68         |     1|
|79    |DSP48E__69         |     1|
|80    |DSP48E__7          |     1|
|81    |DSP48E__70         |     1|
|82    |DSP48E__71         |     1|
|83    |DSP48E__72         |     1|
|84    |DSP48E__73         |     1|
|85    |DSP48E__74         |     1|
|86    |DSP48E__75         |     1|
|87    |DSP48E__76         |     1|
|88    |DSP48E__77         |     1|
|89    |DSP48E__78         |     1|
|90    |DSP48E__79         |     1|
|91    |DSP48E__8          |     1|
|92    |DSP48E__80         |     1|
|93    |DSP48E__81         |     1|
|94    |DSP48E__82         |     1|
|95    |DSP48E__83         |     1|
|96    |DSP48E__84         |     1|
|97    |DSP48E__85         |     1|
|98    |DSP48E__86         |     1|
|99    |DSP48E__87         |     1|
|100   |DSP48E__88         |     1|
|101   |DSP48E__89         |     1|
|102   |DSP48E__9          |     1|
|103   |DSP48E__90         |     1|
|104   |DSP48E__91         |     1|
|105   |DSP48E__92         |     1|
|106   |DSP48E__93         |     1|
|107   |DSP48E__94         |     1|
|108   |DSP48E__95         |     1|
|109   |DSP48E__96         |     1|
|110   |DSP48E__97         |     1|
|111   |DSP48E__98         |     1|
|112   |DSP48E__99         |     1|
|113   |AND2B1L            |     5|
|114   |BITSLICE_CONTROL   |     8|
|115   |BITSLICE_CONTROL_1 |     8|
|116   |BITSLICE_CONTROL_2 |     4|
|117   |BSCANE2            |     1|
|118   |BUFG               |    26|
|119   |BUFGCE_DIV         |     1|
|120   |BUFG_GT            |     8|
|121   |CARRY8             |   838|
|122   |DSP48E1            |    15|
|123   |GTHE3_CHANNEL      |     4|
|124   |GTHE3_COMMON       |     1|
|125   |HPIO_VREF          |     8|
|126   |IBUFDS_GTE3        |     1|
|127   |IDELAYE3           |     2|
|128   |IDELAYE3_1         |     1|
|129   |ISERDESE3          |     2|
|130   |LUT1               |  2815|
|131   |LUT2               | 12846|
|132   |LUT3               | 12879|
|133   |LUT4               | 10292|
|134   |LUT5               | 12948|
|135   |LUT6               | 23003|
|136   |LUT6_2             |   143|
|137   |MMCME2_ADV         |     1|
|138   |MMCME3_ADV         |     1|
|139   |MMCME3_ADV_1       |     1|
|140   |MMCME3_ADV_2       |     2|
|141   |MULT_AND           |     2|
|142   |MUXCY              |   227|
|143   |MUXCY_L            |   634|
|144   |MUXF7              |  1479|
|145   |MUXF8              |     4|
|146   |ODELAYE3_1         |     1|
|147   |OSERDESE3          |     1|
|148   |PLLE3_ADV          |     3|
|149   |RAM32M             |   224|
|150   |RAM32M16           |   122|
|151   |RAM32X1D           |    32|
|152   |RAM64M8            |    61|
|153   |RAM64X1D           |   160|
|154   |RAMB18E1           |   112|
|155   |RAMB18E2_3         |     1|
|156   |RAMB18E2_4         |     1|
|157   |RAMB18E2_5         |     1|
|158   |RAMB18E2_6         |     4|
|159   |RAMB36E2_1         |    16|
|160   |RAMB36E2_10        |     1|
|161   |RAMB36E2_11        |     1|
|162   |RAMB36E2_12        |     4|
|163   |RAMB36E2_13        |     1|
|164   |RAMB36E2_14        |     4|
|165   |RAMB36E2_15        |    32|
|166   |RAMB36E2_16        |     1|
|167   |RAMB36E2_17        |     1|
|168   |RAMB36E2_18        |     2|
|169   |RAMB36E2_19        |     4|
|170   |RAMB36E2_2         |     8|
|171   |RAMB36E2_3         |     2|
|172   |RAMB36E2_4         |     2|
|173   |RAMB36E2_5         |     2|
|174   |RAMB36E2_6         |    56|
|175   |RAMB36E2_8         |     2|
|176   |RIU_OR             |    10|
|177   |RXTX_BITSLICE      |    72|
|178   |RXTX_BITSLICE_1    |    22|
|179   |RXTX_BITSLICE_2    |    11|
|180   |SRL16              |     9|
|181   |SRL16E             |  1653|
|182   |SRL16E_10          |     1|
|183   |SRL16E_11          |     1|
|184   |SRL16E_2           |     1|
|185   |SRL16E_3           |     1|
|186   |SRL16E_4           |     1|
|187   |SRL16E_5           |     1|
|188   |SRL16E_6           |     4|
|189   |SRL16E_7           |     2|
|190   |SRL16E_8           |     1|
|191   |SRL16E_9           |     1|
|192   |SRLC16E            |     8|
|193   |SRLC32E            |   567|
|194   |TX_BITSLICE_TRI    |    20|
|195   |XORCY              |   386|
|196   |FD                 |    50|
|197   |FDCE               |  8593|
|198   |FDC_1              |     1|
|199   |FDE                |    64|
|200   |FDP                |    60|
|201   |FDPE               |   529|
|202   |FDR                |   902|
|203   |FDRE               | 66884|
|204   |FDRE_1             |     1|
|205   |FDS                |     6|
|206   |FDSE               |  2289|
|207   |IBUF               |     3|
|208   |IBUFDS             |     3|
|209   |IBUFDS_DIFF_OUT    |     1|
|210   |IBUFGDS            |     1|
|211   |IOBUF              |    48|
|212   |IOBUFDS            |     8|
|213   |IOBUFE3            |    72|
|214   |OBUF               |    33|
|215   |OBUFDS             |     4|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:28:44 ; elapsed = 00:29:03 . Memory (MB): peak = 4440.895 ; gain = 4032.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:35 ; elapsed = 00:26:38 . Memory (MB): peak = 4440.895 ; gain = 2709.168
Synthesis Optimization Complete : Time (s): cpu = 00:28:44 ; elapsed = 00:29:04 . Memory (MB): peak = 4440.895 ; gain = 4032.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5821 Unisim elements for replacement
WARNING: [Netlist 29-179] The Dynamic Reconfiguration Ports (DADDR, DCLK, DEN, DI, DWE) are connected on MMCM/PLL instance 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_mmcm_drp/i_mmcm'. DRP data, address and features may have changed, leading to simulation and behavioral differences in the targeted device. If dynamic reconfiguration is intended to be used in the design, it is suggested to update the design to use the proper MMCME3_ADV component and make any necessary design changes to get the desired results.
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'adc_os_data_iq_q0_s[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'adc_os_data_iq_q0_s[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'adc_os_data_iq_i0_s[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'adc_os_data_iq_i0_s[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'data_int_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[31][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[31][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[31][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[15][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'dac_data_iq_out_reg[31][15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'A[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[15]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'B[0]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
WARNING: [Netlist 29-100] The DSP48E2 multiplier has increased from 25x18 to 27x18, so automatic retargeting of DSP48E1 primitives when USE_MULT=MULTIPLY requires sign-extension of A[24] to A[25] and A[26]. Net 'Q[16]' has been sign-extended to pin(s) 'A[25]', 'A[26]' of instance 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1'
INFO: [Common 17-14] Message 'Netlist 29-100' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_tx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/BUFG_GT_SYNC for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_rx_bufg
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/BUFG_GT_SYNC_1 for BUFG_GT i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_tx_bufg
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2403 instances were transformed.
  (CARRY4) => CARRY8: 160 instances
  BUFG => BUFGCE: 26 instances
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 112 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 15 instances
  FD => FDRE: 50 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDP => FDPE: 60 instances
  FDR => FDRE: 902 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 6 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 48 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  MMCME2_ADV => MMCME3_ADV: 1 instances
  MULT_AND => LUT2: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 224 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 122 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 61 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  RAMB18E1 => RAMB18E2: 112 instances
  SRL16 => SRL16E: 9 instances

INFO: [Common 17-83] Releasing license: Synthesis
3783 Infos, 856 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:29:50 ; elapsed = 00:30:13 . Memory (MB): peak = 4440.895 ; gain = 4032.711
INFO: [Common 17-1381] The checkpoint 'E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/synth_1/system_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:31 . Memory (MB): peak = 4440.895 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_synth.rpt -pb system_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4440.895 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 12:26:18 2018...
[Thu Sep 20 12:26:19 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:31:08 . Memory (MB): peak = 1457.660 ; gain = 1.234
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcku040-ffva1156-2-e
INFO: [Netlist 29-17] Analyzing 3501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
WARNING: [Constraints 18-1062] Instance i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg has IOB = TRUE property, but it cannot be placed in an ILOGIC site. Instance i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg can not be placed in IN_FF of site BITSLICE_RX_TX_X0Y0 because the bel is occupied by i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg(port:). This could be caused by bel constraint conflict.
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/system_sys_mb_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dlmb_0/system_sys_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_dlmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_ilmb_0/system_sys_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/sys_ilmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2751.121 ; gain = 530.488
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc] for cell 'i_system_wrapper/system_i/sys_mb_debug/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_0/bd_02d8_microblaze_I_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_1/bd_02d8_rst_0_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_2/bd_02d8_ilmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_3/bd_02d8_dlmb_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/bd_0/ip/ip_10/bd_02d8_iomodule_0_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/ip_0/system_axi_ddr_cntrl_0_microblaze_mcs_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/system_axi_ddr_cntrl_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/par/system_axi_ddr_cntrl_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_rstgen_0/system_axi_ddr_cntrl_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ddr_cntrl_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/bd_55cd_eth_buf_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/bd_55cd_pcs_pma_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_2/synth/bd_55cd_pcs_pma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/pcs_pma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/system_axi_ethernet_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_iic_main/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_uart_0/system_axi_uart_0.xdc] for cell 'i_system_wrapper/system_i/axi_uart/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_timer_0/system_axi_timer_0.xdc] for cell 'i_system_wrapper/system_i/axi_timer/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_gpio_0/system_axi_gpio_0.xdc] for cell 'i_system_wrapper/system_i/axi_gpio/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_dacfifo/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_dacfifo_0/util_dacfifo_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_dacfifo/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_status_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_status'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_core_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/ad_rst_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_clkgen/inst/i_up_clkgen/i_mmcm_rst_reg'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/xilinx/common/up_xfer_cntrl_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/i_up_adc_channel/i_xfer_cntrl'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9371_xcvr/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_util_ad9371_xcvr_0/util_adxcvr_constr.xdc] for cell 'i_system_wrapper/system_i/util_ad9371_xcvr/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_jesd_rstgen_0/system_axi_ad9371_tx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_jesd_rstgen_0/system_axi_ad9371_rx_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_jesd_rstgen_0/system_axi_ad9371_rx_os_jesd_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_dma_rstgen_0/system_sys_dma_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/sys_dma_rstgen/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst/i_up_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_up_adc_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/xilinx/common/up_clock_mon_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_up_dac_common/i_clock_mon'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc]
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_constr.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_constr.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/common/kcu105/kcu105_system_lutram_constr.xdc]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_clkgen_0/bd/bd.tcl]
Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
Finished Sourcing Tcl File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/bd/bd.tcl]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp0/system_top.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp0/system_top.xdc]
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
INFO: [Timing 38-2] Deriving generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
all_fanin: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2825.688 ; gain = 21.488
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/eth_buf/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_1/synth/bd_55cd_mac_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet/inst/mac/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_dma_0/system_axi_ethernet_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_spi_0/system_axi_spi_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_spi/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_intc_0/system_axi_intc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_intc/U0'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/system_axi_ad9371_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_tx_dma_0/system_axi_ad9371_tx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_dma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/system_axi_ad9371_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_dma_0/system_axi_ad9371_rx_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_dma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/system_axi_ad9371_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ad9371_rx_os_dma_0/system_axi_ad9371_rx_os_dma_0_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_dma/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_1/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx_axi/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_1/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_axi_0/axi_jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx_axi/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_rx_0/jesd204_rx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_axi_0/axi_jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx_axi/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_tx_0/jesd204_tx_constr.xdc] for cell 'i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/m00_couplers/auto_cc/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/system_auto_us_cc_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_2/system_auto_us_cc_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/system_auto_us_cc_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_1/system_auto_us_cc_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/system_auto_us_cc_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_cc_df_0/system_auto_us_cc_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_6/system_auto_us_df_6_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_6/system_auto_us_df_6_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_5/system_auto_us_df_5_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_5/system_auto_us_df_5_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_4/system_auto_us_df_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_4/system_auto_us_df_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_3/system_auto_us_df_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_3/system_auto_us_df_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_2/system_auto_us_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_2/system_auto_us_df_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_1/system_auto_us_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_1/system_auto_us_df_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst'
Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst'
Finished Parsing XDC File [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_auto_us_df_0/system_auto_us_df_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s09_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s08_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s07_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [D:/vivado2017.4/install/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1009 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 112 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 15 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 48 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  OBUFDS => OBUFDS: 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 224 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 122 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 61 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:20 . Memory (MB): peak = 2827.090 ; gain = 1369.430
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:44 ; elapsed = 00:01:13 . Memory (MB): peak = 4239.008 ; gain = 1411.918
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.390 . Memory (MB): peak = 4239.008 ; gain = 0.000
[Thu Sep 20 12:29:24 2018] Launched impl_1...
Run output will be captured here: E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 4239.008 ; gain = 0.000
[Thu Sep 20 12:29:24 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
Command: open_checkpoint E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 236.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_board.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_board.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2077.656 ; gain = 531.645
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_early.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_late.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin. [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin. [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin. [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has RXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-278] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
WARNING: [Timing 38-277] The instance 'i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel' has TXOUTCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
INFO: [Timing 38-2] Deriving generated clocks [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ethernet_0/bd_0/ip/ip_0/synth/bd_55cd_eth_buf_0.xdc:64]
all_fanin: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2159.648 ; gain = 33.387
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dcp1/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.190 . Memory (MB): peak = 2163.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2163.262 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017.4/install/Vivado/2017.4/data/ip'.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1007 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 112 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 15 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 48 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 143 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 224 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 122 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 61 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4.1 (64-bit) build 2117270
open_checkpoint: Time (s): cpu = 00:01:18 ; elapsed = 00:01:07 . Memory (MB): peak = 2163.262 ; gain = 1930.836
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2163.262 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2163.262 ; gain = 0.000
all_fanin: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2163.262 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2163.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 2163.262 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: b96e1b27

Time (s): cpu = 00:00:46 ; elapsed = 00:01:50 . Memory (MB): peak = 2163.262 ; gain = 0.000

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Netlist 29-17] Analyzing 2488 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2185.375 ; gain = 13.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.348 . Memory (MB): peak = 2185.375 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: f1b3e9b5

Time (s): cpu = 00:01:13 ; elapsed = 00:03:29 . Memory (MB): peak = 2185.375 ; gain = 22.113

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 147 inverter(s) to 14834 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1062be4ed

Time (s): cpu = 00:01:35 ; elapsed = 00:03:47 . Memory (MB): peak = 2198.281 ; gain = 35.020
INFO: [Opt 31-389] Phase Retarget created 481 cells and removed 1167 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 27 inverter(s) to 38 load pin(s).
Phase 4 Constant propagation | Checksum: 1110e851a

Time (s): cpu = 00:01:40 ; elapsed = 00:03:51 . Memory (MB): peak = 2198.281 ; gain = 35.020
INFO: [Opt 31-389] Phase Constant propagation created 701 cells and removed 2860 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 119b68ae2

Time (s): cpu = 00:01:52 ; elapsed = 00:04:04 . Memory (MB): peak = 2198.281 ; gain = 35.020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 6794 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 119b68ae2

Time (s): cpu = 00:01:59 ; elapsed = 00:04:11 . Memory (MB): peak = 2198.281 ; gain = 35.020
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: c104ee30

Time (s): cpu = 00:02:03 ; elapsed = 00:04:15 . Memory (MB): peak = 2198.281 ; gain = 35.020
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.372 . Memory (MB): peak = 2198.281 ; gain = 0.000
Ending Logic Optimization Task | Checksum: cad154f3

Time (s): cpu = 00:02:09 ; elapsed = 00:04:21 . Memory (MB): peak = 2198.281 ; gain = 35.020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.740 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 226 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 109 newly gated: 46 Total Ports: 452
Ending PowerOpt Patch Enables Task | Checksum: f744fe47

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4784.441 ; gain = 0.000
Ending Power Optimization Task | Checksum: f744fe47

Time (s): cpu = 00:02:49 ; elapsed = 00:01:43 . Memory (MB): peak = 4784.441 ; gain = 2586.160

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 1 Remap
Phase 1 Remap | Checksum: 164450324

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 56 cells and removed 112 cells
Ending Logic Optimization Task | Checksum: 164450324

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:44 ; elapsed = 00:06:36 . Memory (MB): peak = 4784.441 ; gain = 2621.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.315 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/github/hdl-hdl_2018_r1/library'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecb5a839

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dcfa934a

Time (s): cpu = 00:01:14 ; elapsed = 00:01:03 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10951fb37

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10951fb37

Time (s): cpu = 00:02:17 ; elapsed = 00:01:47 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 10951fb37

Time (s): cpu = 00:02:18 ; elapsed = 00:01:48 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 6e349967

Time (s): cpu = 00:05:41 ; elapsed = 00:04:00 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6e349967

Time (s): cpu = 00:05:42 ; elapsed = 00:04:01 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 3338478d

Time (s): cpu = 00:06:03 ; elapsed = 00:04:15 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a21d832e

Time (s): cpu = 00:06:05 ; elapsed = 00:04:16 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 83281d63

Time (s): cpu = 00:06:05 ; elapsed = 00:04:17 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 5c12c4d5

Time (s): cpu = 00:06:06 ; elapsed = 00:04:18 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 5c12c4d5

Time (s): cpu = 00:06:07 ; elapsed = 00:04:18 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: ae443085

Time (s): cpu = 00:06:08 ; elapsed = 00:04:20 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: a34a3db3

Time (s): cpu = 00:06:24 ; elapsed = 00:04:33 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: ee7bce4c

Time (s): cpu = 00:07:27 ; elapsed = 00:05:10 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: d3ff4108

Time (s): cpu = 00:07:28 ; elapsed = 00:05:12 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 3dcfbe01

Time (s): cpu = 00:07:36 ; elapsed = 00:05:18 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 14ba51fd3

Time (s): cpu = 00:08:12 ; elapsed = 00:05:37 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: ee52d4f3

Time (s): cpu = 00:08:18 ; elapsed = 00:05:43 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 10049cd3b

Time (s): cpu = 00:08:20 ; elapsed = 00:05:45 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: da65ec8a

Time (s): cpu = 00:08:42 ; elapsed = 00:05:58 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 3 Detail Placement | Checksum: da65ec8a

Time (s): cpu = 00:08:43 ; elapsed = 00:05:58 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a1333d80

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_rstgen/U0/peripheral_aresetn[0], inserted BUFG to drive 11157 loads.
INFO: [Place 46-35] Processed net i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset, inserted BUFG to drive 1481 loads.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 2 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 184094b78

Time (s): cpu = 00:10:14 ; elapsed = 00:06:59 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.240. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11b9d04d4

Time (s): cpu = 00:11:06 ; elapsed = 00:07:46 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11b9d04d4

Time (s): cpu = 00:11:06 ; elapsed = 00:07:47 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b9d04d4

Time (s): cpu = 00:11:08 ; elapsed = 00:07:48 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c76d3669

Time (s): cpu = 00:11:12 ; elapsed = 00:07:52 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21cac9ad2

Time (s): cpu = 00:11:12 ; elapsed = 00:07:52 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21cac9ad2

Time (s): cpu = 00:11:13 ; elapsed = 00:07:53 . Memory (MB): peak = 4784.441 ; gain = 0.000
Ending Placer Task | Checksum: 1a515ffcf

Time (s): cpu = 00:11:13 ; elapsed = 00:07:53 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:29 ; elapsed = 00:08:06 . Memory (MB): peak = 4784.441 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:00:33 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.415 . Memory (MB): peak = 4784.441 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 774e26c2 ConstDB: 0 ShapeSum: 81f7a778 RouteDB: abd03195

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14c39b21b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 4784.441 ; gain = 0.000
Post Restoration Checksum: NetGraph: a21130f7 NumContArr: 77199d02 Constraints: 4961006f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1628bce68

Time (s): cpu = 00:01:33 ; elapsed = 00:00:50 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1628bce68

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1628bce68

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 8e23f386

Time (s): cpu = 00:01:41 ; elapsed = 00:00:58 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2e8e22165

Time (s): cpu = 00:03:15 ; elapsed = 00:01:53 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.334  | TNS=0.000  | WHS=-0.547 | THS=-560.795|

Phase 2 Router Initialization | Checksum: 288bee859

Time (s): cpu = 00:04:05 ; elapsed = 00:02:20 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1650c5ee9

Time (s): cpu = 00:11:24 ; elapsed = 00:06:06 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23979
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X5Y115 CLEL_R_X5Y115 CLE_M_X12Y77 CLEL_R_X12Y77 CLE_M_X8Y177 CLEL_R_X8Y177 CLE_M_X8Y97 CLEL_R_X8Y97 CLE_M_X20Y78 CLEL_R_X20Y78 
 Number of Nodes with overlaps = 1327
 Number of Nodes with overlaps = 130
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X24Y71 CLEL_R_X24Y71 CLE_M_X9Y103 CLEL_R_X9Y103 CLE_M_X21Y164 CLEL_R_X21Y164 CLE_M_X3Y50 CLE_M_X4Y92 CLEL_R_X4Y92 CLE_M_X8Y172 
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X8Y82 CLEL_R_X8Y82 
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y17/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_1/i_gthe3_channel/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y18/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y16/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_3/i_gthe3_channel/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y19/MGTREFCLK1
INFO: [Route 35-467] Router swapped GT pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xcm_0/i_gthe3_common/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y4/COM0_REFCLKOUT1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.121 | TNS=-0.764 | WHS=-0.030 | THS=-0.237 |

Phase 4.1 Global Iteration 0 | Checksum: 1c96c981d

Time (s): cpu = 00:29:31 ; elapsed = 00:16:18 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.105 | TNS=-0.230 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ebbb64b1

Time (s): cpu = 00:30:15 ; elapsed = 00:16:52 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.044  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b75985e2

Time (s): cpu = 00:30:45 ; elapsed = 00:17:16 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: b75985e2

Time (s): cpu = 00:30:45 ; elapsed = 00:17:16 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c12c9d25

Time (s): cpu = 00:31:21 ; elapsed = 00:17:37 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: c12c9d25

Time (s): cpu = 00:31:22 ; elapsed = 00:17:38 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c12c9d25

Time (s): cpu = 00:31:22 ; elapsed = 00:17:38 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: c12c9d25

Time (s): cpu = 00:31:23 ; elapsed = 00:17:39 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b101a8b0

Time (s): cpu = 00:31:59 ; elapsed = 00:18:00 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1323576c6

Time (s): cpu = 00:31:59 ; elapsed = 00:18:01 . Memory (MB): peak = 4784.441 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1323576c6

Time (s): cpu = 00:32:00 ; elapsed = 00:18:01 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.31991 %
  Global Horizontal Routing Utilization  = 7.32597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a93df9cd

Time (s): cpu = 00:32:11 ; elapsed = 00:18:09 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a93df9cd

Time (s): cpu = 00:32:11 ; elapsed = 00:18:10 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a93df9cd

Time (s): cpu = 00:32:20 ; elapsed = 00:18:18 . Memory (MB): peak = 4784.441 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.045  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a93df9cd

Time (s): cpu = 00:32:21 ; elapsed = 00:18:19 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:32:21 ; elapsed = 00:18:20 . Memory (MB): peak = 4784.441 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:32:42 ; elapsed = 00:18:31 . Memory (MB): peak = 4784.441 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:49 ; elapsed = 00:00:17 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 4784.441 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:12 ; elapsed = 00:02:20 . Memory (MB): peak = 5024.879 ; gain = 240.438
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin.
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:31 ; elapsed = 00:00:56 . Memory (MB): peak = 5171.801 ; gain = 146.922
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 5244.082 ; gain = 52.238
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 5248.203 ; gain = 4.121
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <i_system_wrapper/system_i/axi_ethernet_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <i_system_wrapper/system_i/axi_ethernet_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
write_mem_info: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 5248.203 ; gain = 0.000
Command: write_bitstream -force system_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 input i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 output i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1 multiplier stage i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E1.DSP48E1_I1/Using_FPGA.DSP48E1_I1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 301 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg[1]... and (the first 15 of 299 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Common 17-14] Message 'DRC AVAL-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_2/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx/i_rx_channel_3/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_dcfilter[1].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_0/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_dcfilter[0].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_dcfilter[1].i_ad_dcfilter/i_dsp48e1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[0].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_rx_os/i_rx_os_channel_1/g_iqcor[1].i_ad_iqcor/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_0/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_1/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_0/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_0/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_2/i_dds_1/i_dds_1_1/i_dds_sine/i_mul_s3_2/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_0/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_i/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: i_system_wrapper/system_i/axi_ad9371_core/inst/i_tx/i_tx_channel_3/i_ad_iqcor_1/i_mul_q/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Common 17-14] Message 'DRC REQP-1701' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[0].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[10].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[11].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[12].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[13].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[14].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[15].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[1].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[2].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[3].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[4].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[5].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[6].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[7].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[8].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1857] RAMB18E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s03_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/gen_ramb[9].ramb_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9371_tx_dma/inst/i_request_arb/i_fifo/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s04_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_mem_interconnect/s06_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ethernet_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 340 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 39517568 bits.
Writing bitstream ./system_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
446 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:36 ; elapsed = 00:02:06 . Memory (MB): peak = 5886.668 ; gain = 638.465
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 13:12:51 2018...
[Thu Sep 20 13:12:57 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:43:34 . Memory (MB): peak = 4239.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'DRIVE' is ignored by Vivado but preserved for implementation tool. [d:/cygwin/install/tmp/5636/out/system_axi_ddr_cntrl_0_phy.0/dcp/system_axi_ddr_cntrl_0_phy_33810.edf:415625]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [d:/cygwin/install/tmp/5636/out/system_axi_ddr_cntrl_0_phy.0/dcp/system_axi_ddr_cntrl_0_phy_33810.edf:415626]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'i_system_wrapper/system_i/axi_ddr_cntrl/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [d:/cygwin/install/tmp/5636/out/system_axi_ddr_cntrl_0_phy.0/dcp/system_axi_ddr_cntrl_0_phy_33810.edf:415566]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_board.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_board.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_debug_0/system_sys_mb_debug_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4470.559 ; gain = 231.551
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_early.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top.xdc]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:54] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dbg_hub_CV.0/out/xsdbm.xdc:10]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_0/i_gthe3_channel/TXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:53] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dbg_hub_CV.0/out/xsdbm.xdc:10]
WARNING: [Timing 38-3] User defined clock exists on pin i_system_wrapper/system_i/util_ad9371_xcvr/inst/i_xch_2/i_gthe3_channel/RXOUTCLK [See E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/system_constr.xdc:55] and will prevent any subsequent automatic derivation of generated clocks on that pin. [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dbg_hub_CV.0/out/xsdbm.xdc:10]
INFO: [Timing 38-2] Deriving generated clocks [e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.runs/impl_1/.Xil/Vivado-5636-hu-PC/dbg_hub_CV.0/out/xsdbm.xdc:10]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top.xdc]
Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_late.xdc]
Finished Parsing XDC File [E:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/.Xil/Vivado-4032-hu-PC/dcp2/system_top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4740.980 ; gain = 185.004
Restored from archive | CPU: 12.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 4740.980 ; gain = 185.004
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. 
	to bel OUT_FF. Instance i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST cannot be placed in site BITSLICE_RX_TX_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_rx_os_jesd/rx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
WARNING: [Constraints 18-4642] Detected two FFs (1. i_system_wrapper/system_i/axi_ad9371_tx_jesd/tx/inst/i_lmfc/sysref_r_reg, and 2. i_system_wrapper/system_i/axi_ad9371_rx_jesd/rx/inst/i_lmfc/sysref_r_reg) with both IOB=TRUE that are driven by i_ibufds_sysref/IBUFCTRL_INST. Skipping shape updating caused by IOB property change. 
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_axi_ddr_cntrl_0/sw/calibration_0/Debug/calibration_ddr.elf e:/github/hdl-hdl_2018_r1/projects/adrv9371x/kcu105/adrv9371x_kcu105.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 960 instances were transformed.
  DSP48E => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 112 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 15 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 3 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL, IBUFCTRL): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 48 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 110 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 224 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 120 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 37 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 11 instances

open_run: Time (s): cpu = 00:01:21 ; elapsed = 00:01:13 . Memory (MB): peak = 4741.836 ; gain = 502.828
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-453] Line(s) in the report have been truncated to keep line length below 5000 characters.
report_timing_summary: Time (s): cpu = 00:01:21 ; elapsed = 00:00:45 . Memory (MB): peak = 5086.117 ; gain = 344.281
INFO: [Common 17-206] Exiting Vivado at Thu Sep 20 13:15:01 2018...
