{
  "name": "fvm-formal",
  "version": "1.0.0rc2",
  "summary": "A Formal Verification Methodology for ASIC and FPGA designs",
  "license": null,
  "license_expression": "Apache-2.0",
  "home_page": "https://fvm.us.es",
  "home_page_source": "project_urls.homepage",
  "maintainer": null,
  "author": null,
  "repository": "https://fvm.us.es",
  "repository_source": "project_urls.homepage",
  "download": null,
  "download_source": null,
  "pub_date": 1771957580,
  "project_urls": {
    "homepage": "https://fvm.us.es"
  },
  "has_github_actions": null,
  "has_gitlab_pipeline": null,
  "has_dependabot": null,
  "has_pyproject_toml": null,
  "has_setup_py": null,
  "has_setup_cfg": null
}