// Seed: 1553257203
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    output tri0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output wand id_15
);
  assign id_6 = 1'b0;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_10
  );
  wire id_17 = id_1;
  wire id_18;
endmodule
