
STM_ultrasonic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009250  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08009390  08009390  00019390  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009874  08009874  00019874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800987c  0800987c  0001987c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08009880  08009880  00019880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000004  08009884  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000043c  200001e0  08009a60  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000061c  08009a60  0002061c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000171f0  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000300c  00000000  00000000  00037400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001aa8  00000000  00000000  0003a410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001980  00000000  00000000  0003beb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000240c6  00000000  00000000  0003d838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00016fd5  00000000  00000000  000618fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000e48e6  00000000  00000000  000788d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0015d1b9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008328  00000000  00000000  0015d20c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e0 	.word	0x200001e0
 800015c:	00000000 	.word	0x00000000
 8000160:	08009378 	.word	0x08009378

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001e4 	.word	0x200001e4
 800017c:	08009378 	.word	0x08009378

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <Average>:

static dist buffor[NUMBER_OF_SAMPLES] = {0};


static dist Average(dist *tab, int N)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	6039      	str	r1, [r7, #0]
    dist avg = 0;
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < N; i++)
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	60bb      	str	r3, [r7, #8]
 8000f10:	e00e      	b.n	8000f30 <Average+0x34>
    {
        avg += tab[i];
 8000f12:	68bb      	ldr	r3, [r7, #8]
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	4413      	add	r3, r2
 8000f1a:	edd3 7a00 	vldr	s15, [r3]
 8000f1e:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f26:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i = 0; i < N; i++)
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	60bb      	str	r3, [r7, #8]
 8000f30:	68ba      	ldr	r2, [r7, #8]
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	dbec      	blt.n	8000f12 <Average+0x16>
    }

    return (avg/(dist)N);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	ee07 3a90 	vmov	s15, r3
 8000f3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f42:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f46:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8000f4a:	eef0 7a66 	vmov.f32	s15, s13
}
 8000f4e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr

08000f5c <Average_Distance>:


dist Average_Distance(const dist distance)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	ed87 0a01 	vstr	s0, [r7, #4]
	if (sample_counter < NUMBER_OF_SAMPLES)
 8000f66:	4b13      	ldr	r3, [pc, #76]	; (8000fb4 <Average_Distance+0x58>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b09      	cmp	r3, #9
 8000f6c:	d80d      	bhi.n	8000f8a <Average_Distance+0x2e>
	{
		buffor[sample_counter] = distance;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <Average_Distance+0x58>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	4a11      	ldr	r2, [pc, #68]	; (8000fb8 <Average_Distance+0x5c>)
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4413      	add	r3, r2
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	601a      	str	r2, [r3, #0]
		sample_counter++;
 8000f7c:	4b0d      	ldr	r3, [pc, #52]	; (8000fb4 <Average_Distance+0x58>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	3301      	adds	r3, #1
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <Average_Distance+0x58>)
 8000f86:	701a      	strb	r2, [r3, #0]
 8000f88:	e00b      	b.n	8000fa2 <Average_Distance+0x46>
	}
	else
	{
		avg_distance = Average(buffor, NUMBER_OF_SAMPLES);
 8000f8a:	210a      	movs	r1, #10
 8000f8c:	480a      	ldr	r0, [pc, #40]	; (8000fb8 <Average_Distance+0x5c>)
 8000f8e:	f7ff ffb5 	bl	8000efc <Average>
 8000f92:	eef0 7a40 	vmov.f32	s15, s0
 8000f96:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <Average_Distance+0x60>)
 8000f98:	edc3 7a00 	vstr	s15, [r3]
		sample_counter = 0;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	; (8000fb4 <Average_Distance+0x58>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
	}
	return avg_distance;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <Average_Distance+0x60>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	ee07 3a90 	vmov	s15, r3
}
 8000faa:	eeb0 0a67 	vmov.f32	s0, s15
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200001fc 	.word	0x200001fc
 8000fb8:	20000204 	.word	0x20000204
 8000fbc:	20000200 	.word	0x20000200

08000fc0 <Reset_Counter>:


void Reset_Counter(Meas_distance_T *struct_counter)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	struct_counter->debounce_counter = 0;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	805a      	strh	r2, [r3, #2]
	struct_counter->invalid_msg = false;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
}
 8000fd4:	bf00      	nop
 8000fd6:	370c      	adds	r7, #12
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ff0:	f023 0218 	bic.w	r2, r3, #24
 8000ff4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800100c:	b480      	push	{r7}
 800100e:	b085      	sub	sp, #20
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001014:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001018:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800101a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4313      	orrs	r3, r2
 8001022:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001024:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001028:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4013      	ands	r3, r2
 800102e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001030:	68fb      	ldr	r3, [r7, #12]
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001044:	f000 fd72 	bl	8001b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001048:	f000 f836 	bl	80010b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800104c:	f000 f9fa 	bl	8001444 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001050:	f000 f982 	bl	8001358 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8001054:	f000 f9ce 	bl	80013f4 <MX_USB_PCD_Init>
  MX_TIM2_Init();
 8001058:	f000 f8d4 	bl	8001204 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* Start Timer for HC-SR04 module */
  HAL_TIM_Base_Start(&htim2);
 800105c:	4814      	ldr	r0, [pc, #80]	; (80010b0 <main+0x70>)
 800105e:	f002 ffe5 	bl	800402c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim2, HCSR04_PWM_CHANNEL);
 8001062:	2108      	movs	r1, #8
 8001064:	4812      	ldr	r0, [pc, #72]	; (80010b0 <main+0x70>)
 8001066:	f003 f889 	bl	800417c <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start(&htim2, HCSR04_START_CHANNEL);
 800106a:	2100      	movs	r1, #0
 800106c:	4810      	ldr	r0, [pc, #64]	; (80010b0 <main+0x70>)
 800106e:	f003 f9c1 	bl	80043f4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, HCSR04_STOP_CHANNEL);
 8001072:	2104      	movs	r1, #4
 8001074:	480e      	ldr	r0, [pc, #56]	; (80010b0 <main+0x70>)
 8001076:	f003 fa97 	bl	80045a8 <HAL_TIM_IC_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if ((Meas_distance.debounce_counter < DEBOUNCE_CYCLES) && (Meas_distance.invalid_msg == false))
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <main+0x74>)
 800107c:	885b      	ldrh	r3, [r3, #2]
 800107e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001082:	4293      	cmp	r3, r2
 8001084:	d00d      	beq.n	80010a2 <main+0x62>
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <main+0x74>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	f083 0301 	eor.w	r3, r3, #1
 800108e:	b2db      	uxtb	r3, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	d006      	beq.n	80010a2 <main+0x62>
	  {
		  Meas_distance.debounce_counter++;
 8001094:	4b07      	ldr	r3, [pc, #28]	; (80010b4 <main+0x74>)
 8001096:	885b      	ldrh	r3, [r3, #2]
 8001098:	3301      	adds	r3, #1
 800109a:	b29a      	uxth	r2, r3
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <main+0x74>)
 800109e:	805a      	strh	r2, [r3, #2]
 80010a0:	e005      	b.n	80010ae <main+0x6e>
	  }
	  else
	  {
		  Meas_distance.invalid_msg = true;
 80010a2:	4b04      	ldr	r3, [pc, #16]	; (80010b4 <main+0x74>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
		  Meas_distance.debounce_counter = 0;
 80010a8:	4b02      	ldr	r3, [pc, #8]	; (80010b4 <main+0x74>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	805a      	strh	r2, [r3, #2]
	  if ((Meas_distance.debounce_counter < DEBOUNCE_CYCLES) && (Meas_distance.invalid_msg == false))
 80010ae:	e7e4      	b.n	800107a <main+0x3a>
 80010b0:	2000022c 	.word	0x2000022c
 80010b4:	200005fc 	.word	0x200005fc

080010b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0ae      	sub	sp, #184	; 0xb8
 80010bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010be:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010c2:	2248      	movs	r2, #72	; 0x48
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f005 fa6c 	bl	80065a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80010d0:	2200      	movs	r2, #0
 80010d2:	601a      	str	r2, [r3, #0]
 80010d4:	605a      	str	r2, [r3, #4]
 80010d6:	609a      	str	r2, [r3, #8]
 80010d8:	60da      	str	r2, [r3, #12]
 80010da:	611a      	str	r2, [r3, #16]
 80010dc:	615a      	str	r2, [r3, #20]
 80010de:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2250      	movs	r2, #80	; 0x50
 80010e4:	2100      	movs	r1, #0
 80010e6:	4618      	mov	r0, r3
 80010e8:	f005 fa5c 	bl	80065a4 <memset>

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 80010ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80010f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010fa:	60d3      	str	r3, [r2, #12]
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80010fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001100:	68db      	ldr	r3, [r3, #12]
 8001102:	f023 0303 	bic.w	r3, r3, #3
 8001106:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	60d3      	str	r3, [r2, #12]
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001110:	f001 f93a 	bl	8002388 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001114:	2000      	movs	r0, #0
 8001116:	f7ff ff63 	bl	8000fe0 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800111a:	4b39      	ldr	r3, [pc, #228]	; (8001200 <SystemClock_Config+0x148>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001122:	4a37      	ldr	r2, [pc, #220]	; (8001200 <SystemClock_Config+0x148>)
 8001124:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	4b35      	ldr	r3, [pc, #212]	; (8001200 <SystemClock_Config+0x148>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001132:	603b      	str	r3, [r7, #0]
 8001134:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001136:	2327      	movs	r3, #39	; 0x27
 8001138:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800113a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800113e:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001140:	2301      	movs	r3, #1
 8001142:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001144:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001148:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800114a:	2301      	movs	r3, #1
 800114c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001150:	2340      	movs	r3, #64	; 0x40
 8001152:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001156:	2300      	movs	r3, #0
 8001158:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800115c:	2360      	movs	r3, #96	; 0x60
 800115e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800116c:	4618      	mov	r0, r3
 800116e:	f001 fc9f 	bl	8002ab0 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001178:	f000 fa40 	bl	80015fc <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800117c:	236f      	movs	r3, #111	; 0x6f
 800117e:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001180:	2302      	movs	r3, #2
 8001182:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001188:	2300      	movs	r3, #0
 800118a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118c:	2300      	movs	r3, #0
 800118e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001190:	2300      	movs	r3, #0
 8001192:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001198:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800119c:	2101      	movs	r1, #1
 800119e:	4618      	mov	r0, r3
 80011a0:	f002 f814 	bl	80031cc <HAL_RCC_ClockConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80011aa:	f000 fa27 	bl	80015fc <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_USART1
 80011ae:	f242 1301 	movw	r3, #8449	; 0x2101
 80011b2:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 80011b4:	2318      	movs	r3, #24
 80011b6:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 80011b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011bc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 80011be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011c2:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 80011c4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80011c8:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 80011ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011ce:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80011d0:	2300      	movs	r3, #0
 80011d2:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80011d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80011d8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80011da:	2300      	movs	r3, #0
 80011dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80011de:	2300      	movs	r3, #0
 80011e0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011e2:	1d3b      	adds	r3, r7, #4
 80011e4:	4618      	mov	r0, r3
 80011e6:	f002 fc3d 	bl	8003a64 <HAL_RCCEx_PeriphCLKConfig>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <SystemClock_Config+0x13c>
  {
    Error_Handler();
 80011f0:	f000 fa04 	bl	80015fc <Error_Handler>
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80011f4:	f002 fdac 	bl	8003d50 <HAL_RCCEx_EnableMSIPLLMode>
}
 80011f8:	bf00      	nop
 80011fa:	37b8      	adds	r7, #184	; 0xb8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	58000400 	.word	0x58000400

08001204 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b092      	sub	sp, #72	; 0x48
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800120a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001218:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001224:	f107 031c 	add.w	r3, r7, #28
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	605a      	str	r2, [r3, #4]
 800122e:	609a      	str	r2, [r3, #8]
 8001230:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001232:	463b      	mov	r3, r7
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
 8001240:	615a      	str	r2, [r3, #20]
 8001242:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001244:	4b43      	ldr	r3, [pc, #268]	; (8001354 <MX_TIM2_Init+0x150>)
 8001246:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800124a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32;
 800124c:	4b41      	ldr	r3, [pc, #260]	; (8001354 <MX_TIM2_Init+0x150>)
 800124e:	2220      	movs	r2, #32
 8001250:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001252:	4b40      	ldr	r3, [pc, #256]	; (8001354 <MX_TIM2_Init+0x150>)
 8001254:	2200      	movs	r2, #0
 8001256:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 8001258:	4b3e      	ldr	r3, [pc, #248]	; (8001354 <MX_TIM2_Init+0x150>)
 800125a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800125e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001260:	4b3c      	ldr	r3, [pc, #240]	; (8001354 <MX_TIM2_Init+0x150>)
 8001262:	2200      	movs	r2, #0
 8001264:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001266:	4b3b      	ldr	r3, [pc, #236]	; (8001354 <MX_TIM2_Init+0x150>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800126c:	4839      	ldr	r0, [pc, #228]	; (8001354 <MX_TIM2_Init+0x150>)
 800126e:	f002 fe86 	bl	8003f7e <HAL_TIM_Base_Init>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d001      	beq.n	800127c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001278:	f000 f9c0 	bl	80015fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001280:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001282:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001286:	4619      	mov	r1, r3
 8001288:	4832      	ldr	r0, [pc, #200]	; (8001354 <MX_TIM2_Init+0x150>)
 800128a:	f003 fd71 	bl	8004d70 <HAL_TIM_ConfigClockSource>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001294:	f000 f9b2 	bl	80015fc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001298:	482e      	ldr	r0, [pc, #184]	; (8001354 <MX_TIM2_Init+0x150>)
 800129a:	f003 f849 	bl	8004330 <HAL_TIM_IC_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 80012a4:	f000 f9aa 	bl	80015fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80012a8:	482a      	ldr	r0, [pc, #168]	; (8001354 <MX_TIM2_Init+0x150>)
 80012aa:	f002 ff05 	bl	80040b8 <HAL_TIM_PWM_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80012b4:	f000 f9a2 	bl	80015fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012b8:	2300      	movs	r3, #0
 80012ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012c4:	4619      	mov	r1, r3
 80012c6:	4823      	ldr	r0, [pc, #140]	; (8001354 <MX_TIM2_Init+0x150>)
 80012c8:	f004 faea 	bl	80058a0 <HAL_TIMEx_MasterConfigSynchronization>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 80012d2:	f000 f993 	bl	80015fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012d6:	2300      	movs	r3, #0
 80012d8:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012da:	2301      	movs	r3, #1
 80012dc:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 80012e2:	2300      	movs	r3, #0
 80012e4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012e6:	f107 031c 	add.w	r3, r7, #28
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	4819      	ldr	r0, [pc, #100]	; (8001354 <MX_TIM2_Init+0x150>)
 80012f0:	f003 fb99 	bl	8004a26 <HAL_TIM_IC_ConfigChannel>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d001      	beq.n	80012fe <MX_TIM2_Init+0xfa>
  {
    Error_Handler();
 80012fa:	f000 f97f 	bl	80015fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80012fe:	2302      	movs	r3, #2
 8001300:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001302:	2302      	movs	r3, #2
 8001304:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001306:	f107 031c 	add.w	r3, r7, #28
 800130a:	2204      	movs	r2, #4
 800130c:	4619      	mov	r1, r3
 800130e:	4811      	ldr	r0, [pc, #68]	; (8001354 <MX_TIM2_Init+0x150>)
 8001310:	f003 fb89 	bl	8004a26 <HAL_TIM_IC_ConfigChannel>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 800131a:	f000 f96f 	bl	80015fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800131e:	2360      	movs	r3, #96	; 0x60
 8001320:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 11;
 8001322:	230b      	movs	r3, #11
 8001324:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001326:	2300      	movs	r3, #0
 8001328:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800132e:	463b      	mov	r3, r7
 8001330:	2208      	movs	r2, #8
 8001332:	4619      	mov	r1, r3
 8001334:	4807      	ldr	r0, [pc, #28]	; (8001354 <MX_TIM2_Init+0x150>)
 8001336:	f003 fc0b 	bl	8004b50 <HAL_TIM_PWM_ConfigChannel>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <MX_TIM2_Init+0x140>
  {
    Error_Handler();
 8001340:	f000 f95c 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001344:	4803      	ldr	r0, [pc, #12]	; (8001354 <MX_TIM2_Init+0x150>)
 8001346:	f000 f9e4 	bl	8001712 <HAL_TIM_MspPostInit>

}
 800134a:	bf00      	nop
 800134c:	3748      	adds	r7, #72	; 0x48
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000022c 	.word	0x2000022c

08001358 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800135c:	4b23      	ldr	r3, [pc, #140]	; (80013ec <MX_USART1_UART_Init+0x94>)
 800135e:	4a24      	ldr	r2, [pc, #144]	; (80013f0 <MX_USART1_UART_Init+0x98>)
 8001360:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001362:	4b22      	ldr	r3, [pc, #136]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 800136a:	4b20      	ldr	r3, [pc, #128]	; (80013ec <MX_USART1_UART_Init+0x94>)
 800136c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001370:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001372:	4b1e      	ldr	r3, [pc, #120]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001374:	2200      	movs	r2, #0
 8001376:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001378:	4b1c      	ldr	r3, [pc, #112]	; (80013ec <MX_USART1_UART_Init+0x94>)
 800137a:	2200      	movs	r2, #0
 800137c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800137e:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001380:	220c      	movs	r2, #12
 8001382:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001384:	4b19      	ldr	r3, [pc, #100]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001386:	2200      	movs	r2, #0
 8001388:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800138a:	4b18      	ldr	r3, [pc, #96]	; (80013ec <MX_USART1_UART_Init+0x94>)
 800138c:	2200      	movs	r2, #0
 800138e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001390:	4b16      	ldr	r3, [pc, #88]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001392:	2200      	movs	r2, #0
 8001394:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MX_USART1_UART_Init+0x94>)
 8001398:	2200      	movs	r2, #0
 800139a:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <MX_USART1_UART_Init+0x94>)
 800139e:	2200      	movs	r2, #0
 80013a0:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013a2:	4812      	ldr	r0, [pc, #72]	; (80013ec <MX_USART1_UART_Init+0x94>)
 80013a4:	f004 fb1a 	bl	80059dc <HAL_UART_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80013ae:	f000 f925 	bl	80015fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b2:	2100      	movs	r1, #0
 80013b4:	480d      	ldr	r0, [pc, #52]	; (80013ec <MX_USART1_UART_Init+0x94>)
 80013b6:	f004 ffc5 	bl	8006344 <HAL_UARTEx_SetTxFifoThreshold>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80013c0:	f000 f91c 	bl	80015fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c4:	2100      	movs	r1, #0
 80013c6:	4809      	ldr	r0, [pc, #36]	; (80013ec <MX_USART1_UART_Init+0x94>)
 80013c8:	f004 fffa 	bl	80063c0 <HAL_UARTEx_SetRxFifoThreshold>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80013d2:	f000 f913 	bl	80015fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_USART1_UART_Init+0x94>)
 80013d8:	f004 ff7b 	bl	80062d2 <HAL_UARTEx_DisableFifoMode>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80013e2:	f000 f90b 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	20000278 	.word	0x20000278
 80013f0:	40013800 	.word	0x40013800

080013f4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80013f8:	4b10      	ldr	r3, [pc, #64]	; (800143c <MX_USB_PCD_Init+0x48>)
 80013fa:	4a11      	ldr	r2, [pc, #68]	; (8001440 <MX_USB_PCD_Init+0x4c>)
 80013fc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <MX_USB_PCD_Init+0x48>)
 8001400:	2208      	movs	r2, #8
 8001402:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001404:	4b0d      	ldr	r3, [pc, #52]	; (800143c <MX_USB_PCD_Init+0x48>)
 8001406:	2202      	movs	r2, #2
 8001408:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <MX_USB_PCD_Init+0x48>)
 800140c:	2202      	movs	r2, #2
 800140e:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8001410:	4b0a      	ldr	r3, [pc, #40]	; (800143c <MX_USB_PCD_Init+0x48>)
 8001412:	2200      	movs	r2, #0
 8001414:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <MX_USB_PCD_Init+0x48>)
 8001418:	2200      	movs	r2, #0
 800141a:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800141c:	4b07      	ldr	r3, [pc, #28]	; (800143c <MX_USB_PCD_Init+0x48>)
 800141e:	2200      	movs	r2, #0
 8001420:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8001422:	4b06      	ldr	r3, [pc, #24]	; (800143c <MX_USB_PCD_Init+0x48>)
 8001424:	2200      	movs	r2, #0
 8001426:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001428:	4804      	ldr	r0, [pc, #16]	; (800143c <MX_USB_PCD_Init+0x48>)
 800142a:	f000 fe9d 	bl	8002168 <HAL_PCD_Init>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8001434:	f000 f8e2 	bl	80015fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000308 	.word	0x20000308
 8001440:	40006800 	.word	0x40006800

08001444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	1d3b      	adds	r3, r7, #4
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
 8001452:	609a      	str	r2, [r3, #8]
 8001454:	60da      	str	r2, [r3, #12]
 8001456:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001458:	2004      	movs	r0, #4
 800145a:	f7ff fdd7 	bl	800100c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2001      	movs	r0, #1
 8001460:	f7ff fdd4 	bl	800100c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001464:	2002      	movs	r0, #2
 8001466:	f7ff fdd1 	bl	800100c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146a:	2008      	movs	r0, #8
 800146c:	f7ff fdce 	bl	800100c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|SPEAKER_VCC_Pin|LD1_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2133      	movs	r1, #51	; 0x33
 8001474:	4814      	ldr	r0, [pc, #80]	; (80014c8 <MX_GPIO_Init+0x84>)
 8001476:	f000 fe5f 	bl	8002138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800147a:	2310      	movs	r3, #16
 800147c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147e:	2300      	movs	r3, #0
 8001480:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001486:	1d3b      	adds	r3, r7, #4
 8001488:	4619      	mov	r1, r3
 800148a:	4810      	ldr	r0, [pc, #64]	; (80014cc <MX_GPIO_Init+0x88>)
 800148c:	f000 fce4 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin SPEAKER_VCC_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|SPEAKER_VCC_Pin|LD1_Pin;
 8001490:	2333      	movs	r3, #51	; 0x33
 8001492:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001494:	2301      	movs	r3, #1
 8001496:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001498:	2300      	movs	r3, #0
 800149a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800149c:	2300      	movs	r3, #0
 800149e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a0:	1d3b      	adds	r3, r7, #4
 80014a2:	4619      	mov	r1, r3
 80014a4:	4808      	ldr	r0, [pc, #32]	; (80014c8 <MX_GPIO_Init+0x84>)
 80014a6:	f000 fcd7 	bl	8001e58 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80014aa:	2303      	movs	r3, #3
 80014ac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014b6:	1d3b      	adds	r3, r7, #4
 80014b8:	4619      	mov	r1, r3
 80014ba:	4805      	ldr	r0, [pc, #20]	; (80014d0 <MX_GPIO_Init+0x8c>)
 80014bc:	f000 fccc 	bl	8001e58 <HAL_GPIO_Init>

}
 80014c0:	bf00      	nop
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	48000400 	.word	0x48000400
 80014cc:	48000800 	.word	0x48000800
 80014d0:	48000c00 	.word	0x48000c00
 80014d4:	00000000 	.word	0x00000000

080014d8 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014e8:	d130      	bne.n	800154c <HAL_TIM_IC_CaptureCallback+0x74>
  {
    uint16_t time = (uint16_t)((uint16_t)__HAL_TIM_GetCompare(&htim2, HCSR04_STOP_CHANNEL) - (uint16_t)__HAL_TIM_GetCompare(&htim2, HCSR04_START_CHANNEL));
 80014ea:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <HAL_TIM_IC_CaptureCallback+0x88>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b1b      	ldr	r3, [pc, #108]	; (8001560 <HAL_TIM_IC_CaptureCallback+0x88>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	81fb      	strh	r3, [r7, #14]
    Meas_distance.distance = Average_Distance((dist)time /(2.0 * SOUND_SPEED));
 80014fe:	89fb      	ldrh	r3, [r7, #14]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001508:	ee17 0a90 	vmov	r0, s15
 800150c:	f7fe fff4 	bl	80004f8 <__aeabi_f2d>
 8001510:	a311      	add	r3, pc, #68	; (adr r3, 8001558 <HAL_TIM_IC_CaptureCallback+0x80>)
 8001512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001516:	f7ff f971 	bl	80007fc <__aeabi_ddiv>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f7ff fb19 	bl	8000b58 <__aeabi_d2f>
 8001526:	4603      	mov	r3, r0
 8001528:	ee00 3a10 	vmov	s0, r3
 800152c:	f7ff fd16 	bl	8000f5c <Average_Distance>
 8001530:	eef0 7a40 	vmov.f32	s15, s0
 8001534:	4b0b      	ldr	r3, [pc, #44]	; (8001564 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8001536:	edc3 7a01 	vstr	s15, [r3, #4]
    Reset_Counter(&Meas_distance);
 800153a:	480a      	ldr	r0, [pc, #40]	; (8001564 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800153c:	f7ff fd40 	bl	8000fc0 <Reset_Counter>
    HAL_TIM_IC_Start_IT(&htim2, HCSR04_STOP_CHANNEL);
 8001540:	2104      	movs	r1, #4
 8001542:	4807      	ldr	r0, [pc, #28]	; (8001560 <HAL_TIM_IC_CaptureCallback+0x88>)
 8001544:	f003 f830 	bl	80045a8 <HAL_TIM_IC_Start_IT>
    Send_Distance_UART();
 8001548:	f000 f81c 	bl	8001584 <Send_Distance_UART>
  }
}
 800154c:	bf00      	nop
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	f3af 8000 	nop.w
 8001558:	d70a3d71 	.word	0xd70a3d71
 800155c:	405130a3 	.word	0x405130a3
 8001560:	2000022c 	.word	0x2000022c
 8001564:	200005fc 	.word	0x200005fc

08001568 <Get_Distance>:

dist Get_Distance(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
	return (Meas_distance.distance);
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <Get_Distance+0x18>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	ee07 3a90 	vmov	s15, r3
}
 8001574:	eeb0 0a67 	vmov.f32	s0, s15
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	200005fc 	.word	0x200005fc

08001584 <Send_Distance_UART>:

static void Send_Distance_UART(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b088      	sub	sp, #32
 8001588:	af00      	add	r7, sp, #0
	float distance = Get_Distance();
 800158a:	f7ff ffed 	bl	8001568 <Get_Distance>
 800158e:	ed87 0a07 	vstr	s0, [r7, #28]

	char uart_buf[23];
	sprintf(uart_buf, "Distance: %.1f [cm]\r\n", (distance));
 8001592:	69f8      	ldr	r0, [r7, #28]
 8001594:	f7fe ffb0 	bl	80004f8 <__aeabi_f2d>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	1d38      	adds	r0, r7, #4
 800159e:	4913      	ldr	r1, [pc, #76]	; (80015ec <Send_Distance_UART+0x68>)
 80015a0:	f005 fc72 	bl	8006e88 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, strlen(uart_buf), 100);
 80015a4:	1d3b      	adds	r3, r7, #4
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe fdea 	bl	8000180 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	1d39      	adds	r1, r7, #4
 80015b2:	2364      	movs	r3, #100	; 0x64
 80015b4:	480e      	ldr	r0, [pc, #56]	; (80015f0 <Send_Distance_UART+0x6c>)
 80015b6:	f004 fa61 	bl	8005a7c <HAL_UART_Transmit>

	if (distance < 60)
 80015ba:	edd7 7a07 	vldr	s15, [r7, #28]
 80015be:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80015f4 <Send_Distance_UART+0x70>
 80015c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ca:	d505      	bpl.n	80015d8 <Send_Distance_UART+0x54>
	{
		HAL_GPIO_WritePin(SPEAKER_VCC_GPIO_Port, SPEAKER_VCC_Pin, GPIO_PIN_SET);
 80015cc:	2201      	movs	r2, #1
 80015ce:	2110      	movs	r1, #16
 80015d0:	4809      	ldr	r0, [pc, #36]	; (80015f8 <Send_Distance_UART+0x74>)
 80015d2:	f000 fdb1 	bl	8002138 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(SPEAKER_VCC_GPIO_Port, SPEAKER_VCC_Pin, GPIO_PIN_RESET);
	}
}
 80015d6:	e004      	b.n	80015e2 <Send_Distance_UART+0x5e>
		HAL_GPIO_WritePin(SPEAKER_VCC_GPIO_Port, SPEAKER_VCC_Pin, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	2110      	movs	r1, #16
 80015dc:	4806      	ldr	r0, [pc, #24]	; (80015f8 <Send_Distance_UART+0x74>)
 80015de:	f000 fdab 	bl	8002138 <HAL_GPIO_WritePin>
}
 80015e2:	bf00      	nop
 80015e4:	3720      	adds	r7, #32
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	08009390 	.word	0x08009390
 80015f0:	20000278 	.word	0x20000278
 80015f4:	42700000 	.word	0x42700000
 80015f8:	48000400 	.word	0x48000400

080015fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001600:	b672      	cpsid	i
}
 8001602:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001604:	e7fe      	b.n	8001604 <Error_Handler+0x8>

08001606 <LL_AHB2_GRP1_EnableClock>:
{
 8001606:	b480      	push	{r7}
 8001608:	b085      	sub	sp, #20
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800160e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001612:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001614:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4313      	orrs	r3, r2
 800161c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800161e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4013      	ands	r3, r2
 8001628:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800162a:	68fb      	ldr	r3, [r7, #12]
}
 800162c:	bf00      	nop
 800162e:	3714      	adds	r7, #20
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr

08001638 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001638:	b480      	push	{r7}
 800163a:	b085      	sub	sp, #20
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001644:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001646:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	4313      	orrs	r3, r2
 800164e:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001654:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4013      	ands	r3, r2
 800165a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800165c:	68fb      	ldr	r3, [r7, #12]
}
 800165e:	bf00      	nop
 8001660:	3714      	adds	r7, #20
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800166a:	b480      	push	{r7}
 800166c:	b085      	sub	sp, #20
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001672:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001676:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001678:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4313      	orrs	r3, r2
 8001680:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001682:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001686:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	4013      	ands	r3, r2
 800168c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800168e:	68fb      	ldr	r3, [r7, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a0:	bf00      	nop
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b088      	sub	sp, #32
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	2200      	movs	r2, #0
 80016b8:	601a      	str	r2, [r3, #0]
 80016ba:	605a      	str	r2, [r3, #4]
 80016bc:	609a      	str	r2, [r3, #8]
 80016be:	60da      	str	r2, [r3, #12]
 80016c0:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ca:	d11e      	bne.n	800170a <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016cc:	2001      	movs	r0, #1
 80016ce:	f7ff ffb3 	bl	8001638 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016d2:	2001      	movs	r0, #1
 80016d4:	f7ff ff97 	bl	8001606 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 80016d8:	2301      	movs	r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016dc:	2302      	movs	r3, #2
 80016de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016e8:	2301      	movs	r3, #1
 80016ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 80016ec:	f107 030c 	add.w	r3, r7, #12
 80016f0:	4619      	mov	r1, r3
 80016f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016f6:	f000 fbaf 	bl	8001e58 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016fa:	2200      	movs	r2, #0
 80016fc:	2100      	movs	r1, #0
 80016fe:	201c      	movs	r0, #28
 8001700:	f000 fb75 	bl	8001dee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001704:	201c      	movs	r0, #28
 8001706:	f000 fb8c 	bl	8001e22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800170a:	bf00      	nop
 800170c:	3720      	adds	r7, #32
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b088      	sub	sp, #32
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171a:	f107 030c 	add.w	r3, r7, #12
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	609a      	str	r2, [r3, #8]
 8001726:	60da      	str	r2, [r3, #12]
 8001728:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001732:	d113      	bne.n	800175c <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff ff66 	bl	8001606 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = TRIG_Pin;
 800173a:	2304      	movs	r3, #4
 800173c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001746:	2300      	movs	r3, #0
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800174a:	2301      	movs	r3, #1
 800174c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	4619      	mov	r1, r3
 8001754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001758:	f000 fb7e 	bl	8001e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800175c:	bf00      	nop
 800175e:	3720      	adds	r7, #32
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a0e      	ldr	r2, [pc, #56]	; (80017bc <HAL_UART_MspInit+0x58>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d116      	bne.n	80017b4 <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001786:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800178a:	f7ff ff6e 	bl	800166a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800178e:	2002      	movs	r0, #2
 8001790:	f7ff ff39 	bl	8001606 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001794:	23c0      	movs	r3, #192	; 0xc0
 8001796:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001798:	2302      	movs	r3, #2
 800179a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800179c:	2301      	movs	r3, #1
 800179e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a0:	2300      	movs	r3, #0
 80017a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80017a4:	2307      	movs	r3, #7
 80017a6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a8:	f107 030c 	add.w	r3, r7, #12
 80017ac:	4619      	mov	r1, r3
 80017ae:	4804      	ldr	r0, [pc, #16]	; (80017c0 <HAL_UART_MspInit+0x5c>)
 80017b0:	f000 fb52 	bl	8001e58 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80017b4:	bf00      	nop
 80017b6:	3720      	adds	r7, #32
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	40013800 	.word	0x40013800
 80017c0:	48000400 	.word	0x48000400

080017c4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b088      	sub	sp, #32
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	2200      	movs	r2, #0
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	605a      	str	r2, [r3, #4]
 80017d6:	609a      	str	r2, [r3, #8]
 80017d8:	60da      	str	r2, [r3, #12]
 80017da:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <HAL_PCD_MspInit+0x5c>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d118      	bne.n	8001818 <HAL_PCD_MspInit+0x54>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e6:	2001      	movs	r0, #1
 80017e8:	f7ff ff0d 	bl	8001606 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017ec:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80017f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f2:	2302      	movs	r3, #2
 80017f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 80017fe:	230a      	movs	r3, #10
 8001800:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001802:	f107 030c 	add.w	r3, r7, #12
 8001806:	4619      	mov	r1, r3
 8001808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800180c:	f000 fb24 	bl	8001e58 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001810:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001814:	f7ff ff10 	bl	8001638 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001818:	bf00      	nop
 800181a:	3720      	adds	r7, #32
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40006800 	.word	0x40006800

08001824 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001828:	e7fe      	b.n	8001828 <NMI_Handler+0x4>

0800182a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800182e:	e7fe      	b.n	800182e <HardFault_Handler+0x4>

08001830 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001834:	e7fe      	b.n	8001834 <MemManage_Handler+0x4>

08001836 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001836:	b480      	push	{r7}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800183a:	e7fe      	b.n	800183a <BusFault_Handler+0x4>

0800183c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001840:	e7fe      	b.n	8001840 <UsageFault_Handler+0x4>

08001842 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001846:	bf00      	nop
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001850:	b480      	push	{r7}
 8001852:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800185e:	b480      	push	{r7}
 8001860:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001870:	f000 f9b6 	bl	8001be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}

08001878 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <TIM2_IRQHandler+0x10>)
 800187e:	f002 ffb3 	bl	80047e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	2000022c 	.word	0x2000022c

0800188c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
	return 1;
 8001890:	2301      	movs	r3, #1
}
 8001892:	4618      	mov	r0, r3
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <_kill>:

int _kill(int pid, int sig)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80018a6:	f004 fe53 	bl	8006550 <__errno>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2216      	movs	r2, #22
 80018ae:	601a      	str	r2, [r3, #0]
	return -1;
 80018b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <_exit>:

void _exit (int status)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff ffe7 	bl	800189c <_kill>
	while (1) {}		/* Make sure we hang here */
 80018ce:	e7fe      	b.n	80018ce <_exit+0x12>

080018d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018dc:	2300      	movs	r3, #0
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	e00a      	b.n	80018f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018e2:	f3af 8000 	nop.w
 80018e6:	4601      	mov	r1, r0
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	1c5a      	adds	r2, r3, #1
 80018ec:	60ba      	str	r2, [r7, #8]
 80018ee:	b2ca      	uxtb	r2, r1
 80018f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3301      	adds	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbf0      	blt.n	80018e2 <_read+0x12>
	}

return len;
 8001900:	687b      	ldr	r3, [r7, #4]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b086      	sub	sp, #24
 800190e:	af00      	add	r7, sp, #0
 8001910:	60f8      	str	r0, [r7, #12]
 8001912:	60b9      	str	r1, [r7, #8]
 8001914:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001916:	2300      	movs	r3, #0
 8001918:	617b      	str	r3, [r7, #20]
 800191a:	e009      	b.n	8001930 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	1c5a      	adds	r2, r3, #1
 8001920:	60ba      	str	r2, [r7, #8]
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800192a:	697b      	ldr	r3, [r7, #20]
 800192c:	3301      	adds	r3, #1
 800192e:	617b      	str	r3, [r7, #20]
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	429a      	cmp	r2, r3
 8001936:	dbf1      	blt.n	800191c <_write+0x12>
	}
	return len;
 8001938:	687b      	ldr	r3, [r7, #4]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3718      	adds	r7, #24
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}

08001942 <_close>:

int _close(int file)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
	return -1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
 8001962:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800196a:	605a      	str	r2, [r3, #4]
	return 0;
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <_isatty>:

int _isatty(int file)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
	return 1;
 8001982:	2301      	movs	r3, #1
}
 8001984:	4618      	mov	r0, r3
 8001986:	370c      	adds	r7, #12
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr

08001990 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001990:	b480      	push	{r7}
 8001992:	b085      	sub	sp, #20
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
	return 0;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3714      	adds	r7, #20
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80019b4:	4a14      	ldr	r2, [pc, #80]	; (8001a08 <_sbrk+0x5c>)
 80019b6:	4b15      	ldr	r3, [pc, #84]	; (8001a0c <_sbrk+0x60>)
 80019b8:	1ad3      	subs	r3, r2, r3
 80019ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c0:	4b13      	ldr	r3, [pc, #76]	; (8001a10 <_sbrk+0x64>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d102      	bne.n	80019ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019c8:	4b11      	ldr	r3, [pc, #68]	; (8001a10 <_sbrk+0x64>)
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <_sbrk+0x68>)
 80019cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ce:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <_sbrk+0x64>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	693a      	ldr	r2, [r7, #16]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d207      	bcs.n	80019ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019dc:	f004 fdb8 	bl	8006550 <__errno>
 80019e0:	4603      	mov	r3, r0
 80019e2:	220c      	movs	r2, #12
 80019e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019e6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ea:	e009      	b.n	8001a00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019ec:	4b08      	ldr	r3, [pc, #32]	; (8001a10 <_sbrk+0x64>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019f2:	4b07      	ldr	r3, [pc, #28]	; (8001a10 <_sbrk+0x64>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	4a05      	ldr	r2, [pc, #20]	; (8001a10 <_sbrk+0x64>)
 80019fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019fe:	68fb      	ldr	r3, [r7, #12]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20030000 	.word	0x20030000
 8001a0c:	00000400 	.word	0x00000400
 8001a10:	20000604 	.word	0x20000604
 8001a14:	20000620 	.word	0x20000620

08001a18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8001a1c:	4b24      	ldr	r3, [pc, #144]	; (8001ab0 <SystemInit+0x98>)
 8001a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a22:	4a23      	ldr	r2, [pc, #140]	; (8001ab0 <SystemInit+0x98>)
 8001a24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a36:	f043 0301 	orr.w	r3, r3, #1
 8001a3a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001a3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a40:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001a44:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a50:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <SystemInit+0x9c>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001a56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001a5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a62:	f023 0305 	bic.w	r3, r3, #5
 8001a66:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a76:	f023 0301 	bic.w	r3, r3, #1
 8001a7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001a7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a82:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <SystemInit+0xa0>)
 8001a84:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001a86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <SystemInit+0xa0>)
 8001a8c:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a9c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	619a      	str	r2, [r3, #24]
}
 8001aa6:	bf00      	nop
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	e000ed00 	.word	0xe000ed00
 8001ab4:	faf6fefb 	.word	0xfaf6fefb
 8001ab8:	22041000 	.word	0x22041000

08001abc <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001abc:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001abe:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ac0:	3304      	adds	r3, #4

08001ac2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001ac6:	d3f9      	bcc.n	8001abc <CopyDataInit>
  bx lr
 8001ac8:	4770      	bx	lr

08001aca <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001aca:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001acc:	3004      	adds	r0, #4

08001ace <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001ace:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ad0:	d3fb      	bcc.n	8001aca <FillZerobss>
  bx lr
 8001ad2:	4770      	bx	lr

08001ad4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ad4:	480c      	ldr	r0, [pc, #48]	; (8001b08 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001ad6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001ad8:	f7ff ff9e 	bl	8001a18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001adc:	480b      	ldr	r0, [pc, #44]	; (8001b0c <LoopForever+0x8>)
 8001ade:	490c      	ldr	r1, [pc, #48]	; (8001b10 <LoopForever+0xc>)
 8001ae0:	4a0c      	ldr	r2, [pc, #48]	; (8001b14 <LoopForever+0x10>)
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f7ff ffed 	bl	8001ac2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001ae8:	480b      	ldr	r0, [pc, #44]	; (8001b18 <LoopForever+0x14>)
 8001aea:	490c      	ldr	r1, [pc, #48]	; (8001b1c <LoopForever+0x18>)
 8001aec:	2300      	movs	r3, #0
 8001aee:	f7ff ffee 	bl	8001ace <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001af2:	480b      	ldr	r0, [pc, #44]	; (8001b20 <LoopForever+0x1c>)
 8001af4:	490b      	ldr	r1, [pc, #44]	; (8001b24 <LoopForever+0x20>)
 8001af6:	2300      	movs	r3, #0
 8001af8:	f7ff ffe9 	bl	8001ace <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001afc:	f004 fd2e 	bl	800655c <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001b00:	f7ff fa9e 	bl	8001040 <main>

08001b04 <LoopForever>:

LoopForever:
  b LoopForever
 8001b04:	e7fe      	b.n	8001b04 <LoopForever>
 8001b06:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001b08:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001b0c:	20000004 	.word	0x20000004
 8001b10:	200001e0 	.word	0x200001e0
 8001b14:	08009884 	.word	0x08009884
  INIT_BSS _sbss, _ebss
 8001b18:	200001e0 	.word	0x200001e0
 8001b1c:	2000061c 	.word	0x2000061c
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001b20:	20030000 	.word	0x20030000
 8001b24:	20030000 	.word	0x20030000

08001b28 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001b28:	e7fe      	b.n	8001b28 <ADC1_IRQHandler>
	...

08001b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b36:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <HAL_Init+0x3c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a0b      	ldr	r2, [pc, #44]	; (8001b68 <HAL_Init+0x3c>)
 8001b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b40:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b42:	2003      	movs	r0, #3
 8001b44:	f000 f948 	bl	8001dd8 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f000 f80f 	bl	8001b6c <HAL_InitTick>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	71fb      	strb	r3, [r7, #7]
 8001b58:	e001      	b.n	8001b5e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b5a:	f7ff fd9f 	bl	800169c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3708      	adds	r7, #8
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	58004000 	.word	0x58004000

08001b6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001b74:	2300      	movs	r3, #0
 8001b76:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001b78:	4b17      	ldr	r3, [pc, #92]	; (8001bd8 <HAL_InitTick+0x6c>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d024      	beq.n	8001bca <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001b80:	f001 fcd0 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8001b84:	4602      	mov	r2, r0
 8001b86:	4b14      	ldr	r3, [pc, #80]	; (8001bd8 <HAL_InitTick+0x6c>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b90:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 f950 	bl	8001e3e <HAL_SYSTICK_Config>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10f      	bne.n	8001bc4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b0f      	cmp	r3, #15
 8001ba8:	d809      	bhi.n	8001bbe <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001baa:	2200      	movs	r2, #0
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb2:	f000 f91c 	bl	8001dee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001bb6:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <HAL_InitTick+0x70>)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	e007      	b.n	8001bce <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	73fb      	strb	r3, [r7, #15]
 8001bc2:	e004      	b.n	8001bce <HAL_InitTick+0x62>
      }
    }
    else
    {  
      status = HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	73fb      	strb	r3, [r7, #15]
 8001bc8:	e001      	b.n	8001bce <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3710      	adds	r7, #16
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	2000000c 	.word	0x2000000c
 8001bdc:	20000008 	.word	0x20000008

08001be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001be4:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <HAL_IncTick+0x20>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <HAL_IncTick+0x24>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a04      	ldr	r2, [pc, #16]	; (8001c04 <HAL_IncTick+0x24>)
 8001bf2:	6013      	str	r3, [r2, #0]
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	2000000c 	.word	0x2000000c
 8001c04:	20000608 	.word	0x20000608

08001c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c0c:	4b03      	ldr	r3, [pc, #12]	; (8001c1c <HAL_GetTick+0x14>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000608 	.word	0x20000608

08001c20 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8001c24:	4b03      	ldr	r3, [pc, #12]	; (8001c34 <HAL_GetTickPrio+0x14>)
 8001c26:	681b      	ldr	r3, [r3, #0]
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	20000008 	.word	0x20000008

08001c38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f003 0307 	and.w	r3, r3, #7
 8001c46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c48:	4b0c      	ldr	r3, [pc, #48]	; (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c54:	4013      	ands	r3, r2
 8001c56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c6a:	4a04      	ldr	r2, [pc, #16]	; (8001c7c <__NVIC_SetPriorityGrouping+0x44>)
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	60d3      	str	r3, [r2, #12]
}
 8001c70:	bf00      	nop
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr
 8001c7c:	e000ed00 	.word	0xe000ed00

08001c80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c84:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <__NVIC_GetPriorityGrouping+0x18>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	0a1b      	lsrs	r3, r3, #8
 8001c8a:	f003 0307 	and.w	r3, r3, #7
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr
 8001c98:	e000ed00 	.word	0xe000ed00

08001c9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b083      	sub	sp, #12
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	db0b      	blt.n	8001cc6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	f003 021f 	and.w	r2, r3, #31
 8001cb4:	4907      	ldr	r1, [pc, #28]	; (8001cd4 <__NVIC_EnableIRQ+0x38>)
 8001cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001cc6:	bf00      	nop
 8001cc8:	370c      	adds	r7, #12
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	e000e100 	.word	0xe000e100

08001cd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	4603      	mov	r3, r0
 8001ce0:	6039      	str	r1, [r7, #0]
 8001ce2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	db0a      	blt.n	8001d02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	b2da      	uxtb	r2, r3
 8001cf0:	490c      	ldr	r1, [pc, #48]	; (8001d24 <__NVIC_SetPriority+0x4c>)
 8001cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cf6:	0112      	lsls	r2, r2, #4
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	440b      	add	r3, r1
 8001cfc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d00:	e00a      	b.n	8001d18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	b2da      	uxtb	r2, r3
 8001d06:	4908      	ldr	r1, [pc, #32]	; (8001d28 <__NVIC_SetPriority+0x50>)
 8001d08:	79fb      	ldrb	r3, [r7, #7]
 8001d0a:	f003 030f 	and.w	r3, r3, #15
 8001d0e:	3b04      	subs	r3, #4
 8001d10:	0112      	lsls	r2, r2, #4
 8001d12:	b2d2      	uxtb	r2, r2
 8001d14:	440b      	add	r3, r1
 8001d16:	761a      	strb	r2, [r3, #24]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	e000e100 	.word	0xe000e100
 8001d28:	e000ed00 	.word	0xe000ed00

08001d2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b089      	sub	sp, #36	; 0x24
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	60f8      	str	r0, [r7, #12]
 8001d34:	60b9      	str	r1, [r7, #8]
 8001d36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	f1c3 0307 	rsb	r3, r3, #7
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	bf28      	it	cs
 8001d4a:	2304      	movcs	r3, #4
 8001d4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	3304      	adds	r3, #4
 8001d52:	2b06      	cmp	r3, #6
 8001d54:	d902      	bls.n	8001d5c <NVIC_EncodePriority+0x30>
 8001d56:	69fb      	ldr	r3, [r7, #28]
 8001d58:	3b03      	subs	r3, #3
 8001d5a:	e000      	b.n	8001d5e <NVIC_EncodePriority+0x32>
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d60:	f04f 32ff 	mov.w	r2, #4294967295
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43da      	mvns	r2, r3
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	401a      	ands	r2, r3
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d7e:	43d9      	mvns	r1, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d84:	4313      	orrs	r3, r2
         );
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3724      	adds	r7, #36	; 0x24
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001da4:	d301      	bcc.n	8001daa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00f      	b.n	8001dca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001daa:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <SysTick_Config+0x40>)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	3b01      	subs	r3, #1
 8001db0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001db2:	210f      	movs	r1, #15
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f7ff ff8e 	bl	8001cd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dbc:	4b05      	ldr	r3, [pc, #20]	; (8001dd4 <SysTick_Config+0x40>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001dc2:	4b04      	ldr	r3, [pc, #16]	; (8001dd4 <SysTick_Config+0x40>)
 8001dc4:	2207      	movs	r2, #7
 8001dc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001dc8:	2300      	movs	r3, #0
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	e000e010 	.word	0xe000e010

08001dd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f7ff ff29 	bl	8001c38 <__NVIC_SetPriorityGrouping>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b086      	sub	sp, #24
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	4603      	mov	r3, r0
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	607a      	str	r2, [r7, #4]
 8001dfa:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dfc:	f7ff ff40 	bl	8001c80 <__NVIC_GetPriorityGrouping>
 8001e00:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	68b9      	ldr	r1, [r7, #8]
 8001e06:	6978      	ldr	r0, [r7, #20]
 8001e08:	f7ff ff90 	bl	8001d2c <NVIC_EncodePriority>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f7ff ff5f 	bl	8001cd8 <__NVIC_SetPriority>
}
 8001e1a:	bf00      	nop
 8001e1c:	3718      	adds	r7, #24
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b082      	sub	sp, #8
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	4603      	mov	r3, r0
 8001e2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff ff33 	bl	8001c9c <__NVIC_EnableIRQ>
}
 8001e36:	bf00      	nop
 8001e38:	3708      	adds	r7, #8
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b082      	sub	sp, #8
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ffa4 	bl	8001d94 <SysTick_Config>
 8001e4c:	4603      	mov	r3, r0
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
	...

08001e58 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b087      	sub	sp, #28
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e62:	2300      	movs	r3, #0
 8001e64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e66:	e14c      	b.n	8002102 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	fa01 f303 	lsl.w	r3, r1, r3
 8001e74:	4013      	ands	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	f000 813e 	beq.w	80020fc <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b01      	cmp	r3, #1
 8001e86:	d00b      	beq.n	8001ea0 <HAL_GPIO_Init+0x48>
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	2b02      	cmp	r3, #2
 8001e8e:	d007      	beq.n	8001ea0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001e94:	2b11      	cmp	r3, #17
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	2b12      	cmp	r3, #18
 8001e9e:	d130      	bne.n	8001f02 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	2203      	movs	r2, #3
 8001eac:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb0:	43db      	mvns	r3, r3
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	68da      	ldr	r2, [r3, #12]
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	fa02 f303 	lsl.w	r3, r2, r3
 8001ede:	43db      	mvns	r3, r3
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	091b      	lsrs	r3, r3, #4
 8001eec:	f003 0201 	and.w	r2, r3, #1
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f12:	43db      	mvns	r3, r3
 8001f14:	693a      	ldr	r2, [r7, #16]
 8001f16:	4013      	ands	r3, r2
 8001f18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	689a      	ldr	r2, [r3, #8]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_Init+0xea>
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b12      	cmp	r3, #18
 8001f40:	d123      	bne.n	8001f8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	08da      	lsrs	r2, r3, #3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	3208      	adds	r2, #8
 8001f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f003 0307 	and.w	r3, r3, #7
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	220f      	movs	r2, #15
 8001f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4013      	ands	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	691a      	ldr	r2, [r3, #16]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	fa02 f303 	lsl.w	r3, r2, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	08da      	lsrs	r2, r3, #3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	3208      	adds	r2, #8
 8001f84:	6939      	ldr	r1, [r7, #16]
 8001f86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	2203      	movs	r2, #3
 8001f96:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 0203 	and.w	r2, r3, #3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	f000 8098 	beq.w	80020fc <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8001fcc:	4a54      	ldr	r2, [pc, #336]	; (8002120 <HAL_GPIO_Init+0x2c8>)
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	089b      	lsrs	r3, r3, #2
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	220f      	movs	r2, #15
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4013      	ands	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ff6:	d019      	beq.n	800202c <HAL_GPIO_Init+0x1d4>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a4a      	ldr	r2, [pc, #296]	; (8002124 <HAL_GPIO_Init+0x2cc>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d013      	beq.n	8002028 <HAL_GPIO_Init+0x1d0>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a49      	ldr	r2, [pc, #292]	; (8002128 <HAL_GPIO_Init+0x2d0>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d00d      	beq.n	8002024 <HAL_GPIO_Init+0x1cc>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a48      	ldr	r2, [pc, #288]	; (800212c <HAL_GPIO_Init+0x2d4>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d007      	beq.n	8002020 <HAL_GPIO_Init+0x1c8>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a47      	ldr	r2, [pc, #284]	; (8002130 <HAL_GPIO_Init+0x2d8>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d101      	bne.n	800201c <HAL_GPIO_Init+0x1c4>
 8002018:	2304      	movs	r3, #4
 800201a:	e008      	b.n	800202e <HAL_GPIO_Init+0x1d6>
 800201c:	2307      	movs	r3, #7
 800201e:	e006      	b.n	800202e <HAL_GPIO_Init+0x1d6>
 8002020:	2303      	movs	r3, #3
 8002022:	e004      	b.n	800202e <HAL_GPIO_Init+0x1d6>
 8002024:	2302      	movs	r3, #2
 8002026:	e002      	b.n	800202e <HAL_GPIO_Init+0x1d6>
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_GPIO_Init+0x1d6>
 800202c:	2300      	movs	r3, #0
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	f002 0203 	and.w	r2, r2, #3
 8002034:	0092      	lsls	r2, r2, #2
 8002036:	4093      	lsls	r3, r2
 8002038:	693a      	ldr	r2, [r7, #16]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800203e:	4938      	ldr	r1, [pc, #224]	; (8002120 <HAL_GPIO_Init+0x2c8>)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	089b      	lsrs	r3, r3, #2
 8002044:	3302      	adds	r3, #2
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800204c:	4b39      	ldr	r3, [pc, #228]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 800204e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002052:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	43db      	mvns	r3, r3
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4013      	ands	r3, r2
 800205c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d003      	beq.n	8002072 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002072:	4a30      	ldr	r2, [pc, #192]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 800207a:	4b2e      	ldr	r3, [pc, #184]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 800207c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002080:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	43db      	mvns	r3, r3
 8002086:	693a      	ldr	r2, [r7, #16]
 8002088:	4013      	ands	r3, r2
 800208a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d003      	beq.n	80020a0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	4313      	orrs	r3, r2
 800209e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80020a0:	4a24      	ldr	r2, [pc, #144]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020a8:	4b22      	ldr	r3, [pc, #136]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	43db      	mvns	r3, r3
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	4013      	ands	r3, r2
 80020b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d003      	beq.n	80020cc <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 80020c4:	693a      	ldr	r2, [r7, #16]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	4313      	orrs	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80020cc:	4a19      	ldr	r2, [pc, #100]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80020d2:	4b18      	ldr	r3, [pc, #96]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43db      	mvns	r3, r3
 80020dc:	693a      	ldr	r2, [r7, #16]
 80020de:	4013      	ands	r3, r2
 80020e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d003      	beq.n	80020f6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80020f6:	4a0f      	ldr	r2, [pc, #60]	; (8002134 <HAL_GPIO_Init+0x2dc>)
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	3301      	adds	r3, #1
 8002100:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	697b      	ldr	r3, [r7, #20]
 8002108:	fa22 f303 	lsr.w	r3, r2, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	f47f aeab 	bne.w	8001e68 <HAL_GPIO_Init+0x10>
  }
}
 8002112:	bf00      	nop
 8002114:	bf00      	nop
 8002116:	371c      	adds	r7, #28
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr
 8002120:	40010000 	.word	0x40010000
 8002124:	48000400 	.word	0x48000400
 8002128:	48000800 	.word	0x48000800
 800212c:	48000c00 	.word	0x48000c00
 8002130:	48001000 	.word	0x48001000
 8002134:	58000800 	.word	0x58000800

08002138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	460b      	mov	r3, r1
 8002142:	807b      	strh	r3, [r7, #2]
 8002144:	4613      	mov	r3, r2
 8002146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002148:	787b      	ldrb	r3, [r7, #1]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800214e:	887a      	ldrh	r2, [r7, #2]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002154:	e002      	b.n	800215c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002156:	887a      	ldrh	r2, [r7, #2]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002168:	b5f0      	push	{r4, r5, r6, r7, lr}
 800216a:	b08b      	sub	sp, #44	; 0x2c
 800216c:	af06      	add	r7, sp, #24
 800216e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e0d7      	b.n	800232a <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b00      	cmp	r3, #0
 8002184:	d106      	bne.n	8002194 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7ff fb18 	bl	80017c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2203      	movs	r2, #3
 8002198:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f004 f999 	bl	80064d8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021a6:	2300      	movs	r3, #0
 80021a8:	73fb      	strb	r3, [r7, #15]
 80021aa:	e04c      	b.n	8002246 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
 80021ae:	6879      	ldr	r1, [r7, #4]
 80021b0:	1c5a      	adds	r2, r3, #1
 80021b2:	4613      	mov	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	4413      	add	r3, r2
 80021b8:	00db      	lsls	r3, r3, #3
 80021ba:	440b      	add	r3, r1
 80021bc:	3301      	adds	r3, #1
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	6879      	ldr	r1, [r7, #4]
 80021c6:	1c5a      	adds	r2, r3, #1
 80021c8:	4613      	mov	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	440b      	add	r3, r1
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80021d6:	7bfa      	ldrb	r2, [r7, #15]
 80021d8:	7bfb      	ldrb	r3, [r7, #15]
 80021da:	b298      	uxth	r0, r3
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	4613      	mov	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4413      	add	r3, r2
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	440b      	add	r3, r1
 80021e8:	3336      	adds	r3, #54	; 0x36
 80021ea:	4602      	mov	r2, r0
 80021ec:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
 80021f0:	6879      	ldr	r1, [r7, #4]
 80021f2:	1c5a      	adds	r2, r3, #1
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	440b      	add	r3, r1
 80021fe:	3303      	adds	r3, #3
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002204:	7bfa      	ldrb	r2, [r7, #15]
 8002206:	6879      	ldr	r1, [r7, #4]
 8002208:	4613      	mov	r3, r2
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	440b      	add	r3, r1
 8002212:	3338      	adds	r3, #56	; 0x38
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002218:	7bfa      	ldrb	r2, [r7, #15]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	440b      	add	r3, r1
 8002226:	333c      	adds	r3, #60	; 0x3c
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800222c:	7bfa      	ldrb	r2, [r7, #15]
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	4613      	mov	r3, r2
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	4413      	add	r3, r2
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	440b      	add	r3, r1
 800223a:	3340      	adds	r3, #64	; 0x40
 800223c:	2200      	movs	r2, #0
 800223e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	3301      	adds	r3, #1
 8002244:	73fb      	strb	r3, [r7, #15]
 8002246:	7bfa      	ldrb	r2, [r7, #15]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	429a      	cmp	r2, r3
 800224e:	d3ad      	bcc.n	80021ac <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002250:	2300      	movs	r3, #0
 8002252:	73fb      	strb	r3, [r7, #15]
 8002254:	e044      	b.n	80022e0 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002256:	7bfa      	ldrb	r2, [r7, #15]
 8002258:	6879      	ldr	r1, [r7, #4]
 800225a:	4613      	mov	r3, r2
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	4413      	add	r3, r2
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	440b      	add	r3, r1
 8002264:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002268:	2200      	movs	r2, #0
 800226a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800226c:	7bfa      	ldrb	r2, [r7, #15]
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	4413      	add	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	440b      	add	r3, r1
 800227a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800227e:	7bfa      	ldrb	r2, [r7, #15]
 8002280:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002282:	7bfa      	ldrb	r2, [r7, #15]
 8002284:	6879      	ldr	r1, [r7, #4]
 8002286:	4613      	mov	r3, r2
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	4413      	add	r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	440b      	add	r3, r1
 8002290:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002298:	7bfa      	ldrb	r2, [r7, #15]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	440b      	add	r3, r1
 80022a6:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80022aa:	2200      	movs	r2, #0
 80022ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80022ae:	7bfa      	ldrb	r2, [r7, #15]
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	4613      	mov	r3, r2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	4413      	add	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	440b      	add	r3, r1
 80022bc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80022c4:	7bfa      	ldrb	r2, [r7, #15]
 80022c6:	6879      	ldr	r1, [r7, #4]
 80022c8:	4613      	mov	r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	4413      	add	r3, r2
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	440b      	add	r3, r1
 80022d2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80022d6:	2200      	movs	r2, #0
 80022d8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022da:	7bfb      	ldrb	r3, [r7, #15]
 80022dc:	3301      	adds	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
 80022e0:	7bfa      	ldrb	r2, [r7, #15]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d3b5      	bcc.n	8002256 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	603b      	str	r3, [r7, #0]
 80022f0:	687e      	ldr	r6, [r7, #4]
 80022f2:	466d      	mov	r5, sp
 80022f4:	f106 0410 	add.w	r4, r6, #16
 80022f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80022fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80022fc:	6823      	ldr	r3, [r4, #0]
 80022fe:	602b      	str	r3, [r5, #0]
 8002300:	1d33      	adds	r3, r6, #4
 8002302:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002304:	6838      	ldr	r0, [r7, #0]
 8002306:	f004 f902 	bl	800650e <USB_DevInit>

  hpcd->USB_Address = 0U;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69db      	ldr	r3, [r3, #28]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d102      	bne.n	8002328 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f805 	bl	8002332 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002332 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002332:	b480      	push	{r7}
 8002334:	b085      	sub	sp, #20
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8002356:	b29b      	uxth	r3, r3
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	b29a      	uxth	r2, r3
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800236a:	b29b      	uxth	r3, r3
 800236c:	f043 0302 	orr.w	r3, r3, #2
 8002370:	b29a      	uxth	r2, r3
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
	...

08002388 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800238c:	4b05      	ldr	r3, [pc, #20]	; (80023a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a04      	ldr	r2, [pc, #16]	; (80023a4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002392:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002396:	6013      	str	r3, [r2, #0]
}
 8002398:	bf00      	nop
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	58000400 	.word	0x58000400

080023a8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023ac:	4b04      	ldr	r3, [pc, #16]	; (80023c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	58000400 	.word	0x58000400

080023c4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80023c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80023d6:	d101      	bne.n	80023dc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80023d8:	2301      	movs	r3, #1
 80023da:	e000      	b.n	80023de <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <LL_RCC_HSE_Enable>:
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80023ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80023f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <LL_RCC_HSE_Disable>:
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800240a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002418:	6013      	str	r3, [r2, #0]
}
 800241a:	bf00      	nop
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <LL_RCC_HSE_IsReady>:
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002432:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002436:	d101      	bne.n	800243c <LL_RCC_HSE_IsReady+0x18>
 8002438:	2301      	movs	r3, #1
 800243a:	e000      	b.n	800243e <LL_RCC_HSE_IsReady+0x1a>
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_RCC_HSI_Enable>:
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800244c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002456:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800245a:	6013      	str	r3, [r2, #0]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <LL_RCC_HSI_Disable>:
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800246a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002474:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002478:	6013      	str	r3, [r2, #0]
}
 800247a:	bf00      	nop
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_RCC_HSI_IsReady>:
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002488:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002496:	d101      	bne.n	800249c <LL_RCC_HSI_IsReady+0x18>
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <LL_RCC_HSI_IsReady+0x1a>
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <LL_RCC_HSI_SetCalibTrimming>:
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80024b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	061b      	lsls	r3, r3, #24
 80024be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024c2:	4313      	orrs	r3, r2
 80024c4:	604b      	str	r3, [r1, #4]
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <LL_RCC_HSI48_Enable>:
{
 80024d2:	b480      	push	{r7}
 80024d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80024d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024da:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024de:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80024ea:	bf00      	nop
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr

080024f4 <LL_RCC_HSI48_Disable>:
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80024f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002500:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800250c:	bf00      	nop
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr

08002516 <LL_RCC_HSI48_IsReady>:
{
 8002516:	b480      	push	{r7}
 8002518:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800251a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800251e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002522:	f003 0302 	and.w	r3, r3, #2
 8002526:	2b02      	cmp	r3, #2
 8002528:	d101      	bne.n	800252e <LL_RCC_HSI48_IsReady+0x18>
 800252a:	2301      	movs	r3, #1
 800252c:	e000      	b.n	8002530 <LL_RCC_HSI48_IsReady+0x1a>
 800252e:	2300      	movs	r3, #0
}
 8002530:	4618      	mov	r0, r3
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <LL_RCC_LSE_Enable>:
{
 800253a:	b480      	push	{r7}
 800253c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800253e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002546:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr

0800255c <LL_RCC_LSE_Disable>:
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002560:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002568:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800256c:	f023 0301 	bic.w	r3, r3, #1
 8002570:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <LL_RCC_LSE_EnableBypass>:
{
 800257e:	b480      	push	{r7}
 8002580:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002582:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002586:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800258e:	f043 0304 	orr.w	r3, r3, #4
 8002592:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_RCC_LSE_DisableBypass>:
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80025a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025b0:	f023 0304 	bic.w	r3, r3, #4
 80025b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80025c2:	b480      	push	{r7}
 80025c4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80025c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b02      	cmp	r3, #2
 80025d4:	d101      	bne.n	80025da <LL_RCC_LSE_IsReady+0x18>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <LL_RCC_LSE_IsReady+0x1a>
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 80025e6:	b480      	push	{r7}
 80025e8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80025ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80025f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80025fe:	bf00      	nop
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800260c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002610:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002614:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002618:	f023 0301 	bic.w	r3, r3, #1
 800261c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr

0800262a <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 800262a:	b480      	push	{r7}
 800262c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800262e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002632:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b02      	cmp	r3, #2
 800263c:	d101      	bne.n	8002642 <LL_RCC_LSI1_IsReady+0x18>
 800263e:	2301      	movs	r3, #1
 8002640:	e000      	b.n	8002644 <LL_RCC_LSI1_IsReady+0x1a>
 8002642:	2300      	movs	r3, #0
}
 8002644:	4618      	mov	r0, r3
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr

0800264e <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002652:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002656:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800265a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800265e:	f043 0304 	orr.w	r3, r3, #4
 8002662:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002666:	bf00      	nop
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002670:	b480      	push	{r7}
 8002672:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002678:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800267c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002680:	f023 0304 	bic.w	r3, r3, #4
 8002684:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002688:	bf00      	nop
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr

08002692 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8002692:	b480      	push	{r7}
 8002694:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002696:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800269a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	2b08      	cmp	r3, #8
 80026a4:	d101      	bne.n	80026aa <LL_RCC_LSI2_IsReady+0x18>
 80026a6:	2301      	movs	r3, #1
 80026a8:	e000      	b.n	80026ac <LL_RCC_LSI2_IsReady+0x1a>
 80026aa:	2300      	movs	r3, #0
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr

080026b6 <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 80026b6:	b480      	push	{r7}
 80026b8:	b083      	sub	sp, #12
 80026ba:	af00      	add	r7, sp, #0
 80026bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80026be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026c6:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	021b      	lsls	r3, r3, #8
 80026ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80026d2:	4313      	orrs	r3, r2
 80026d4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80026e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	6013      	str	r3, [r2, #0]
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002710:	f023 0301 	bic.w	r3, r3, #1
 8002714:	6013      	str	r3, [r2, #0]
}
 8002716:	bf00      	nop
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002720:	b480      	push	{r7}
 8002722:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002724:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	2b02      	cmp	r3, #2
 8002730:	d101      	bne.n	8002736 <LL_RCC_MSI_IsReady+0x16>
 8002732:	2301      	movs	r3, #1
 8002734:	e000      	b.n	8002738 <LL_RCC_MSI_IsReady+0x18>
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr

08002742 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800274a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002754:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4313      	orrs	r3, r2
 800275c:	600b      	str	r3, [r1, #0]
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800277a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2bb0      	cmp	r3, #176	; 0xb0
 8002780:	d901      	bls.n	8002786 <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8002782:	23b0      	movs	r3, #176	; 0xb0
 8002784:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8002786:	687b      	ldr	r3, [r7, #4]
}
 8002788:	4618      	mov	r0, r3
 800278a:	370c      	adds	r7, #12
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr

08002794 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800279c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	021b      	lsls	r3, r3, #8
 80027aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
}
 80027b2:	bf00      	nop
 80027b4:	370c      	adds	r7, #12
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr

080027be <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80027c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	f023 0203 	bic.w	r2, r3, #3
 80027d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	608b      	str	r3, [r1, #8]
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr

080027e6 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80027e6:	b480      	push	{r7}
 80027e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80027ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f003 030c 	and.w	r3, r3, #12
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002806:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002810:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4313      	orrs	r3, r2
 8002818:	608b      	str	r3, [r1, #8]
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800282e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002832:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002836:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800283a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4313      	orrs	r3, r2
 8002842:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr

08002852 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002852:	b480      	push	{r7}
 8002854:	b083      	sub	sp, #12
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800285a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800285e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002862:	f023 020f 	bic.w	r2, r3, #15
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800286e:	4313      	orrs	r3, r2
 8002870:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002874:	bf00      	nop
 8002876:	370c      	adds	r7, #12
 8002878:	46bd      	mov	sp, r7
 800287a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287e:	4770      	bx	lr

08002880 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002880:	b480      	push	{r7}
 8002882:	b083      	sub	sp, #12
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002892:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4313      	orrs	r3, r2
 800289a:	608b      	str	r3, [r1, #8]
}
 800289c:	bf00      	nop
 800289e:	370c      	adds	r7, #12
 80028a0:	46bd      	mov	sp, r7
 80028a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a6:	4770      	bx	lr

080028a8 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80028b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b4:	689b      	ldr	r3, [r3, #8]
 80028b6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	608b      	str	r3, [r1, #8]
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80028d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr

080028e8 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80028ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80028f4:	011b      	lsls	r3, r3, #4
 80028f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002912:	4618      	mov	r0, r3
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002920:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800292a:	4618      	mov	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002938:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002942:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002946:	6013      	str	r3, [r2, #0]
}
 8002948:	bf00      	nop
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002952:	b480      	push	{r7}
 8002954:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002956:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002960:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002964:	6013      	str	r3, [r2, #0]
}
 8002966:	bf00      	nop
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002974:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002982:	d101      	bne.n	8002988 <LL_RCC_PLL_IsReady+0x18>
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <LL_RCC_PLL_IsReady+0x1a>
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002998:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	0a1b      	lsrs	r3, r3, #8
 80029a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80029ae:	b480      	push	{r7}
 80029b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80029b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr

080029c6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80029c6:	b480      	push	{r7}
 80029c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80029ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80029de:	b480      	push	{r7}
 80029e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80029e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f003 0303 	and.w	r3, r3, #3
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80029f6:	b480      	push	{r7}
 80029f8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80029fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a08:	d101      	bne.n	8002a0e <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002a0e:	2300      	movs	r3, #0
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002a1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a22:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a2e:	d101      	bne.n	8002a34 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002a30:	2301      	movs	r3, #1
 8002a32:	e000      	b.n	8002a36 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a48:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a54:	d101      	bne.n	8002a5a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002a56:	2301      	movs	r3, #1
 8002a58:	e000      	b.n	8002a5c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002a5a:	2300      	movs	r3, #0
}
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a64:	4770      	bx	lr

08002a66 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002a66:	b480      	push	{r7}
 8002a68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002a6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002a78:	d101      	bne.n	8002a7e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002a7e:	2300      	movs	r3, #0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr

08002a8a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002a8a:	b480      	push	{r7}
 8002a8c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002a8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a98:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a9c:	d101      	bne.n	8002aa2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e000      	b.n	8002aa4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002aa2:	2300      	movs	r3, #0
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ab0:	b590      	push	{r4, r7, lr}
 8002ab2:	b08d      	sub	sp, #52	; 0x34
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e37f      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 8092 	beq.w	8002bf4 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ad0:	f7ff fe89 	bl	80027e6 <LL_RCC_GetSysClkSource>
 8002ad4:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ad6:	f7ff ff82 	bl	80029de <LL_RCC_PLL_GetMainSource>
 8002ada:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d005      	beq.n	8002aee <HAL_RCC_OscConfig+0x3e>
 8002ae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ae4:	2b0c      	cmp	r3, #12
 8002ae6:	d14c      	bne.n	8002b82 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d149      	bne.n	8002b82 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002aee:	f7ff fe17 	bl	8002720 <LL_RCC_MSI_IsReady>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d005      	beq.n	8002b04 <HAL_RCC_OscConfig+0x54>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69db      	ldr	r3, [r3, #28]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e35e      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8002b08:	f7ff fe2f 	bl	800276a <LL_RCC_MSI_GetRange>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	429c      	cmp	r4, r3
 8002b10:	d914      	bls.n	8002b3c <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 fd44 	bl	80035a4 <RCC_SetFlashLatencyFromMSIRange>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e34d      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7ff fe09 	bl	8002742 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a1b      	ldr	r3, [r3, #32]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff fe2d 	bl	8002794 <LL_RCC_MSI_SetCalibTrimming>
 8002b3a:	e013      	b.n	8002b64 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b40:	4618      	mov	r0, r3
 8002b42:	f7ff fdfe 	bl	8002742 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff fe22 	bl	8002794 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	4618      	mov	r0, r3
 8002b56:	f000 fd25 	bl	80035a4 <RCC_SetFlashLatencyFromMSIRange>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e32e      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002b64:	f000 fcde 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	4aa5      	ldr	r2, [pc, #660]	; (8002e00 <HAL_RCC_OscConfig+0x350>)
 8002b6c:	6013      	str	r3, [r2, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002b6e:	4ba5      	ldr	r3, [pc, #660]	; (8002e04 <HAL_RCC_OscConfig+0x354>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe fffa 	bl	8001b6c <HAL_InitTick>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d039      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e31f      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01e      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002b8a:	f7ff fdab 	bl	80026e4 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b8e:	f7ff f83b 	bl	8001c08 <HAL_GetTick>
 8002b92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002b94:	e008      	b.n	8002ba8 <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b96:	f7ff f837 	bl	8001c08 <HAL_GetTick>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9e:	1ad3      	subs	r3, r2, r3
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d901      	bls.n	8002ba8 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e30c      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002ba8:	f7ff fdba 	bl	8002720 <LL_RCC_MSI_IsReady>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f1      	beq.n	8002b96 <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fdc3 	bl	8002742 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff fde7 	bl	8002794 <LL_RCC_MSI_SetCalibTrimming>
 8002bc6:	e015      	b.n	8002bf4 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002bc8:	f7ff fd9b 	bl	8002702 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bcc:	f7ff f81c 	bl	8001c08 <HAL_GetTick>
 8002bd0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002bd4:	f7ff f818 	bl	8001c08 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b02      	cmp	r3, #2
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e2ed      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002be6:	f7ff fd9b 	bl	8002720 <LL_RCC_MSI_IsReady>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d1f1      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x124>
 8002bf0:	e000      	b.n	8002bf4 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002bf2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d04e      	beq.n	8002c9e <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c00:	f7ff fdf1 	bl	80027e6 <LL_RCC_GetSysClkSource>
 8002c04:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c06:	f7ff feea 	bl	80029de <LL_RCC_PLL_GetMainSource>
 8002c0a:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002c0c:	6a3b      	ldr	r3, [r7, #32]
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d005      	beq.n	8002c1e <HAL_RCC_OscConfig+0x16e>
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	2b0c      	cmp	r3, #12
 8002c16:	d10d      	bne.n	8002c34 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	2b03      	cmp	r3, #3
 8002c1c:	d10a      	bne.n	8002c34 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1e:	f7ff fc01 	bl	8002424 <LL_RCC_HSE_IsReady>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d039      	beq.n	8002c9c <HAL_RCC_OscConfig+0x1ec>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d135      	bne.n	8002c9c <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e2c6      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c3c:	d102      	bne.n	8002c44 <HAL_RCC_OscConfig+0x194>
 8002c3e:	f7ff fbd3 	bl	80023e8 <LL_RCC_HSE_Enable>
 8002c42:	e001      	b.n	8002c48 <HAL_RCC_OscConfig+0x198>
 8002c44:	f7ff fbdf 	bl	8002406 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d012      	beq.n	8002c76 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7fe ffda 	bl	8001c08 <HAL_GetTick>
 8002c54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c58:	f7fe ffd6 	bl	8001c08 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b64      	cmp	r3, #100	; 0x64
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e2ab      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002c6a:	f7ff fbdb 	bl	8002424 <LL_RCC_HSE_IsReady>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0f1      	beq.n	8002c58 <HAL_RCC_OscConfig+0x1a8>
 8002c74:	e013      	b.n	8002c9e <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c76:	f7fe ffc7 	bl	8001c08 <HAL_GetTick>
 8002c7a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002c7c:	e008      	b.n	8002c90 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c7e:	f7fe ffc3 	bl	8001c08 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	1ad3      	subs	r3, r2, r3
 8002c88:	2b64      	cmp	r3, #100	; 0x64
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e298      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002c90:	f7ff fbc8 	bl	8002424 <LL_RCC_HSE_IsReady>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f1      	bne.n	8002c7e <HAL_RCC_OscConfig+0x1ce>
 8002c9a:	e000      	b.n	8002c9e <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d051      	beq.n	8002d4e <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002caa:	f7ff fd9c 	bl	80027e6 <LL_RCC_GetSysClkSource>
 8002cae:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cb0:	f7ff fe95 	bl	80029de <LL_RCC_PLL_GetMainSource>
 8002cb4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	2b04      	cmp	r3, #4
 8002cba:	d005      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x218>
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	2b0c      	cmp	r3, #12
 8002cc0:	d113      	bne.n	8002cea <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d110      	bne.n	8002cea <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cc8:	f7ff fbdc 	bl	8002484 <LL_RCC_HSI_IsReady>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <HAL_RCC_OscConfig+0x22e>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	68db      	ldr	r3, [r3, #12]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e271      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff fbe0 	bl	80024a8 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce8:	e031      	b.n	8002d4e <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d019      	beq.n	8002d26 <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cf2:	f7ff fba9 	bl	8002448 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf6:	f7fe ff87 	bl	8001c08 <HAL_GetTick>
 8002cfa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002cfc:	e008      	b.n	8002d10 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cfe:	f7fe ff83 	bl	8001c08 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	2b02      	cmp	r3, #2
 8002d0a:	d901      	bls.n	8002d10 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e258      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002d10:	f7ff fbb8 	bl	8002484 <LL_RCC_HSI_IsReady>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f1      	beq.n	8002cfe <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f7ff fbc2 	bl	80024a8 <LL_RCC_HSI_SetCalibTrimming>
 8002d24:	e013      	b.n	8002d4e <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d26:	f7ff fb9e 	bl	8002466 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2a:	f7fe ff6d 	bl	8001c08 <HAL_GetTick>
 8002d2e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d30:	e008      	b.n	8002d44 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d32:	f7fe ff69 	bl	8001c08 <HAL_GetTick>
 8002d36:	4602      	mov	r2, r0
 8002d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3a:	1ad3      	subs	r3, r2, r3
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d901      	bls.n	8002d44 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8002d40:	2303      	movs	r3, #3
 8002d42:	e23e      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002d44:	f7ff fb9e 	bl	8002484 <LL_RCC_HSI_IsReady>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1f1      	bne.n	8002d32 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0308 	and.w	r3, r3, #8
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d106      	bne.n	8002d68 <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80a4 	beq.w	8002eb0 <HAL_RCC_OscConfig+0x400>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d077      	beq.n	8002e60 <HAL_RCC_OscConfig+0x3b0>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0310 	and.w	r3, r3, #16
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d04b      	beq.n	8002e14 <HAL_RCC_OscConfig+0x364>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8002d7c:	f7ff fc55 	bl	800262a <LL_RCC_LSI1_IsReady>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d113      	bne.n	8002dae <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8002d86:	f7ff fc2e 	bl	80025e6 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d8a:	f7fe ff3d 	bl	8001c08 <HAL_GetTick>
 8002d8e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002d90:	e008      	b.n	8002da4 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002d92:	f7fe ff39 	bl	8001c08 <HAL_GetTick>
 8002d96:	4602      	mov	r2, r0
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d901      	bls.n	8002da4 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 8002da0:	2303      	movs	r3, #3
 8002da2:	e20e      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8002da4:	f7ff fc41 	bl	800262a <LL_RCC_LSI1_IsReady>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f1      	beq.n	8002d92 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8002dae:	f7ff fc4e 	bl	800264e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db2:	f7fe ff29 	bl	8001c08 <HAL_GetTick>
 8002db6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002db8:	e008      	b.n	8002dcc <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002dba:	f7fe ff25 	bl	8001c08 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	2b03      	cmp	r3, #3
 8002dc6:	d901      	bls.n	8002dcc <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 8002dc8:	2303      	movs	r3, #3
 8002dca:	e1fa      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8002dcc:	f7ff fc61 	bl	8002692 <LL_RCC_LSI2_IsReady>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0f1      	beq.n	8002dba <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fc6b 	bl	80026b6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8002de0:	f7ff fc12 	bl	8002608 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002de4:	f7fe ff10 	bl	8001c08 <HAL_GetTick>
 8002de8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002dea:	e00d      	b.n	8002e08 <HAL_RCC_OscConfig+0x358>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002dec:	f7fe ff0c 	bl	8001c08 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d906      	bls.n	8002e08 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e1e1      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
 8002dfe:	bf00      	nop
 8002e00:	20000004 	.word	0x20000004
 8002e04:	20000008 	.word	0x20000008
        while (LL_RCC_LSI1_IsReady() != 0U)
 8002e08:	f7ff fc0f 	bl	800262a <LL_RCC_LSI1_IsReady>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d1ec      	bne.n	8002dec <HAL_RCC_OscConfig+0x33c>
 8002e12:	e04d      	b.n	8002eb0 <HAL_RCC_OscConfig+0x400>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8002e14:	f7ff fbe7 	bl	80025e6 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e18:	f7fe fef6 	bl	8001c08 <HAL_GetTick>
 8002e1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x382>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002e20:	f7fe fef2 	bl	8001c08 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x382>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e1c7      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8002e32:	f7ff fbfa 	bl	800262a <LL_RCC_LSI1_IsReady>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d0f1      	beq.n	8002e20 <HAL_RCC_OscConfig+0x370>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8002e3c:	f7ff fc18 	bl	8002670 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x3a4>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002e42:	f7fe fee1 	bl	8001c08 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b03      	cmp	r3, #3
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x3a4>
          {
            return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e1b6      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8002e54:	f7ff fc1d 	bl	8002692 <LL_RCC_LSI2_IsReady>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1f1      	bne.n	8002e42 <HAL_RCC_OscConfig+0x392>
 8002e5e:	e027      	b.n	8002eb0 <HAL_RCC_OscConfig+0x400>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8002e60:	f7ff fc06 	bl	8002670 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e64:	f7fe fed0 	bl	8001c08 <HAL_GetTick>
 8002e68:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x3ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8002e6c:	f7fe fecc 	bl	8001c08 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b03      	cmp	r3, #3
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x3ce>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e1a1      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8002e7e:	f7ff fc08 	bl	8002692 <LL_RCC_LSI2_IsReady>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1f1      	bne.n	8002e6c <HAL_RCC_OscConfig+0x3bc>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8002e88:	f7ff fbbe 	bl	8002608 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8c:	f7fe febc 	bl	8001c08 <HAL_GetTick>
 8002e90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002e92:	e008      	b.n	8002ea6 <HAL_RCC_OscConfig+0x3f6>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8002e94:	f7fe feb8 	bl	8001c08 <HAL_GetTick>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x3f6>
        {
          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e18d      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8002ea6:	f7ff fbc0 	bl	800262a <LL_RCC_LSI1_IsReady>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f1      	bne.n	8002e94 <HAL_RCC_OscConfig+0x3e4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d05b      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4c4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ebc:	4ba7      	ldr	r3, [pc, #668]	; (800315c <HAL_RCC_OscConfig+0x6ac>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d114      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x442>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002ec8:	f7ff fa5e 	bl	8002388 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ecc:	f7fe fe9c 	bl	8001c08 <HAL_GetTick>
 8002ed0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ed2:	e008      	b.n	8002ee6 <HAL_RCC_OscConfig+0x436>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed4:	f7fe fe98 	bl	8001c08 <HAL_GetTick>
 8002ed8:	4602      	mov	r2, r0
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	1ad3      	subs	r3, r2, r3
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d901      	bls.n	8002ee6 <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e16d      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ee6:	4b9d      	ldr	r3, [pc, #628]	; (800315c <HAL_RCC_OscConfig+0x6ac>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0f0      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x424>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	689b      	ldr	r3, [r3, #8]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d102      	bne.n	8002f00 <HAL_RCC_OscConfig+0x450>
 8002efa:	f7ff fb1e 	bl	800253a <LL_RCC_LSE_Enable>
 8002efe:	e00c      	b.n	8002f1a <HAL_RCC_OscConfig+0x46a>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	2b05      	cmp	r3, #5
 8002f06:	d104      	bne.n	8002f12 <HAL_RCC_OscConfig+0x462>
 8002f08:	f7ff fb39 	bl	800257e <LL_RCC_LSE_EnableBypass>
 8002f0c:	f7ff fb15 	bl	800253a <LL_RCC_LSE_Enable>
 8002f10:	e003      	b.n	8002f1a <HAL_RCC_OscConfig+0x46a>
 8002f12:	f7ff fb23 	bl	800255c <LL_RCC_LSE_Disable>
 8002f16:	f7ff fb43 	bl	80025a0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	689b      	ldr	r3, [r3, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d014      	beq.n	8002f4c <HAL_RCC_OscConfig+0x49c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f22:	f7fe fe71 	bl	8001c08 <HAL_GetTick>
 8002f26:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002f28:	e00a      	b.n	8002f40 <HAL_RCC_OscConfig+0x490>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7fe fe6d 	bl	8001c08 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x490>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e140      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002f40:	f7ff fb3f 	bl	80025c2 <LL_RCC_LSE_IsReady>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d0ef      	beq.n	8002f2a <HAL_RCC_OscConfig+0x47a>
 8002f4a:	e013      	b.n	8002f74 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f4c:	f7fe fe5c 	bl	8001c08 <HAL_GetTick>
 8002f50:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002f52:	e00a      	b.n	8002f6a <HAL_RCC_OscConfig+0x4ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f54:	f7fe fe58 	bl	8001c08 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x4ba>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e12b      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002f6a:	f7ff fb2a 	bl	80025c2 <LL_RCC_LSE_IsReady>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d1ef      	bne.n	8002f54 <HAL_RCC_OscConfig+0x4a4>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d02c      	beq.n	8002fda <HAL_RCC_OscConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d014      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x502>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002f88:	f7ff faa3 	bl	80024d2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f8c:	f7fe fe3c 	bl	8001c08 <HAL_GetTick>
 8002f90:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x4f6>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f94:	f7fe fe38 	bl	8001c08 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e10d      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8002fa6:	f7ff fab6 	bl	8002516 <LL_RCC_HSI48_IsReady>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d0f1      	beq.n	8002f94 <HAL_RCC_OscConfig+0x4e4>
 8002fb0:	e013      	b.n	8002fda <HAL_RCC_OscConfig+0x52a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002fb2:	f7ff fa9f 	bl	80024f4 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb6:	f7fe fe27 	bl	8001c08 <HAL_GetTick>
 8002fba:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002fbc:	e008      	b.n	8002fd0 <HAL_RCC_OscConfig+0x520>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fbe:	f7fe fe23 	bl	8001c08 <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x520>
        {
          return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e0f8      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8002fd0:	f7ff faa1 	bl	8002516 <LL_RCC_HSI48_IsReady>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f1      	bne.n	8002fbe <HAL_RCC_OscConfig+0x50e>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f000 80ee 	beq.w	80031c0 <HAL_RCC_OscConfig+0x710>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fe4:	f7ff fbff 	bl	80027e6 <LL_RCC_GetSysClkSource>
 8002fe8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8002fea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	f040 80b4 	bne.w	8003164 <HAL_RCC_OscConfig+0x6b4>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f003 0203 	and.w	r2, r3, #3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	429a      	cmp	r2, r3
 8003008:	d123      	bne.n	8003052 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d11c      	bne.n	8003052 <HAL_RCC_OscConfig+0x5a2>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	0a1b      	lsrs	r3, r3, #8
 800301c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003024:	429a      	cmp	r2, r3
 8003026:	d114      	bne.n	8003052 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003032:	429a      	cmp	r2, r3
 8003034:	d10d      	bne.n	8003052 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003040:	429a      	cmp	r2, r3
 8003042:	d106      	bne.n	8003052 <HAL_RCC_OscConfig+0x5a2>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800304e:	429a      	cmp	r2, r3
 8003050:	d05d      	beq.n	800310e <HAL_RCC_OscConfig+0x65e>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	2b0c      	cmp	r3, #12
 8003056:	d058      	beq.n	800310a <HAL_RCC_OscConfig+0x65a>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003058:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_RCC_OscConfig+0x5ba>

          {
            return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e0ab      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800306a:	f7ff fc72 	bl	8002952 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800306e:	f7fe fdcb 	bl	8001c08 <HAL_GetTick>
 8003072:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003074:	e008      	b.n	8003088 <HAL_RCC_OscConfig+0x5d8>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003076:	f7fe fdc7 	bl	8001c08 <HAL_GetTick>
 800307a:	4602      	mov	r2, r0
 800307c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	2b02      	cmp	r3, #2
 8003082:	d901      	bls.n	8003088 <HAL_RCC_OscConfig+0x5d8>
              {
                return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e09c      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003088:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1ef      	bne.n	8003076 <HAL_RCC_OscConfig+0x5c6>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003096:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800309a:	68da      	ldr	r2, [r3, #12]
 800309c:	4b30      	ldr	r3, [pc, #192]	; (8003160 <HAL_RCC_OscConfig+0x6b0>)
 800309e:	4013      	ands	r3, r2
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80030a8:	4311      	orrs	r1, r2
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030ae:	0212      	lsls	r2, r2, #8
 80030b0:	4311      	orrs	r1, r2
 80030b2:	687a      	ldr	r2, [r7, #4]
 80030b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80030b6:	4311      	orrs	r1, r2
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80030bc:	4311      	orrs	r1, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80030c2:	430a      	orrs	r2, r1
 80030c4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80030cc:	f7ff fc32 	bl	8002934 <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80030da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030de:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80030e0:	f7fe fd92 	bl	8001c08 <HAL_GetTick>
 80030e4:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030e6:	e008      	b.n	80030fa <HAL_RCC_OscConfig+0x64a>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e8:	f7fe fd8e 	bl	8001c08 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	2b02      	cmp	r3, #2
 80030f4:	d901      	bls.n	80030fa <HAL_RCC_OscConfig+0x64a>
              {
                return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e063      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d0ef      	beq.n	80030e8 <HAL_RCC_OscConfig+0x638>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003108:	e05a      	b.n	80031c0 <HAL_RCC_OscConfig+0x710>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e059      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800310e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d151      	bne.n	80031c0 <HAL_RCC_OscConfig+0x710>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800311c:	f7ff fc0a 	bl	8002934 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003120:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800312a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800312e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003130:	f7fe fd6a 	bl	8001c08 <HAL_GetTick>
 8003134:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003136:	e008      	b.n	800314a <HAL_RCC_OscConfig+0x69a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003138:	f7fe fd66 	bl	8001c08 <HAL_GetTick>
 800313c:	4602      	mov	r2, r0
 800313e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003140:	1ad3      	subs	r3, r2, r3
 8003142:	2b02      	cmp	r3, #2
 8003144:	d901      	bls.n	800314a <HAL_RCC_OscConfig+0x69a>
            {
              return HAL_TIMEOUT;
 8003146:	2303      	movs	r3, #3
 8003148:	e03b      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0ef      	beq.n	8003138 <HAL_RCC_OscConfig+0x688>
 8003158:	e032      	b.n	80031c0 <HAL_RCC_OscConfig+0x710>
 800315a:	bf00      	nop
 800315c:	58000400 	.word	0x58000400
 8003160:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	2b0c      	cmp	r3, #12
 8003168:	d028      	beq.n	80031bc <HAL_RCC_OscConfig+0x70c>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316a:	f7ff fbf2 	bl	8002952 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800316e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003178:	f023 0303 	bic.w	r3, r3, #3
 800317c:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 800317e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003188:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 800318c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003190:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003192:	f7fe fd39 	bl	8001c08 <HAL_GetTick>
 8003196:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003198:	e008      	b.n	80031ac <HAL_RCC_OscConfig+0x6fc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800319a:	f7fe fd35 	bl	8001c08 <HAL_GetTick>
 800319e:	4602      	mov	r2, r0
 80031a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a2:	1ad3      	subs	r3, r2, r3
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d901      	bls.n	80031ac <HAL_RCC_OscConfig+0x6fc>
          {
            return HAL_TIMEOUT;
 80031a8:	2303      	movs	r3, #3
 80031aa:	e00a      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1ef      	bne.n	800319a <HAL_RCC_OscConfig+0x6ea>
 80031ba:	e001      	b.n	80031c0 <HAL_RCC_OscConfig+0x710>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e000      	b.n	80031c2 <HAL_RCC_OscConfig+0x712>
      }
    }
  }
  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3734      	adds	r7, #52	; 0x34
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd90      	pop	{r4, r7, pc}
 80031ca:	bf00      	nop

080031cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d101      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e12d      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031e0:	4b98      	ldr	r3, [pc, #608]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0307 	and.w	r3, r3, #7
 80031e8:	683a      	ldr	r2, [r7, #0]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d91b      	bls.n	8003226 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031ee:	4b95      	ldr	r3, [pc, #596]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f023 0207 	bic.w	r2, r3, #7
 80031f6:	4993      	ldr	r1, [pc, #588]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031fe:	f7fe fd03 	bl	8001c08 <HAL_GetTick>
 8003202:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003204:	e008      	b.n	8003218 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003206:	f7fe fcff 	bl	8001c08 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e111      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003218:	4b8a      	ldr	r3, [pc, #552]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	429a      	cmp	r2, r3
 8003224:	d1ef      	bne.n	8003206 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d016      	beq.n	8003260 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff fae1 	bl	80027fe <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800323c:	f7fe fce4 	bl	8001c08 <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003244:	f7fe fce0 	bl	8001c08 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b02      	cmp	r3, #2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e0f2      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003256:	f7ff fbce 	bl	80029f6 <LL_RCC_IsActiveFlag_HPRE>
 800325a:	4603      	mov	r3, r0
 800325c:	2b00      	cmp	r3, #0
 800325e:	d0f1      	beq.n	8003244 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b00      	cmp	r3, #0
 800326a:	d016      	beq.n	800329a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fad8 	bl	8002826 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003276:	f7fe fcc7 	bl	8001c08 <HAL_GetTick>
 800327a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800327c:	e008      	b.n	8003290 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800327e:	f7fe fcc3 	bl	8001c08 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	2b02      	cmp	r3, #2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e0d5      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003290:	f7ff fbc3 	bl	8002a1a <LL_RCC_IsActiveFlag_C2HPRE>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f1      	beq.n	800327e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d016      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fad1 	bl	8002852 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80032b0:	f7fe fcaa 	bl	8001c08 <HAL_GetTick>
 80032b4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80032b8:	f7fe fca6 	bl	8001c08 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e0b8      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80032ca:	f7ff fbb9 	bl	8002a40 <LL_RCC_IsActiveFlag_SHDHPRE>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f1      	beq.n	80032b8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0304 	and.w	r3, r3, #4
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d016      	beq.n	800330e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4618      	mov	r0, r3
 80032e6:	f7ff facb 	bl	8002880 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80032ea:	f7fe fc8d 	bl	8001c08 <HAL_GetTick>
 80032ee:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80032f2:	f7fe fc89 	bl	8001c08 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e09b      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003304:	f7ff fbaf 	bl	8002a66 <LL_RCC_IsActiveFlag_PPRE1>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d0f1      	beq.n	80032f2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0308 	and.w	r3, r3, #8
 8003316:	2b00      	cmp	r3, #0
 8003318:	d017      	beq.n	800334a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff fac1 	bl	80028a8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003326:	f7fe fc6f 	bl	8001c08 <HAL_GetTick>
 800332a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800332c:	e008      	b.n	8003340 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800332e:	f7fe fc6b 	bl	8001c08 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e07d      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003340:	f7ff fba3 	bl	8002a8a <LL_RCC_IsActiveFlag_PPRE2>
 8003344:	4603      	mov	r3, r0
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f1      	beq.n	800332e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d043      	beq.n	80033de <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d106      	bne.n	800336c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800335e:	f7ff f861 	bl	8002424 <LL_RCC_HSE_IsReady>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d11e      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	e067      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b03      	cmp	r3, #3
 8003372:	d106      	bne.n	8003382 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003374:	f7ff fafc 	bl	8002970 <LL_RCC_PLL_IsReady>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d113      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	e05c      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d106      	bne.n	8003398 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800338a:	f7ff f9c9 	bl	8002720 <LL_RCC_MSI_IsReady>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d108      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e051      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003398:	f7ff f874 	bl	8002484 <LL_RCC_HSI_IsReady>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e04a      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7ff fa07 	bl	80027be <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033b0:	f7fe fc2a 	bl	8001c08 <HAL_GetTick>
 80033b4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b6:	e00a      	b.n	80033ce <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033b8:	f7fe fc26 	bl	8001c08 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e036      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ce:	f7ff fa0a 	bl	80027e6 <LL_RCC_GetSysClkSource>
 80033d2:	4602      	mov	r2, r0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	429a      	cmp	r2, r3
 80033dc:	d1ec      	bne.n	80033b8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033de:	4b19      	ldr	r3, [pc, #100]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d21b      	bcs.n	8003424 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ec:	4b15      	ldr	r3, [pc, #84]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f023 0207 	bic.w	r2, r3, #7
 80033f4:	4913      	ldr	r1, [pc, #76]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033fc:	f7fe fc04 	bl	8001c08 <HAL_GetTick>
 8003400:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	e008      	b.n	8003416 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003404:	f7fe fc00 	bl	8001c08 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e012      	b.n	800343c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003416:	4b0b      	ldr	r3, [pc, #44]	; (8003444 <HAL_RCC_ClockConfig+0x278>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	429a      	cmp	r2, r3
 8003422:	d1ef      	bne.n	8003404 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003424:	f000 f87e 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003428:	4603      	mov	r3, r0
 800342a:	4a07      	ldr	r2, [pc, #28]	; (8003448 <HAL_RCC_ClockConfig+0x27c>)
 800342c:	6013      	str	r3, [r2, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800342e:	f7fe fbf7 	bl	8001c20 <HAL_GetTickPrio>
 8003432:	4603      	mov	r3, r0
 8003434:	4618      	mov	r0, r3
 8003436:	f7fe fb99 	bl	8001b6c <HAL_InitTick>
 800343a:	4603      	mov	r3, r0
}
 800343c:	4618      	mov	r0, r3
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	58004000 	.word	0x58004000
 8003448:	20000004 	.word	0x20000004

0800344c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800344c:	b590      	push	{r4, r7, lr}
 800344e:	b085      	sub	sp, #20
 8003450:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003452:	f7ff f9c8 	bl	80027e6 <LL_RCC_GetSysClkSource>
 8003456:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10a      	bne.n	8003474 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800345e:	f7ff f984 	bl	800276a <LL_RCC_MSI_GetRange>
 8003462:	4603      	mov	r3, r0
 8003464:	091b      	lsrs	r3, r3, #4
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	4a2b      	ldr	r2, [pc, #172]	; (8003518 <HAL_RCC_GetSysClockFreq+0xcc>)
 800346c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	e04b      	b.n	800350c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2b04      	cmp	r3, #4
 8003478:	d102      	bne.n	8003480 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800347a:	4b28      	ldr	r3, [pc, #160]	; (800351c <HAL_RCC_GetSysClockFreq+0xd0>)
 800347c:	60fb      	str	r3, [r7, #12]
 800347e:	e045      	b.n	800350c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b08      	cmp	r3, #8
 8003484:	d10a      	bne.n	800349c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003486:	f7fe ff9d 	bl	80023c4 <LL_RCC_HSE_IsEnabledDiv2>
 800348a:	4603      	mov	r3, r0
 800348c:	2b01      	cmp	r3, #1
 800348e:	d102      	bne.n	8003496 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003490:	4b22      	ldr	r3, [pc, #136]	; (800351c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003492:	60fb      	str	r3, [r7, #12]
 8003494:	e03a      	b.n	800350c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8003496:	4b22      	ldr	r3, [pc, #136]	; (8003520 <HAL_RCC_GetSysClockFreq+0xd4>)
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	e037      	b.n	800350c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800349c:	f7ff fa9f 	bl	80029de <LL_RCC_PLL_GetMainSource>
 80034a0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d003      	beq.n	80034b0 <HAL_RCC_GetSysClockFreq+0x64>
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b03      	cmp	r3, #3
 80034ac:	d003      	beq.n	80034b6 <HAL_RCC_GetSysClockFreq+0x6a>
 80034ae:	e00d      	b.n	80034cc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80034b0:	4b1a      	ldr	r3, [pc, #104]	; (800351c <HAL_RCC_GetSysClockFreq+0xd0>)
 80034b2:	60bb      	str	r3, [r7, #8]
        break;
 80034b4:	e015      	b.n	80034e2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80034b6:	f7fe ff85 	bl	80023c4 <LL_RCC_HSE_IsEnabledDiv2>
 80034ba:	4603      	mov	r3, r0
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d102      	bne.n	80034c6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80034c0:	4b16      	ldr	r3, [pc, #88]	; (800351c <HAL_RCC_GetSysClockFreq+0xd0>)
 80034c2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80034c4:	e00d      	b.n	80034e2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80034c6:	4b16      	ldr	r3, [pc, #88]	; (8003520 <HAL_RCC_GetSysClockFreq+0xd4>)
 80034c8:	60bb      	str	r3, [r7, #8]
        break;
 80034ca:	e00a      	b.n	80034e2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80034cc:	f7ff f94d 	bl	800276a <LL_RCC_MSI_GetRange>
 80034d0:	4603      	mov	r3, r0
 80034d2:	091b      	lsrs	r3, r3, #4
 80034d4:	f003 030f 	and.w	r3, r3, #15
 80034d8:	4a0f      	ldr	r2, [pc, #60]	; (8003518 <HAL_RCC_GetSysClockFreq+0xcc>)
 80034da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034de:	60bb      	str	r3, [r7, #8]
        break;
 80034e0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 80034e2:	f7ff fa57 	bl	8002994 <LL_RCC_PLL_GetN>
 80034e6:	4602      	mov	r2, r0
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	fb03 f402 	mul.w	r4, r3, r2
 80034ee:	f7ff fa6a 	bl	80029c6 <LL_RCC_PLL_GetDivider>
 80034f2:	4603      	mov	r3, r0
 80034f4:	091b      	lsrs	r3, r3, #4
 80034f6:	3301      	adds	r3, #1
 80034f8:	fbb4 f4f3 	udiv	r4, r4, r3
 80034fc:	f7ff fa57 	bl	80029ae <LL_RCC_PLL_GetR>
 8003500:	4603      	mov	r3, r0
 8003502:	0f5b      	lsrs	r3, r3, #29
 8003504:	3301      	adds	r3, #1
 8003506:	fbb4 f3f3 	udiv	r3, r4, r3
 800350a:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 800350c:	68fb      	ldr	r3, [r7, #12]
}
 800350e:	4618      	mov	r0, r3
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	bd90      	pop	{r4, r7, pc}
 8003516:	bf00      	nop
 8003518:	08009434 	.word	0x08009434
 800351c:	00f42400 	.word	0x00f42400
 8003520:	01e84800 	.word	0x01e84800

08003524 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003524:	b598      	push	{r3, r4, r7, lr}
 8003526:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003528:	f7ff ff90 	bl	800344c <HAL_RCC_GetSysClockFreq>
 800352c:	4604      	mov	r4, r0
 800352e:	f7ff f9cf 	bl	80028d0 <LL_RCC_GetAHBPrescaler>
 8003532:	4603      	mov	r3, r0
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	4a03      	ldr	r2, [pc, #12]	; (8003548 <HAL_RCC_GetHCLKFreq+0x24>)
 800353c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003540:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003544:	4618      	mov	r0, r3
 8003546:	bd98      	pop	{r3, r4, r7, pc}
 8003548:	080093d4 	.word	0x080093d4

0800354c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800354c:	b598      	push	{r3, r4, r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003550:	f7ff ffe8 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003554:	4604      	mov	r4, r0
 8003556:	f7ff f9d5 	bl	8002904 <LL_RCC_GetAPB1Prescaler>
 800355a:	4603      	mov	r3, r0
 800355c:	0a1b      	lsrs	r3, r3, #8
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	4a04      	ldr	r2, [pc, #16]	; (8003574 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003568:	f003 031f 	and.w	r3, r3, #31
 800356c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd98      	pop	{r3, r4, r7, pc}
 8003574:	08009414 	.word	0x08009414

08003578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003578:	b598      	push	{r3, r4, r7, lr}
 800357a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800357c:	f7ff ffd2 	bl	8003524 <HAL_RCC_GetHCLKFreq>
 8003580:	4604      	mov	r4, r0
 8003582:	f7ff f9cb 	bl	800291c <LL_RCC_GetAPB2Prescaler>
 8003586:	4603      	mov	r3, r0
 8003588:	0adb      	lsrs	r3, r3, #11
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	4a04      	ldr	r2, [pc, #16]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003594:	f003 031f 	and.w	r3, r3, #31
 8003598:	fa24 f303 	lsr.w	r3, r4, r3
}
 800359c:	4618      	mov	r0, r3
 800359e:	bd98      	pop	{r3, r4, r7, pc}
 80035a0:	08009414 	.word	0x08009414

080035a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80035a4:	b590      	push	{r4, r7, lr}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2bb0      	cmp	r3, #176	; 0xb0
 80035b0:	d903      	bls.n	80035ba <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80035b2:	4b15      	ldr	r3, [pc, #84]	; (8003608 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80035b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e007      	b.n	80035ca <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	091b      	lsrs	r3, r3, #4
 80035be:	f003 030f 	and.w	r3, r3, #15
 80035c2:	4a11      	ldr	r2, [pc, #68]	; (8003608 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80035c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80035ca:	f7ff f98d 	bl	80028e8 <LL_RCC_GetAHB4Prescaler>
 80035ce:	4603      	mov	r3, r0
 80035d0:	091b      	lsrs	r3, r3, #4
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	4a0d      	ldr	r2, [pc, #52]	; (800360c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80035d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035dc:	68fa      	ldr	r2, [r7, #12]
 80035de:	fbb2 f3f3 	udiv	r3, r2, r3
 80035e2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	4a0a      	ldr	r2, [pc, #40]	; (8003610 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80035e8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ec:	0c9c      	lsrs	r4, r3, #18
 80035ee:	f7fe fedb 	bl	80023a8 <HAL_PWREx_GetVoltageRange>
 80035f2:	4603      	mov	r3, r0
 80035f4:	4619      	mov	r1, r3
 80035f6:	4620      	mov	r0, r4
 80035f8:	f000 f80c 	bl	8003614 <RCC_SetFlashLatency>
 80035fc:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 80035fe:	4618      	mov	r0, r3
 8003600:	3714      	adds	r7, #20
 8003602:	46bd      	mov	sp, r7
 8003604:	bd90      	pop	{r4, r7, pc}
 8003606:	bf00      	nop
 8003608:	08009434 	.word	0x08009434
 800360c:	080093d4 	.word	0x080093d4
 8003610:	431bde83 	.word	0x431bde83

08003614 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003614:	b590      	push	{r4, r7, lr}
 8003616:	b093      	sub	sp, #76	; 0x4c
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
 800361c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800361e:	4b37      	ldr	r3, [pc, #220]	; (80036fc <RCC_SetFlashLatency+0xe8>)
 8003620:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003624:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003626:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800362a:	4a35      	ldr	r2, [pc, #212]	; (8003700 <RCC_SetFlashLatency+0xec>)
 800362c:	f107 031c 	add.w	r3, r7, #28
 8003630:	ca07      	ldmia	r2, {r0, r1, r2}
 8003632:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003636:	4b33      	ldr	r3, [pc, #204]	; (8003704 <RCC_SetFlashLatency+0xf0>)
 8003638:	f107 040c 	add.w	r4, r7, #12
 800363c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800363e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003642:	2300      	movs	r3, #0
 8003644:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800364c:	d11a      	bne.n	8003684 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800364e:	2300      	movs	r3, #0
 8003650:	643b      	str	r3, [r7, #64]	; 0x40
 8003652:	e013      	b.n	800367c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	3348      	adds	r3, #72	; 0x48
 800365a:	443b      	add	r3, r7
 800365c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	429a      	cmp	r2, r3
 8003664:	d807      	bhi.n	8003676 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003666:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	3348      	adds	r3, #72	; 0x48
 800366c:	443b      	add	r3, r7
 800366e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003672:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003674:	e020      	b.n	80036b8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003678:	3301      	adds	r3, #1
 800367a:	643b      	str	r3, [r7, #64]	; 0x40
 800367c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800367e:	2b03      	cmp	r3, #3
 8003680:	d9e8      	bls.n	8003654 <RCC_SetFlashLatency+0x40>
 8003682:	e019      	b.n	80036b8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003684:	2300      	movs	r3, #0
 8003686:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003688:	e013      	b.n	80036b2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800368a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	3348      	adds	r3, #72	; 0x48
 8003690:	443b      	add	r3, r7
 8003692:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	429a      	cmp	r2, r3
 800369a:	d807      	bhi.n	80036ac <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800369c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	3348      	adds	r3, #72	; 0x48
 80036a2:	443b      	add	r3, r7
 80036a4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80036a8:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 80036aa:	e005      	b.n	80036b8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80036ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036ae:	3301      	adds	r3, #1
 80036b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d9e8      	bls.n	800368a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 80036b8:	4b13      	ldr	r3, [pc, #76]	; (8003708 <RCC_SetFlashLatency+0xf4>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f023 0207 	bic.w	r2, r3, #7
 80036c0:	4911      	ldr	r1, [pc, #68]	; (8003708 <RCC_SetFlashLatency+0xf4>)
 80036c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036c4:	4313      	orrs	r3, r2
 80036c6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80036c8:	f7fe fa9e 	bl	8001c08 <HAL_GetTick>
 80036cc:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80036ce:	e008      	b.n	80036e2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80036d0:	f7fe fa9a 	bl	8001c08 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e007      	b.n	80036f2 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80036e2:	4b09      	ldr	r3, [pc, #36]	; (8003708 <RCC_SetFlashLatency+0xf4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d1ef      	bne.n	80036d0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	374c      	adds	r7, #76	; 0x4c
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd90      	pop	{r4, r7, pc}
 80036fa:	bf00      	nop
 80036fc:	080093a8 	.word	0x080093a8
 8003700:	080093b8 	.word	0x080093b8
 8003704:	080093c4 	.word	0x080093c4
 8003708:	58004000 	.word	0x58004000

0800370c <LL_RCC_LSE_IsEnabled>:
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003710:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003714:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <LL_RCC_LSE_IsEnabled+0x18>
 8003720:	2301      	movs	r3, #1
 8003722:	e000      	b.n	8003726 <LL_RCC_LSE_IsEnabled+0x1a>
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr

08003730 <LL_RCC_LSE_IsReady>:
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003734:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800373c:	f003 0302 	and.w	r3, r3, #2
 8003740:	2b02      	cmp	r3, #2
 8003742:	d101      	bne.n	8003748 <LL_RCC_LSE_IsReady+0x18>
 8003744:	2301      	movs	r3, #1
 8003746:	e000      	b.n	800374a <LL_RCC_LSE_IsReady+0x1a>
 8003748:	2300      	movs	r3, #0
}
 800374a:	4618      	mov	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <LL_RCC_MSI_EnablePLLMode>:
{
 8003754:	b480      	push	{r7}
 8003756:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003758:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003762:	f043 0304 	orr.w	r3, r3, #4
 8003766:	6013      	str	r3, [r2, #0]
}
 8003768:	bf00      	nop
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr

08003772 <LL_RCC_SetRFWKPClockSource>:
{
 8003772:	b480      	push	{r7}
 8003774:	b083      	sub	sp, #12
 8003776:	af00      	add	r7, sp, #0
 8003778:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800377a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800377e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003782:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003786:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4313      	orrs	r3, r2
 800378e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003792:	bf00      	nop
 8003794:	370c      	adds	r7, #12
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr

0800379e <LL_RCC_SetSMPSClockSource>:
{
 800379e:	b480      	push	{r7}
 80037a0:	b083      	sub	sp, #12
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 80037a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ac:	f023 0203 	bic.w	r2, r3, #3
 80037b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	624b      	str	r3, [r1, #36]	; 0x24
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <LL_RCC_SetSMPSPrescaler>:
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 80037ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037d8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	4313      	orrs	r3, r2
 80037e0:	624b      	str	r3, [r1, #36]	; 0x24
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr

080037ee <LL_RCC_SetUSARTClockSource>:
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80037f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037fe:	f023 0203 	bic.w	r2, r3, #3
 8003802:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4313      	orrs	r3, r2
 800380a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <LL_RCC_SetLPUARTClockSource>:
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003822:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800382a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800382e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800383a:	bf00      	nop
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr

08003846 <LL_RCC_SetI2CClockSource>:
{
 8003846:	b480      	push	{r7}
 8003848:	b083      	sub	sp, #12
 800384a:	af00      	add	r7, sp, #0
 800384c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800384e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003852:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	091b      	lsrs	r3, r3, #4
 800385a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800385e:	43db      	mvns	r3, r3
 8003860:	401a      	ands	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	011b      	lsls	r3, r3, #4
 8003866:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800386a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800386e:	4313      	orrs	r3, r2
 8003870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003874:	bf00      	nop
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <LL_RCC_SetLPTIMClockSource>:
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003888:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800388c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	0c1b      	lsrs	r3, r3, #16
 8003894:	041b      	lsls	r3, r3, #16
 8003896:	43db      	mvns	r3, r3
 8003898:	401a      	ands	r2, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	041b      	lsls	r3, r3, #16
 800389e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <LL_RCC_SetSAIClockSource>:
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80038bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80038c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <LL_RCC_SetRNGClockSource>:
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80038e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038f0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80038f4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003900:	bf00      	nop
 8003902:	370c      	adds	r7, #12
 8003904:	46bd      	mov	sp, r7
 8003906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390a:	4770      	bx	lr

0800390c <LL_RCC_SetCLK48ClockSource>:
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003914:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800391c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003920:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4313      	orrs	r3, r2
 8003928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800392c:	bf00      	nop
 800392e:	370c      	adds	r7, #12
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <LL_RCC_SetUSBClockSource>:
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f7ff ffe3 	bl	800390c <LL_RCC_SetCLK48ClockSource>
}
 8003946:	bf00      	nop
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}

0800394e <LL_RCC_SetADCClockSource>:
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003956:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800395a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003962:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4313      	orrs	r3, r2
 800396a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800396e:	bf00      	nop
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr

0800397a <LL_RCC_SetRTCClockSource>:
{
 800397a:	b480      	push	{r7}
 800397c:	b083      	sub	sp, #12
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800398a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800398e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4313      	orrs	r3, r2
 8003996:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800399a:	bf00      	nop
 800399c:	370c      	adds	r7, #12
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr

080039a6 <LL_RCC_GetRTCClockSource>:
{
 80039a6:	b480      	push	{r7}
 80039a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80039aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr

080039c0 <LL_RCC_ForceBackupDomainReset>:
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80039c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80039d8:	bf00      	nop
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <LL_RCC_ReleaseBackupDomainReset>:
{
 80039e2:	b480      	push	{r7}
 80039e4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80039e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80039fa:	bf00      	nop
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr

08003a04 <LL_RCC_PLLSAI1_Enable>:
{
 8003a04:	b480      	push	{r7}
 8003a06:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003a08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003a16:	6013      	str	r3, [r2, #0]
}
 8003a18:	bf00      	nop
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr

08003a22 <LL_RCC_PLLSAI1_Disable>:
{
 8003a22:	b480      	push	{r7}
 8003a24:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003a26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003a30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a34:	6013      	str	r3, [r2, #0]
}
 8003a36:	bf00      	nop
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <LL_RCC_PLLSAI1_IsReady>:
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003a44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003a52:	d101      	bne.n	8003a58 <LL_RCC_PLLSAI1_IsReady+0x18>
 8003a54:	2301      	movs	r3, #1
 8003a56:	e000      	b.n	8003a5a <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b088      	sub	sp, #32
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003a70:	2300      	movs	r3, #0
 8003a72:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d034      	beq.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a84:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a88:	d021      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003a8a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003a8e:	d81b      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a90:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a94:	d01d      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003a96:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003a9a:	d815      	bhi.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00b      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003aa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003aa4:	d110      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab4:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ab6:	e00d      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x70>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	3304      	adds	r3, #4
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 f94d 	bl	8003d5c <RCCEx_PLLSAI1_ConfigNP>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ac6:	e005      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	77fb      	strb	r3, [r7, #31]
        break;
 8003acc:	e002      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003ace:	bf00      	nop
 8003ad0:	e000      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad4:	7ffb      	ldrb	r3, [r7, #31]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d105      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7ff fee8 	bl	80038b4 <LL_RCC_SetSAIClockSource>
 8003ae4:	e001      	b.n	8003aea <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae6:	7ffb      	ldrb	r3, [r7, #31]
 8003ae8:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d046      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003af6:	f7ff ff56 	bl	80039a6 <LL_RCC_GetRTCClockSource>
 8003afa:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	69ba      	ldr	r2, [r7, #24]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d03c      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003b06:	f7fe fc3f 	bl	8002388 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d105      	bne.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7ff ff30 	bl	800397a <LL_RCC_SetRTCClockSource>
 8003b1a:	e02e      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003b1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b24:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003b26:	f7ff ff4b 	bl	80039c0 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003b2a:	f7ff ff5a 	bl	80039e2 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003b3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003b46:	f7ff fde1 	bl	800370c <LL_RCC_LSE_IsEnabled>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d114      	bne.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b50:	f7fe f85a 	bl	8001c08 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003b56:	e00b      	b.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b58:	f7fe f856 	bl	8001c08 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d902      	bls.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	77fb      	strb	r3, [r7, #31]
              break;
 8003b6e:	e004      	b.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003b70:	f7ff fdde 	bl	8003730 <LL_RCC_LSE_IsReady>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d1ee      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003b7a:	7ffb      	ldrb	r3, [r7, #31]
 8003b7c:	77bb      	strb	r3, [r7, #30]
 8003b7e:	e001      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b80:	7ffb      	ldrb	r3, [r7, #31]
 8003b82:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d004      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff fe2a 	bl	80037ee <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d004      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	4618      	mov	r0, r3
 8003bac:	f7ff fe35 	bl	800381a <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0310 	and.w	r3, r3, #16
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d004      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7ff fe5d 	bl	8003880 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 0320 	and.w	r3, r3, #32
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d004      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f7ff fe52 	bl	8003880 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0304 	and.w	r3, r3, #4
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d004      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7ff fe2a 	bl	8003846 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0308 	and.w	r3, r3, #8
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d004      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff fe1f 	bl	8003846 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d022      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7ff fe8d 	bl	8003938 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c26:	d107      	bne.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8003c28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003c36:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c3c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c40:	d10b      	bne.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3304      	adds	r3, #4
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 f8e3 	bl	8003e12 <RCCEx_PLLSAI1_ConfigNQ>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8003c50:	7ffb      	ldrb	r3, [r7, #31]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* set overall return value */
      status = ret;
 8003c56:	7ffb      	ldrb	r3, [r7, #31]
 8003c58:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d02b      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c6e:	d008      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c74:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c78:	d003      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d105      	bne.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff fe2a 	bl	80038e0 <LL_RCC_SetRNGClockSource>
 8003c8c:	e00a      	b.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c92:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c96:	60fb      	str	r3, [r7, #12]
 8003c98:	2000      	movs	r0, #0
 8003c9a:	f7ff fe21 	bl	80038e0 <LL_RCC_SetRNGClockSource>
 8003c9e:	68f8      	ldr	r0, [r7, #12]
 8003ca0:	f7ff fe34 	bl	800390c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003cac:	d107      	bne.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003cbc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d022      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7ff fe3d 	bl	800394e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cd8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cdc:	d107      	bne.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ce8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cec:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003cf6:	d10b      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3304      	adds	r3, #4
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f000 f8e3 	bl	8003ec8 <RCCEx_PLLSAI1_ConfigNR>
 8003d02:	4603      	mov	r3, r0
 8003d04:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 8003d06:	7ffb      	ldrb	r3, [r7, #31]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d001      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* set overall return value */
      status = ret;
 8003d0c:	7ffb      	ldrb	r3, [r7, #31]
 8003d0e:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d004      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff fd26 	bl	8003772 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d009      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7ff fd45 	bl	80037c6 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff fd2c 	bl	800379e <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 8003d46:	7fbb      	ldrb	r3, [r7, #30]
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3720      	adds	r7, #32
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	bd80      	pop	{r7, pc}

08003d50 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8003d54:	f7ff fcfe 	bl	8003754 <LL_RCC_MSI_EnablePLLMode>
}
 8003d58:	bf00      	nop
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d64:	2300      	movs	r3, #0
 8003d66:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003d68:	f7ff fe5b 	bl	8003a22 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003d6c:	f7fd ff4c 	bl	8001c08 <HAL_GetTick>
 8003d70:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003d72:	e009      	b.n	8003d88 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d74:	f7fd ff48 	bl	8001c08 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d902      	bls.n	8003d88 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	73fb      	strb	r3, [r7, #15]
      break;
 8003d86:	e004      	b.n	8003d92 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003d88:	f7ff fe5a 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d1f0      	bne.n	8003d74 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d137      	bne.n	8003e08 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d9c:	691b      	ldr	r3, [r3, #16]
 8003d9e:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	021b      	lsls	r3, r3, #8
 8003da8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dac:	4313      	orrs	r3, r2
 8003dae:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003db0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003dc6:	f7ff fe1d 	bl	8003a04 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dca:	f7fd ff1d 	bl	8001c08 <HAL_GetTick>
 8003dce:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003dd0:	e009      	b.n	8003de6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003dd2:	f7fd ff19 	bl	8001c08 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d902      	bls.n	8003de6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	73fb      	strb	r3, [r7, #15]
        break;
 8003de4:	e004      	b.n	8003df0 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003de6:	f7ff fe2b 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d1f0      	bne.n	8003dd2 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d108      	bne.n	8003e08 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dfa:	691a      	ldr	r2, [r3, #16]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e04:	4313      	orrs	r3, r2
 8003e06:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}

08003e12 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003e12:	b580      	push	{r7, lr}
 8003e14:	b084      	sub	sp, #16
 8003e16:	af00      	add	r7, sp, #0
 8003e18:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003e1e:	f7ff fe00 	bl	8003a22 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e22:	f7fd fef1 	bl	8001c08 <HAL_GetTick>
 8003e26:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003e28:	e009      	b.n	8003e3e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e2a:	f7fd feed 	bl	8001c08 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d902      	bls.n	8003e3e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e3c:	e004      	b.n	8003e48 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003e3e:	f7ff fdff 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f0      	bne.n	8003e2a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d137      	bne.n	8003ebe <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003e4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e62:	4313      	orrs	r3, r2
 8003e64:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003e66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003e7c:	f7ff fdc2 	bl	8003a04 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e80:	f7fd fec2 	bl	8001c08 <HAL_GetTick>
 8003e84:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003e86:	e009      	b.n	8003e9c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e88:	f7fd febe 	bl	8001c08 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d902      	bls.n	8003e9c <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	73fb      	strb	r3, [r7, #15]
        break;
 8003e9a:	e004      	b.n	8003ea6 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003e9c:	f7ff fdd0 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d1f0      	bne.n	8003e88 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d108      	bne.n	8003ebe <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eb0:	691a      	ldr	r2, [r3, #16]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8003ed4:	f7ff fda5 	bl	8003a22 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ed8:	f7fd fe96 	bl	8001c08 <HAL_GetTick>
 8003edc:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ede:	e009      	b.n	8003ef4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ee0:	f7fd fe92 	bl	8001c08 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d902      	bls.n	8003ef4 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef2:	e004      	b.n	8003efe <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8003ef4:	f7ff fda4 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1f0      	bne.n	8003ee0 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d137      	bne.n	8003f74 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	021b      	lsls	r3, r3, #8
 8003f14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8003f32:	f7ff fd67 	bl	8003a04 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f36:	f7fd fe67 	bl	8001c08 <HAL_GetTick>
 8003f3a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f3c:	e009      	b.n	8003f52 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f3e:	f7fd fe63 	bl	8001c08 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d902      	bls.n	8003f52 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	73fb      	strb	r3, [r7, #15]
        break;
 8003f50:	e004      	b.n	8003f5c <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8003f52:	f7ff fd75 	bl	8003a40 <LL_RCC_PLLSAI1_IsReady>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d1f0      	bne.n	8003f3e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8003f5c:	7bfb      	ldrb	r3, [r7, #15]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d108      	bne.n	8003f74 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003f62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f66:	691a      	ldr	r2, [r3, #16]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f70:	4313      	orrs	r3, r2
 8003f72:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3710      	adds	r7, #16
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b082      	sub	sp, #8
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d101      	bne.n	8003f90 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e049      	b.n	8004024 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d106      	bne.n	8003faa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003fa4:	6878      	ldr	r0, [r7, #4]
 8003fa6:	f7fd fb80 	bl	80016aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2202      	movs	r2, #2
 8003fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	3304      	adds	r3, #4
 8003fba:	4619      	mov	r1, r3
 8003fbc:	4610      	mov	r0, r2
 8003fbe:	f000 ffc5 	bl	8004f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2201      	movs	r2, #1
 8003fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2201      	movs	r2, #1
 8004006:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2201      	movs	r2, #1
 8004016:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3708      	adds	r7, #8
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b01      	cmp	r3, #1
 800403e:	d001      	beq.n	8004044 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e02e      	b.n	80040a2 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a17      	ldr	r2, [pc, #92]	; (80040b0 <HAL_TIM_Base_Start+0x84>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d004      	beq.n	8004060 <HAL_TIM_Base_Start+0x34>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800405e:	d115      	bne.n	800408c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689a      	ldr	r2, [r3, #8]
 8004066:	4b13      	ldr	r3, [pc, #76]	; (80040b4 <HAL_TIM_Base_Start+0x88>)
 8004068:	4013      	ands	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2b06      	cmp	r3, #6
 8004070:	d015      	beq.n	800409e <HAL_TIM_Base_Start+0x72>
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004078:	d011      	beq.n	800409e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408a:	e008      	b.n	800409e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e000      	b.n	80040a0 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800409e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3714      	adds	r7, #20
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	40012c00 	.word	0x40012c00
 80040b4:	00010007 	.word	0x00010007

080040b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d101      	bne.n	80040ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e049      	b.n	800415e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d106      	bne.n	80040e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f841 	bl	8004166 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2202      	movs	r2, #2
 80040e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3304      	adds	r3, #4
 80040f4:	4619      	mov	r1, r3
 80040f6:	4610      	mov	r0, r2
 80040f8:	f000 ff28 	bl	8004f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004166:	b480      	push	{r7}
 8004168:	b083      	sub	sp, #12
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800416e:	bf00      	nop
 8004170:	370c      	adds	r7, #12
 8004172:	46bd      	mov	sp, r7
 8004174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004178:	4770      	bx	lr
	...

0800417c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d109      	bne.n	80041a0 <HAL_TIM_PWM_Start+0x24>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004192:	b2db      	uxtb	r3, r3
 8004194:	2b01      	cmp	r3, #1
 8004196:	bf14      	ite	ne
 8004198:	2301      	movne	r3, #1
 800419a:	2300      	moveq	r3, #0
 800419c:	b2db      	uxtb	r3, r3
 800419e:	e03c      	b.n	800421a <HAL_TIM_PWM_Start+0x9e>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d109      	bne.n	80041ba <HAL_TIM_PWM_Start+0x3e>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	bf14      	ite	ne
 80041b2:	2301      	movne	r3, #1
 80041b4:	2300      	moveq	r3, #0
 80041b6:	b2db      	uxtb	r3, r3
 80041b8:	e02f      	b.n	800421a <HAL_TIM_PWM_Start+0x9e>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d109      	bne.n	80041d4 <HAL_TIM_PWM_Start+0x58>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e022      	b.n	800421a <HAL_TIM_PWM_Start+0x9e>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2b0c      	cmp	r3, #12
 80041d8:	d109      	bne.n	80041ee <HAL_TIM_PWM_Start+0x72>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	bf14      	ite	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	2300      	moveq	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e015      	b.n	800421a <HAL_TIM_PWM_Start+0x9e>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b10      	cmp	r3, #16
 80041f2:	d109      	bne.n	8004208 <HAL_TIM_PWM_Start+0x8c>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	e008      	b.n	800421a <HAL_TIM_PWM_Start+0x9e>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	bf14      	ite	ne
 8004214:	2301      	movne	r3, #1
 8004216:	2300      	moveq	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e079      	b.n	8004316 <HAL_TIM_PWM_Start+0x19a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <HAL_TIM_PWM_Start+0xb6>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004230:	e023      	b.n	800427a <HAL_TIM_PWM_Start+0xfe>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b04      	cmp	r3, #4
 8004236:	d104      	bne.n	8004242 <HAL_TIM_PWM_Start+0xc6>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004240:	e01b      	b.n	800427a <HAL_TIM_PWM_Start+0xfe>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d104      	bne.n	8004252 <HAL_TIM_PWM_Start+0xd6>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	e013      	b.n	800427a <HAL_TIM_PWM_Start+0xfe>
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b0c      	cmp	r3, #12
 8004256:	d104      	bne.n	8004262 <HAL_TIM_PWM_Start+0xe6>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2202      	movs	r2, #2
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004260:	e00b      	b.n	800427a <HAL_TIM_PWM_Start+0xfe>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	2b10      	cmp	r3, #16
 8004266:	d104      	bne.n	8004272 <HAL_TIM_PWM_Start+0xf6>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2202      	movs	r2, #2
 800426c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004270:	e003      	b.n	800427a <HAL_TIM_PWM_Start+0xfe>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2201      	movs	r2, #1
 8004280:	6839      	ldr	r1, [r7, #0]
 8004282:	4618      	mov	r0, r3
 8004284:	f001 fae6 	bl	8005854 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a24      	ldr	r2, [pc, #144]	; (8004320 <HAL_TIM_PWM_Start+0x1a4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d009      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x12a>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a23      	ldr	r2, [pc, #140]	; (8004324 <HAL_TIM_PWM_Start+0x1a8>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d004      	beq.n	80042a6 <HAL_TIM_PWM_Start+0x12a>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a21      	ldr	r2, [pc, #132]	; (8004328 <HAL_TIM_PWM_Start+0x1ac>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d101      	bne.n	80042aa <HAL_TIM_PWM_Start+0x12e>
 80042a6:	2301      	movs	r3, #1
 80042a8:	e000      	b.n	80042ac <HAL_TIM_PWM_Start+0x130>
 80042aa:	2300      	movs	r3, #0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d007      	beq.n	80042c0 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042be:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a16      	ldr	r2, [pc, #88]	; (8004320 <HAL_TIM_PWM_Start+0x1a4>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d004      	beq.n	80042d4 <HAL_TIM_PWM_Start+0x158>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042d2:	d115      	bne.n	8004300 <HAL_TIM_PWM_Start+0x184>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689a      	ldr	r2, [r3, #8]
 80042da:	4b14      	ldr	r3, [pc, #80]	; (800432c <HAL_TIM_PWM_Start+0x1b0>)
 80042dc:	4013      	ands	r3, r2
 80042de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2b06      	cmp	r3, #6
 80042e4:	d015      	beq.n	8004312 <HAL_TIM_PWM_Start+0x196>
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042ec:	d011      	beq.n	8004312 <HAL_TIM_PWM_Start+0x196>
    {
      __HAL_TIM_ENABLE(htim);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042fe:	e008      	b.n	8004312 <HAL_TIM_PWM_Start+0x196>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f042 0201 	orr.w	r2, r2, #1
 800430e:	601a      	str	r2, [r3, #0]
 8004310:	e000      	b.n	8004314 <HAL_TIM_PWM_Start+0x198>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004312:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004314:	2300      	movs	r3, #0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40012c00 	.word	0x40012c00
 8004324:	40014400 	.word	0x40014400
 8004328:	40014800 	.word	0x40014800
 800432c:	00010007 	.word	0x00010007

08004330 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e049      	b.n	80043d6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 f841 	bl	80043de <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	4619      	mov	r1, r3
 800436e:	4610      	mov	r0, r2
 8004370:	f000 fdec 	bl	8004f4c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}

080043de <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
	...

080043f4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d104      	bne.n	800440e <HAL_TIM_IC_Start+0x1a>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800440a:	b2db      	uxtb	r3, r3
 800440c:	e023      	b.n	8004456 <HAL_TIM_IC_Start+0x62>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	2b04      	cmp	r3, #4
 8004412:	d104      	bne.n	800441e <HAL_TIM_IC_Start+0x2a>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800441a:	b2db      	uxtb	r3, r3
 800441c:	e01b      	b.n	8004456 <HAL_TIM_IC_Start+0x62>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d104      	bne.n	800442e <HAL_TIM_IC_Start+0x3a>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800442a:	b2db      	uxtb	r3, r3
 800442c:	e013      	b.n	8004456 <HAL_TIM_IC_Start+0x62>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	2b0c      	cmp	r3, #12
 8004432:	d104      	bne.n	800443e <HAL_TIM_IC_Start+0x4a>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800443a:	b2db      	uxtb	r3, r3
 800443c:	e00b      	b.n	8004456 <HAL_TIM_IC_Start+0x62>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b10      	cmp	r3, #16
 8004442:	d104      	bne.n	800444e <HAL_TIM_IC_Start+0x5a>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800444a:	b2db      	uxtb	r3, r3
 800444c:	e003      	b.n	8004456 <HAL_TIM_IC_Start+0x62>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004454:	b2db      	uxtb	r3, r3
 8004456:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d104      	bne.n	8004468 <HAL_TIM_IC_Start+0x74>
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004464:	b2db      	uxtb	r3, r3
 8004466:	e013      	b.n	8004490 <HAL_TIM_IC_Start+0x9c>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2b04      	cmp	r3, #4
 800446c:	d104      	bne.n	8004478 <HAL_TIM_IC_Start+0x84>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e00b      	b.n	8004490 <HAL_TIM_IC_Start+0x9c>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	2b08      	cmp	r3, #8
 800447c:	d104      	bne.n	8004488 <HAL_TIM_IC_Start+0x94>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004484:	b2db      	uxtb	r3, r3
 8004486:	e003      	b.n	8004490 <HAL_TIM_IC_Start+0x9c>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800448e:	b2db      	uxtb	r3, r3
 8004490:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004492:	7bfb      	ldrb	r3, [r7, #15]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d102      	bne.n	800449e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004498:	7bbb      	ldrb	r3, [r7, #14]
 800449a:	2b01      	cmp	r3, #1
 800449c:	d001      	beq.n	80044a2 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e079      	b.n	8004596 <HAL_TIM_IC_Start+0x1a2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_TIM_IC_Start+0xbe>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2202      	movs	r2, #2
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044b0:	e023      	b.n	80044fa <HAL_TIM_IC_Start+0x106>
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d104      	bne.n	80044c2 <HAL_TIM_IC_Start+0xce>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2202      	movs	r2, #2
 80044bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044c0:	e01b      	b.n	80044fa <HAL_TIM_IC_Start+0x106>
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d104      	bne.n	80044d2 <HAL_TIM_IC_Start+0xde>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044d0:	e013      	b.n	80044fa <HAL_TIM_IC_Start+0x106>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b0c      	cmp	r3, #12
 80044d6:	d104      	bne.n	80044e2 <HAL_TIM_IC_Start+0xee>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044e0:	e00b      	b.n	80044fa <HAL_TIM_IC_Start+0x106>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b10      	cmp	r3, #16
 80044e6:	d104      	bne.n	80044f2 <HAL_TIM_IC_Start+0xfe>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044f0:	e003      	b.n	80044fa <HAL_TIM_IC_Start+0x106>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2202      	movs	r2, #2
 80044f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d104      	bne.n	800450a <HAL_TIM_IC_Start+0x116>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2202      	movs	r2, #2
 8004504:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004508:	e013      	b.n	8004532 <HAL_TIM_IC_Start+0x13e>
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b04      	cmp	r3, #4
 800450e:	d104      	bne.n	800451a <HAL_TIM_IC_Start+0x126>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2202      	movs	r2, #2
 8004514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004518:	e00b      	b.n	8004532 <HAL_TIM_IC_Start+0x13e>
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	2b08      	cmp	r3, #8
 800451e:	d104      	bne.n	800452a <HAL_TIM_IC_Start+0x136>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2202      	movs	r2, #2
 8004524:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004528:	e003      	b.n	8004532 <HAL_TIM_IC_Start+0x13e>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2202      	movs	r2, #2
 800452e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2201      	movs	r2, #1
 8004538:	6839      	ldr	r1, [r7, #0]
 800453a:	4618      	mov	r0, r3
 800453c:	f001 f98a 	bl	8005854 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a16      	ldr	r2, [pc, #88]	; (80045a0 <HAL_TIM_IC_Start+0x1ac>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d004      	beq.n	8004554 <HAL_TIM_IC_Start+0x160>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004552:	d115      	bne.n	8004580 <HAL_TIM_IC_Start+0x18c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	689a      	ldr	r2, [r3, #8]
 800455a:	4b12      	ldr	r3, [pc, #72]	; (80045a4 <HAL_TIM_IC_Start+0x1b0>)
 800455c:	4013      	ands	r3, r2
 800455e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	2b06      	cmp	r3, #6
 8004564:	d015      	beq.n	8004592 <HAL_TIM_IC_Start+0x19e>
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456c:	d011      	beq.n	8004592 <HAL_TIM_IC_Start+0x19e>
    {
      __HAL_TIM_ENABLE(htim);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f042 0201 	orr.w	r2, r2, #1
 800457c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800457e:	e008      	b.n	8004592 <HAL_TIM_IC_Start+0x19e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f042 0201 	orr.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]
 8004590:	e000      	b.n	8004594 <HAL_TIM_IC_Start+0x1a0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004592:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	00010007 	.word	0x00010007

080045a8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b084      	sub	sp, #16
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d104      	bne.n	80045c2 <HAL_TIM_IC_Start_IT+0x1a>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	e023      	b.n	800460a <HAL_TIM_IC_Start_IT+0x62>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d104      	bne.n	80045d2 <HAL_TIM_IC_Start_IT+0x2a>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	e01b      	b.n	800460a <HAL_TIM_IC_Start_IT+0x62>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d104      	bne.n	80045e2 <HAL_TIM_IC_Start_IT+0x3a>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	e013      	b.n	800460a <HAL_TIM_IC_Start_IT+0x62>
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	2b0c      	cmp	r3, #12
 80045e6:	d104      	bne.n	80045f2 <HAL_TIM_IC_Start_IT+0x4a>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	e00b      	b.n	800460a <HAL_TIM_IC_Start_IT+0x62>
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	2b10      	cmp	r3, #16
 80045f6:	d104      	bne.n	8004602 <HAL_TIM_IC_Start_IT+0x5a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	e003      	b.n	800460a <HAL_TIM_IC_Start_IT+0x62>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004608:	b2db      	uxtb	r3, r3
 800460a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d104      	bne.n	800461c <HAL_TIM_IC_Start_IT+0x74>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004618:	b2db      	uxtb	r3, r3
 800461a:	e013      	b.n	8004644 <HAL_TIM_IC_Start_IT+0x9c>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	2b04      	cmp	r3, #4
 8004620:	d104      	bne.n	800462c <HAL_TIM_IC_Start_IT+0x84>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004628:	b2db      	uxtb	r3, r3
 800462a:	e00b      	b.n	8004644 <HAL_TIM_IC_Start_IT+0x9c>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	2b08      	cmp	r3, #8
 8004630:	d104      	bne.n	800463c <HAL_TIM_IC_Start_IT+0x94>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8004638:	b2db      	uxtb	r3, r3
 800463a:	e003      	b.n	8004644 <HAL_TIM_IC_Start_IT+0x9c>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8004642:	b2db      	uxtb	r3, r3
 8004644:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004646:	7bfb      	ldrb	r3, [r7, #15]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d102      	bne.n	8004652 <HAL_TIM_IC_Start_IT+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800464c:	7bbb      	ldrb	r3, [r7, #14]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d001      	beq.n	8004656 <HAL_TIM_IC_Start_IT+0xae>
  {
    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e0bf      	b.n	80047d6 <HAL_TIM_IC_Start_IT+0x22e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d104      	bne.n	8004666 <HAL_TIM_IC_Start_IT+0xbe>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004664:	e023      	b.n	80046ae <HAL_TIM_IC_Start_IT+0x106>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2b04      	cmp	r3, #4
 800466a:	d104      	bne.n	8004676 <HAL_TIM_IC_Start_IT+0xce>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2202      	movs	r2, #2
 8004670:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004674:	e01b      	b.n	80046ae <HAL_TIM_IC_Start_IT+0x106>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	2b08      	cmp	r3, #8
 800467a:	d104      	bne.n	8004686 <HAL_TIM_IC_Start_IT+0xde>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004684:	e013      	b.n	80046ae <HAL_TIM_IC_Start_IT+0x106>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	2b0c      	cmp	r3, #12
 800468a:	d104      	bne.n	8004696 <HAL_TIM_IC_Start_IT+0xee>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004694:	e00b      	b.n	80046ae <HAL_TIM_IC_Start_IT+0x106>
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	2b10      	cmp	r3, #16
 800469a:	d104      	bne.n	80046a6 <HAL_TIM_IC_Start_IT+0xfe>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2202      	movs	r2, #2
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a4:	e003      	b.n	80046ae <HAL_TIM_IC_Start_IT+0x106>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2202      	movs	r2, #2
 80046aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d104      	bne.n	80046be <HAL_TIM_IC_Start_IT+0x116>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2202      	movs	r2, #2
 80046b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046bc:	e013      	b.n	80046e6 <HAL_TIM_IC_Start_IT+0x13e>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d104      	bne.n	80046ce <HAL_TIM_IC_Start_IT+0x126>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2202      	movs	r2, #2
 80046c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046cc:	e00b      	b.n	80046e6 <HAL_TIM_IC_Start_IT+0x13e>
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	2b08      	cmp	r3, #8
 80046d2:	d104      	bne.n	80046de <HAL_TIM_IC_Start_IT+0x136>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2202      	movs	r2, #2
 80046d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046dc:	e003      	b.n	80046e6 <HAL_TIM_IC_Start_IT+0x13e>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2202      	movs	r2, #2
 80046e2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	2b0c      	cmp	r3, #12
 80046ea:	d841      	bhi.n	8004770 <HAL_TIM_IC_Start_IT+0x1c8>
 80046ec:	a201      	add	r2, pc, #4	; (adr r2, 80046f4 <HAL_TIM_IC_Start_IT+0x14c>)
 80046ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f2:	bf00      	nop
 80046f4:	08004729 	.word	0x08004729
 80046f8:	08004771 	.word	0x08004771
 80046fc:	08004771 	.word	0x08004771
 8004700:	08004771 	.word	0x08004771
 8004704:	0800473b 	.word	0x0800473b
 8004708:	08004771 	.word	0x08004771
 800470c:	08004771 	.word	0x08004771
 8004710:	08004771 	.word	0x08004771
 8004714:	0800474d 	.word	0x0800474d
 8004718:	08004771 	.word	0x08004771
 800471c:	08004771 	.word	0x08004771
 8004720:	08004771 	.word	0x08004771
 8004724:	0800475f 	.word	0x0800475f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f042 0202 	orr.w	r2, r2, #2
 8004736:	60da      	str	r2, [r3, #12]
      break;
 8004738:	e01b      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68da      	ldr	r2, [r3, #12]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f042 0204 	orr.w	r2, r2, #4
 8004748:	60da      	str	r2, [r3, #12]
      break;
 800474a:	e012      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68da      	ldr	r2, [r3, #12]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f042 0208 	orr.w	r2, r2, #8
 800475a:	60da      	str	r2, [r3, #12]
      break;
 800475c:	e009      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	68da      	ldr	r2, [r3, #12]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f042 0210 	orr.w	r2, r2, #16
 800476c:	60da      	str	r2, [r3, #12]
      break;
 800476e:	e000      	b.n	8004772 <HAL_TIM_IC_Start_IT+0x1ca>
    }

    default:
      break;
 8004770:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2201      	movs	r2, #1
 8004778:	6839      	ldr	r1, [r7, #0]
 800477a:	4618      	mov	r0, r3
 800477c:	f001 f86a 	bl	8005854 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a16      	ldr	r2, [pc, #88]	; (80047e0 <HAL_TIM_IC_Start_IT+0x238>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d004      	beq.n	8004794 <HAL_TIM_IC_Start_IT+0x1ec>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004792:	d115      	bne.n	80047c0 <HAL_TIM_IC_Start_IT+0x218>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	689a      	ldr	r2, [r3, #8]
 800479a:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <HAL_TIM_IC_Start_IT+0x23c>)
 800479c:	4013      	ands	r3, r2
 800479e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2b06      	cmp	r3, #6
 80047a4:	d015      	beq.n	80047d2 <HAL_TIM_IC_Start_IT+0x22a>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ac:	d011      	beq.n	80047d2 <HAL_TIM_IC_Start_IT+0x22a>
    {
      __HAL_TIM_ENABLE(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047be:	e008      	b.n	80047d2 <HAL_TIM_IC_Start_IT+0x22a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0201 	orr.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	e000      	b.n	80047d4 <HAL_TIM_IC_Start_IT+0x22c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047d4:	2300      	movs	r3, #0
}
 80047d6:	4618      	mov	r0, r3
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}
 80047de:	bf00      	nop
 80047e0:	40012c00 	.word	0x40012c00
 80047e4:	00010007 	.word	0x00010007

080047e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d122      	bne.n	8004844 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	68db      	ldr	r3, [r3, #12]
 8004804:	f003 0302 	and.w	r3, r3, #2
 8004808:	2b02      	cmp	r3, #2
 800480a:	d11b      	bne.n	8004844 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f06f 0202 	mvn.w	r2, #2
 8004814:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2201      	movs	r2, #1
 800481a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	f003 0303 	and.w	r3, r3, #3
 8004826:	2b00      	cmp	r3, #0
 8004828:	d003      	beq.n	8004832 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7fc fe54 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
 8004830:	e005      	b.n	800483e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f000 fb6c 	bl	8004f10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 fb73 	bl	8004f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b04      	cmp	r3, #4
 8004850:	d122      	bne.n	8004898 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	f003 0304 	and.w	r3, r3, #4
 800485c:	2b04      	cmp	r3, #4
 800485e:	d11b      	bne.n	8004898 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0204 	mvn.w	r2, #4
 8004868:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2202      	movs	r2, #2
 800486e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	699b      	ldr	r3, [r3, #24]
 8004876:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800487a:	2b00      	cmp	r3, #0
 800487c:	d003      	beq.n	8004886 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7fc fe2a 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
 8004884:	e005      	b.n	8004892 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 fb42 	bl	8004f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f000 fb49 	bl	8004f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b08      	cmp	r3, #8
 80048a4:	d122      	bne.n	80048ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0308 	and.w	r3, r3, #8
 80048b0:	2b08      	cmp	r3, #8
 80048b2:	d11b      	bne.n	80048ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0208 	mvn.w	r2, #8
 80048bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2204      	movs	r2, #4
 80048c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	f003 0303 	and.w	r3, r3, #3
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7fc fe00 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
 80048d8:	e005      	b.n	80048e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fb18 	bl	8004f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 fb1f 	bl	8004f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	f003 0310 	and.w	r3, r3, #16
 80048f6:	2b10      	cmp	r3, #16
 80048f8:	d122      	bne.n	8004940 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	f003 0310 	and.w	r3, r3, #16
 8004904:	2b10      	cmp	r3, #16
 8004906:	d11b      	bne.n	8004940 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f06f 0210 	mvn.w	r2, #16
 8004910:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2208      	movs	r2, #8
 8004916:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	69db      	ldr	r3, [r3, #28]
 800491e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004926:	6878      	ldr	r0, [r7, #4]
 8004928:	f7fc fdd6 	bl	80014d8 <HAL_TIM_IC_CaptureCallback>
 800492c:	e005      	b.n	800493a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f000 faee 	bl	8004f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f000 faf5 	bl	8004f24 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b01      	cmp	r3, #1
 800494c:	d10e      	bne.n	800496c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b01      	cmp	r3, #1
 800495a:	d107      	bne.n	800496c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f06f 0201 	mvn.w	r2, #1
 8004964:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 fac8 	bl	8004efc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	691b      	ldr	r3, [r3, #16]
 8004972:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004976:	2b80      	cmp	r3, #128	; 0x80
 8004978:	d10e      	bne.n	8004998 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004984:	2b80      	cmp	r3, #128	; 0x80
 8004986:	d107      	bne.n	8004998 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f000 ffee 	bl	8005974 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80049a6:	d10e      	bne.n	80049c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049b2:	2b80      	cmp	r3, #128	; 0x80
 80049b4:	d107      	bne.n	80049c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80049be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 ffe1 	bl	8005988 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	691b      	ldr	r3, [r3, #16]
 80049cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049d0:	2b40      	cmp	r3, #64	; 0x40
 80049d2:	d10e      	bne.n	80049f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049de:	2b40      	cmp	r3, #64	; 0x40
 80049e0:	d107      	bne.n	80049f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80049ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 faa3 	bl	8004f38 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	f003 0320 	and.w	r3, r3, #32
 80049fc:	2b20      	cmp	r3, #32
 80049fe:	d10e      	bne.n	8004a1e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f003 0320 	and.w	r3, r3, #32
 8004a0a:	2b20      	cmp	r3, #32
 8004a0c:	d107      	bne.n	8004a1e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f06f 0220 	mvn.w	r2, #32
 8004a16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 ffa1 	bl	8005960 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b084      	sub	sp, #16
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	60f8      	str	r0, [r7, #12]
 8004a2e:	60b9      	str	r1, [r7, #8]
 8004a30:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d101      	bne.n	8004a40 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	e082      	b.n	8004b46 <HAL_TIM_IC_ConfigChannel+0x120>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d11b      	bne.n	8004a86 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6818      	ldr	r0, [r3, #0]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	6819      	ldr	r1, [r3, #0]
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f000 fd57 	bl	8005510 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	699a      	ldr	r2, [r3, #24]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 020c 	bic.w	r2, r2, #12
 8004a70:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	6999      	ldr	r1, [r3, #24]
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	430a      	orrs	r2, r1
 8004a82:	619a      	str	r2, [r3, #24]
 8004a84:	e05a      	b.n	8004b3c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b04      	cmp	r3, #4
 8004a8a:	d11c      	bne.n	8004ac6 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6818      	ldr	r0, [r3, #0]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	6819      	ldr	r1, [r3, #0]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	685a      	ldr	r2, [r3, #4]
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f000 fdb7 	bl	800560e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004aae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6999      	ldr	r1, [r3, #24]
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	021a      	lsls	r2, r3, #8
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	619a      	str	r2, [r3, #24]
 8004ac4:	e03a      	b.n	8004b3c <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b08      	cmp	r3, #8
 8004aca:	d11b      	bne.n	8004b04 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6818      	ldr	r0, [r3, #0]
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	6819      	ldr	r1, [r3, #0]
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	685a      	ldr	r2, [r3, #4]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	f000 fe04 	bl	80056e8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	69da      	ldr	r2, [r3, #28]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f022 020c 	bic.w	r2, r2, #12
 8004aee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	69d9      	ldr	r1, [r3, #28]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	61da      	str	r2, [r3, #28]
 8004b02:	e01b      	b.n	8004b3c <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	6819      	ldr	r1, [r3, #0]
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	f000 fe24 	bl	8005760 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	69da      	ldr	r2, [r3, #28]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004b26:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	69d9      	ldr	r1, [r3, #28]
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	021a      	lsls	r2, r3, #8
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3710      	adds	r7, #16
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
	...

08004b50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b084      	sub	sp, #16
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	60f8      	str	r0, [r7, #12]
 8004b58:	60b9      	str	r1, [r7, #8]
 8004b5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d101      	bne.n	8004b6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b66:	2302      	movs	r3, #2
 8004b68:	e0fd      	b.n	8004d66 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b14      	cmp	r3, #20
 8004b76:	f200 80f0 	bhi.w	8004d5a <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004b7a:	a201      	add	r2, pc, #4	; (adr r2, 8004b80 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b80:	08004bd5 	.word	0x08004bd5
 8004b84:	08004d5b 	.word	0x08004d5b
 8004b88:	08004d5b 	.word	0x08004d5b
 8004b8c:	08004d5b 	.word	0x08004d5b
 8004b90:	08004c15 	.word	0x08004c15
 8004b94:	08004d5b 	.word	0x08004d5b
 8004b98:	08004d5b 	.word	0x08004d5b
 8004b9c:	08004d5b 	.word	0x08004d5b
 8004ba0:	08004c57 	.word	0x08004c57
 8004ba4:	08004d5b 	.word	0x08004d5b
 8004ba8:	08004d5b 	.word	0x08004d5b
 8004bac:	08004d5b 	.word	0x08004d5b
 8004bb0:	08004c97 	.word	0x08004c97
 8004bb4:	08004d5b 	.word	0x08004d5b
 8004bb8:	08004d5b 	.word	0x08004d5b
 8004bbc:	08004d5b 	.word	0x08004d5b
 8004bc0:	08004cd9 	.word	0x08004cd9
 8004bc4:	08004d5b 	.word	0x08004d5b
 8004bc8:	08004d5b 	.word	0x08004d5b
 8004bcc:	08004d5b 	.word	0x08004d5b
 8004bd0:	08004d19 	.word	0x08004d19
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68b9      	ldr	r1, [r7, #8]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 fa1a 	bl	8005014 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	699a      	ldr	r2, [r3, #24]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f042 0208 	orr.w	r2, r2, #8
 8004bee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699a      	ldr	r2, [r3, #24]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f022 0204 	bic.w	r2, r2, #4
 8004bfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	6999      	ldr	r1, [r3, #24]
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	691a      	ldr	r2, [r3, #16]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	619a      	str	r2, [r3, #24]
      break;
 8004c12:	e0a3      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f000 fa76 	bl	800510c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699a      	ldr	r2, [r3, #24]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6999      	ldr	r1, [r3, #24]
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	021a      	lsls	r2, r3, #8
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	619a      	str	r2, [r3, #24]
      break;
 8004c54:	e082      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68b9      	ldr	r1, [r7, #8]
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 facf 	bl	8005200 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	69da      	ldr	r2, [r3, #28]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f042 0208 	orr.w	r2, r2, #8
 8004c70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0204 	bic.w	r2, r2, #4
 8004c80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	69d9      	ldr	r1, [r3, #28]
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	430a      	orrs	r2, r1
 8004c92:	61da      	str	r2, [r3, #28]
      break;
 8004c94:	e062      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68b9      	ldr	r1, [r7, #8]
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f000 fb27 	bl	80052f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	69da      	ldr	r2, [r3, #28]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	69da      	ldr	r2, [r3, #28]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	69d9      	ldr	r1, [r3, #28]
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	021a      	lsls	r2, r3, #8
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	430a      	orrs	r2, r1
 8004cd4:	61da      	str	r2, [r3, #28]
      break;
 8004cd6:	e041      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68b9      	ldr	r1, [r7, #8]
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f000 fb64 	bl	80053ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0208 	orr.w	r2, r2, #8
 8004cf2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0204 	bic.w	r2, r2, #4
 8004d02:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	691a      	ldr	r2, [r3, #16]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	430a      	orrs	r2, r1
 8004d14:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d16:	e021      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68b9      	ldr	r1, [r7, #8]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 fb9c 	bl	800545c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d32:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d42:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	691b      	ldr	r3, [r3, #16]
 8004d4e:	021a      	lsls	r2, r3, #8
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d58:	e000      	b.n	8004d5c <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004d5a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d64:	2300      	movs	r3, #0
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3710      	adds	r7, #16
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}
 8004d6e:	bf00      	nop

08004d70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d101      	bne.n	8004d88 <HAL_TIM_ConfigClockSource+0x18>
 8004d84:	2302      	movs	r3, #2
 8004d86:	e0b5      	b.n	8004ef4 <HAL_TIM_ConfigClockSource+0x184>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8004da6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004daa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004db2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68fa      	ldr	r2, [r7, #12]
 8004dba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dc4:	d03e      	beq.n	8004e44 <HAL_TIM_ConfigClockSource+0xd4>
 8004dc6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dca:	f200 8087 	bhi.w	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd2:	f000 8085 	beq.w	8004ee0 <HAL_TIM_ConfigClockSource+0x170>
 8004dd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dda:	d87f      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004ddc:	2b70      	cmp	r3, #112	; 0x70
 8004dde:	d01a      	beq.n	8004e16 <HAL_TIM_ConfigClockSource+0xa6>
 8004de0:	2b70      	cmp	r3, #112	; 0x70
 8004de2:	d87b      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004de4:	2b60      	cmp	r3, #96	; 0x60
 8004de6:	d050      	beq.n	8004e8a <HAL_TIM_ConfigClockSource+0x11a>
 8004de8:	2b60      	cmp	r3, #96	; 0x60
 8004dea:	d877      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dec:	2b50      	cmp	r3, #80	; 0x50
 8004dee:	d03c      	beq.n	8004e6a <HAL_TIM_ConfigClockSource+0xfa>
 8004df0:	2b50      	cmp	r3, #80	; 0x50
 8004df2:	d873      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004df4:	2b40      	cmp	r3, #64	; 0x40
 8004df6:	d058      	beq.n	8004eaa <HAL_TIM_ConfigClockSource+0x13a>
 8004df8:	2b40      	cmp	r3, #64	; 0x40
 8004dfa:	d86f      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004dfc:	2b30      	cmp	r3, #48	; 0x30
 8004dfe:	d064      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e00:	2b30      	cmp	r3, #48	; 0x30
 8004e02:	d86b      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004e04:	2b20      	cmp	r3, #32
 8004e06:	d060      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e08:	2b20      	cmp	r3, #32
 8004e0a:	d867      	bhi.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d05c      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
 8004e10:	2b10      	cmp	r3, #16
 8004e12:	d05a      	beq.n	8004eca <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004e14:	e062      	b.n	8004edc <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6818      	ldr	r0, [r3, #0]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	6899      	ldr	r1, [r3, #8]
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	685a      	ldr	r2, [r3, #4]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	f000 fcf5 	bl	8005814 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e38:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	609a      	str	r2, [r3, #8]
      break;
 8004e42:	e04e      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6818      	ldr	r0, [r3, #0]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	6899      	ldr	r1, [r3, #8]
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685a      	ldr	r2, [r3, #4]
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f000 fcde 	bl	8005814 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689a      	ldr	r2, [r3, #8]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e66:	609a      	str	r2, [r3, #8]
      break;
 8004e68:	e03b      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	6859      	ldr	r1, [r3, #4]
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	461a      	mov	r2, r3
 8004e78:	f000 fb9a 	bl	80055b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2150      	movs	r1, #80	; 0x50
 8004e82:	4618      	mov	r0, r3
 8004e84:	f000 fca9 	bl	80057da <TIM_ITRx_SetConfig>
      break;
 8004e88:	e02b      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	6818      	ldr	r0, [r3, #0]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	6859      	ldr	r1, [r3, #4]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	461a      	mov	r2, r3
 8004e98:	f000 fbf6 	bl	8005688 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2160      	movs	r1, #96	; 0x60
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 fc99 	bl	80057da <TIM_ITRx_SetConfig>
      break;
 8004ea8:	e01b      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6818      	ldr	r0, [r3, #0]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6859      	ldr	r1, [r3, #4]
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	f000 fb7a 	bl	80055b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2140      	movs	r1, #64	; 0x40
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	f000 fc89 	bl	80057da <TIM_ITRx_SetConfig>
      break;
 8004ec8:	e00b      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4610      	mov	r0, r2
 8004ed6:	f000 fc80 	bl	80057da <TIM_ITRx_SetConfig>
        break;
 8004eda:	e002      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004edc:	bf00      	nop
 8004ede:	e000      	b.n	8004ee2 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004ee0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef2:	2300      	movs	r3, #0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3710      	adds	r7, #16
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f04:	bf00      	nop
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f18:	bf00      	nop
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr

08004f24 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f24:	b480      	push	{r7}
 8004f26:	b083      	sub	sp, #12
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f2c:	bf00      	nop
 8004f2e:	370c      	adds	r7, #12
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f40:	bf00      	nop
 8004f42:	370c      	adds	r7, #12
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	4a2a      	ldr	r2, [pc, #168]	; (8005008 <TIM_Base_SetConfig+0xbc>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d003      	beq.n	8004f6c <TIM_Base_SetConfig+0x20>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f6a:	d108      	bne.n	8004f7e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a21      	ldr	r2, [pc, #132]	; (8005008 <TIM_Base_SetConfig+0xbc>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00b      	beq.n	8004f9e <TIM_Base_SetConfig+0x52>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8c:	d007      	beq.n	8004f9e <TIM_Base_SetConfig+0x52>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a1e      	ldr	r2, [pc, #120]	; (800500c <TIM_Base_SetConfig+0xc0>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d003      	beq.n	8004f9e <TIM_Base_SetConfig+0x52>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a1d      	ldr	r2, [pc, #116]	; (8005010 <TIM_Base_SetConfig+0xc4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d108      	bne.n	8004fb0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68fa      	ldr	r2, [r7, #12]
 8004fc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	681a      	ldr	r2, [r3, #0]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	4a0c      	ldr	r2, [pc, #48]	; (8005008 <TIM_Base_SetConfig+0xbc>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d007      	beq.n	8004fec <TIM_Base_SetConfig+0xa0>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	4a0b      	ldr	r2, [pc, #44]	; (800500c <TIM_Base_SetConfig+0xc0>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d003      	beq.n	8004fec <TIM_Base_SetConfig+0xa0>
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	4a0a      	ldr	r2, [pc, #40]	; (8005010 <TIM_Base_SetConfig+0xc4>)
 8004fe8:	4293      	cmp	r3, r2
 8004fea:	d103      	bne.n	8004ff4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	615a      	str	r2, [r3, #20]
}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	40012c00 	.word	0x40012c00
 800500c:	40014400 	.word	0x40014400
 8005010:	40014800 	.word	0x40014800

08005014 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005014:	b480      	push	{r7}
 8005016:	b087      	sub	sp, #28
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
 800501c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a1b      	ldr	r3, [r3, #32]
 8005022:	f023 0201 	bic.w	r2, r3, #1
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f023 0303 	bic.w	r3, r3, #3
 800504e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68fa      	ldr	r2, [r7, #12]
 8005056:	4313      	orrs	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f023 0302 	bic.w	r3, r3, #2
 8005060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	4313      	orrs	r3, r2
 800506a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a24      	ldr	r2, [pc, #144]	; (8005100 <TIM_OC1_SetConfig+0xec>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d007      	beq.n	8005084 <TIM_OC1_SetConfig+0x70>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a23      	ldr	r2, [pc, #140]	; (8005104 <TIM_OC1_SetConfig+0xf0>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d003      	beq.n	8005084 <TIM_OC1_SetConfig+0x70>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a22      	ldr	r2, [pc, #136]	; (8005108 <TIM_OC1_SetConfig+0xf4>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d10c      	bne.n	800509e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f023 0308 	bic.w	r3, r3, #8
 800508a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	4313      	orrs	r3, r2
 8005094:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	f023 0304 	bic.w	r3, r3, #4
 800509c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a17      	ldr	r2, [pc, #92]	; (8005100 <TIM_OC1_SetConfig+0xec>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d007      	beq.n	80050b6 <TIM_OC1_SetConfig+0xa2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a17      	ldr	r2, [pc, #92]	; (8005108 <TIM_OC1_SetConfig+0xf4>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d003      	beq.n	80050b6 <TIM_OC1_SetConfig+0xa2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a14      	ldr	r2, [pc, #80]	; (8005104 <TIM_OC1_SetConfig+0xf0>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d111      	bne.n	80050da <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80050bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	695b      	ldr	r3, [r3, #20]
 80050ca:	693a      	ldr	r2, [r7, #16]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	699b      	ldr	r3, [r3, #24]
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	4313      	orrs	r3, r2
 80050d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	693a      	ldr	r2, [r7, #16]
 80050de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	68fa      	ldr	r2, [r7, #12]
 80050e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	697a      	ldr	r2, [r7, #20]
 80050f2:	621a      	str	r2, [r3, #32]
}
 80050f4:	bf00      	nop
 80050f6:	371c      	adds	r7, #28
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	40012c00 	.word	0x40012c00
 8005104:	40014800 	.word	0x40014800
 8005108:	40014400 	.word	0x40014400

0800510c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800510c:	b480      	push	{r7}
 800510e:	b087      	sub	sp, #28
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a1b      	ldr	r3, [r3, #32]
 800511a:	f023 0210 	bic.w	r2, r3, #16
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6a1b      	ldr	r3, [r3, #32]
 8005126:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	699b      	ldr	r3, [r3, #24]
 8005132:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800513a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800513e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005146:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	68fa      	ldr	r2, [r7, #12]
 8005150:	4313      	orrs	r3, r2
 8005152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	f023 0320 	bic.w	r3, r3, #32
 800515a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	697a      	ldr	r2, [r7, #20]
 8005164:	4313      	orrs	r3, r2
 8005166:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a22      	ldr	r2, [pc, #136]	; (80051f4 <TIM_OC2_SetConfig+0xe8>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d10d      	bne.n	800518c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005176:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	68db      	ldr	r3, [r3, #12]
 800517c:	011b      	lsls	r3, r3, #4
 800517e:	697a      	ldr	r2, [r7, #20]
 8005180:	4313      	orrs	r3, r2
 8005182:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800518a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a19      	ldr	r2, [pc, #100]	; (80051f4 <TIM_OC2_SetConfig+0xe8>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d007      	beq.n	80051a4 <TIM_OC2_SetConfig+0x98>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a18      	ldr	r2, [pc, #96]	; (80051f8 <TIM_OC2_SetConfig+0xec>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d003      	beq.n	80051a4 <TIM_OC2_SetConfig+0x98>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a17      	ldr	r2, [pc, #92]	; (80051fc <TIM_OC2_SetConfig+0xf0>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d113      	bne.n	80051cc <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051ac:	693b      	ldr	r3, [r7, #16]
 80051ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	695b      	ldr	r3, [r3, #20]
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	699b      	ldr	r3, [r3, #24]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	621a      	str	r2, [r3, #32]
}
 80051e6:	bf00      	nop
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	40012c00 	.word	0x40012c00
 80051f8:	40014400 	.word	0x40014400
 80051fc:	40014800 	.word	0x40014800

08005200 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005200:	b480      	push	{r7}
 8005202:	b087      	sub	sp, #28
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a1b      	ldr	r3, [r3, #32]
 800520e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	69db      	ldr	r3, [r3, #28]
 8005226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800522e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005232:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0303 	bic.w	r3, r3, #3
 800523a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800524c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	021b      	lsls	r3, r3, #8
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	4313      	orrs	r3, r2
 8005258:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	4a21      	ldr	r2, [pc, #132]	; (80052e4 <TIM_OC3_SetConfig+0xe4>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d10d      	bne.n	800527e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005268:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	68db      	ldr	r3, [r3, #12]
 800526e:	021b      	lsls	r3, r3, #8
 8005270:	697a      	ldr	r2, [r7, #20]
 8005272:	4313      	orrs	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800527c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a18      	ldr	r2, [pc, #96]	; (80052e4 <TIM_OC3_SetConfig+0xe4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d007      	beq.n	8005296 <TIM_OC3_SetConfig+0x96>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a17      	ldr	r2, [pc, #92]	; (80052e8 <TIM_OC3_SetConfig+0xe8>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d003      	beq.n	8005296 <TIM_OC3_SetConfig+0x96>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a16      	ldr	r2, [pc, #88]	; (80052ec <TIM_OC3_SetConfig+0xec>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d113      	bne.n	80052be <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800529c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	011b      	lsls	r3, r3, #4
 80052ac:	693a      	ldr	r2, [r7, #16]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	011b      	lsls	r3, r3, #4
 80052b8:	693a      	ldr	r2, [r7, #16]
 80052ba:	4313      	orrs	r3, r2
 80052bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	697a      	ldr	r2, [r7, #20]
 80052d6:	621a      	str	r2, [r3, #32]
}
 80052d8:	bf00      	nop
 80052da:	371c      	adds	r7, #28
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	40012c00 	.word	0x40012c00
 80052e8:	40014400 	.word	0x40014400
 80052ec:	40014800 	.word	0x40014800

080052f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052f0:	b480      	push	{r7}
 80052f2:	b087      	sub	sp, #28
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a1b      	ldr	r3, [r3, #32]
 800530a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	69db      	ldr	r3, [r3, #28]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800531e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800532a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	021b      	lsls	r3, r3, #8
 8005332:	68fa      	ldr	r2, [r7, #12]
 8005334:	4313      	orrs	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800533e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	689b      	ldr	r3, [r3, #8]
 8005344:	031b      	lsls	r3, r3, #12
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4313      	orrs	r3, r2
 800534a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	4a14      	ldr	r2, [pc, #80]	; (80053a0 <TIM_OC4_SetConfig+0xb0>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d007      	beq.n	8005364 <TIM_OC4_SetConfig+0x74>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	4a13      	ldr	r2, [pc, #76]	; (80053a4 <TIM_OC4_SetConfig+0xb4>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d003      	beq.n	8005364 <TIM_OC4_SetConfig+0x74>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4a12      	ldr	r2, [pc, #72]	; (80053a8 <TIM_OC4_SetConfig+0xb8>)
 8005360:	4293      	cmp	r3, r2
 8005362:	d109      	bne.n	8005378 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800536a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	019b      	lsls	r3, r3, #6
 8005372:	697a      	ldr	r2, [r7, #20]
 8005374:	4313      	orrs	r3, r2
 8005376:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68fa      	ldr	r2, [r7, #12]
 8005382:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	621a      	str	r2, [r3, #32]
}
 8005392:	bf00      	nop
 8005394:	371c      	adds	r7, #28
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop
 80053a0:	40012c00 	.word	0x40012c00
 80053a4:	40014400 	.word	0x40014400
 80053a8:	40014800 	.word	0x40014800

080053ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80053ac:	b480      	push	{r7}
 80053ae:	b087      	sub	sp, #28
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	68fa      	ldr	r2, [r7, #12]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80053f0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	041b      	lsls	r3, r3, #16
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a13      	ldr	r2, [pc, #76]	; (8005450 <TIM_OC5_SetConfig+0xa4>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d007      	beq.n	8005416 <TIM_OC5_SetConfig+0x6a>
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	4a12      	ldr	r2, [pc, #72]	; (8005454 <TIM_OC5_SetConfig+0xa8>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d003      	beq.n	8005416 <TIM_OC5_SetConfig+0x6a>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	4a11      	ldr	r2, [pc, #68]	; (8005458 <TIM_OC5_SetConfig+0xac>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d109      	bne.n	800542a <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800541c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	695b      	ldr	r3, [r3, #20]
 8005422:	021b      	lsls	r3, r3, #8
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	693a      	ldr	r2, [r7, #16]
 8005442:	621a      	str	r2, [r3, #32]
}
 8005444:	bf00      	nop
 8005446:	371c      	adds	r7, #28
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr
 8005450:	40012c00 	.word	0x40012c00
 8005454:	40014400 	.word	0x40014400
 8005458:	40014800 	.word	0x40014800

0800545c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800545c:	b480      	push	{r7}
 800545e:	b087      	sub	sp, #28
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800548a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800548e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	021b      	lsls	r3, r3, #8
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4313      	orrs	r3, r2
 800549a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80054a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	051b      	lsls	r3, r3, #20
 80054aa:	693a      	ldr	r2, [r7, #16]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a14      	ldr	r2, [pc, #80]	; (8005504 <TIM_OC6_SetConfig+0xa8>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d007      	beq.n	80054c8 <TIM_OC6_SetConfig+0x6c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a13      	ldr	r2, [pc, #76]	; (8005508 <TIM_OC6_SetConfig+0xac>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d003      	beq.n	80054c8 <TIM_OC6_SetConfig+0x6c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a12      	ldr	r2, [pc, #72]	; (800550c <TIM_OC6_SetConfig+0xb0>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d109      	bne.n	80054dc <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	029b      	lsls	r3, r3, #10
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	4313      	orrs	r3, r2
 80054da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40014400 	.word	0x40014400
 800550c:	40014800 	.word	0x40014800

08005510 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005510:	b480      	push	{r7}
 8005512:	b087      	sub	sp, #28
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
 800551c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	6a1b      	ldr	r3, [r3, #32]
 8005522:	f023 0201 	bic.w	r2, r3, #1
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	4a1c      	ldr	r2, [pc, #112]	; (80055ac <TIM_TI1_SetConfig+0x9c>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d003      	beq.n	8005546 <TIM_TI1_SetConfig+0x36>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005544:	d101      	bne.n	800554a <TIM_TI1_SetConfig+0x3a>
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <TIM_TI1_SetConfig+0x3c>
 800554a:	2300      	movs	r3, #0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d008      	beq.n	8005562 <TIM_TI1_SetConfig+0x52>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f023 0303 	bic.w	r3, r3, #3
 8005556:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4313      	orrs	r3, r2
 800555e:	617b      	str	r3, [r7, #20]
 8005560:	e003      	b.n	800556a <TIM_TI1_SetConfig+0x5a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	f043 0301 	orr.w	r3, r3, #1
 8005568:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005570:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	011b      	lsls	r3, r3, #4
 8005576:	b2db      	uxtb	r3, r3
 8005578:	697a      	ldr	r2, [r7, #20]
 800557a:	4313      	orrs	r3, r2
 800557c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800557e:	693b      	ldr	r3, [r7, #16]
 8005580:	f023 030a 	bic.w	r3, r3, #10
 8005584:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	f003 030a 	and.w	r3, r3, #10
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	621a      	str	r2, [r3, #32]
}
 800559e:	bf00      	nop
 80055a0:	371c      	adds	r7, #28
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	40012c00 	.word	0x40012c00

080055b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b087      	sub	sp, #28
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	6a1b      	ldr	r3, [r3, #32]
 80055c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	f023 0201 	bic.w	r2, r3, #1
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	011b      	lsls	r3, r3, #4
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	f023 030a 	bic.w	r3, r3, #10
 80055ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055ee:	697a      	ldr	r2, [r7, #20]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	693a      	ldr	r2, [r7, #16]
 80055fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	697a      	ldr	r2, [r7, #20]
 8005600:	621a      	str	r2, [r3, #32]
}
 8005602:	bf00      	nop
 8005604:	371c      	adds	r7, #28
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr

0800560e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800560e:	b480      	push	{r7}
 8005610:	b087      	sub	sp, #28
 8005612:	af00      	add	r7, sp, #0
 8005614:	60f8      	str	r0, [r7, #12]
 8005616:	60b9      	str	r1, [r7, #8]
 8005618:	607a      	str	r2, [r7, #4]
 800561a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f023 0210 	bic.w	r2, r3, #16
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a1b      	ldr	r3, [r3, #32]
 8005632:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800563a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	021b      	lsls	r3, r3, #8
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	4313      	orrs	r3, r2
 8005644:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800564c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	031b      	lsls	r3, r3, #12
 8005652:	b29b      	uxth	r3, r3
 8005654:	697a      	ldr	r2, [r7, #20]
 8005656:	4313      	orrs	r3, r2
 8005658:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005660:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	011b      	lsls	r3, r3, #4
 8005666:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	4313      	orrs	r3, r2
 800566e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	697a      	ldr	r2, [r7, #20]
 8005674:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	621a      	str	r2, [r3, #32]
}
 800567c:	bf00      	nop
 800567e:	371c      	adds	r7, #28
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr

08005688 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	60b9      	str	r1, [r7, #8]
 8005692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	f023 0210 	bic.w	r2, r3, #16
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	699b      	ldr	r3, [r3, #24]
 80056a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056b2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	031b      	lsls	r3, r3, #12
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056c4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	011b      	lsls	r3, r3, #4
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	4313      	orrs	r3, r2
 80056ce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	693a      	ldr	r2, [r7, #16]
 80056da:	621a      	str	r2, [r3, #32]
}
 80056dc:	bf00      	nop
 80056de:	371c      	adds	r7, #28
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b087      	sub	sp, #28
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	60f8      	str	r0, [r7, #12]
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
 80056f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	6a1b      	ldr	r3, [r3, #32]
 80056fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6a1b      	ldr	r3, [r3, #32]
 800570c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	f023 0303 	bic.w	r3, r3, #3
 8005714:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4313      	orrs	r3, r2
 800571c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005724:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	b2db      	uxtb	r3, r3
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	4313      	orrs	r3, r2
 8005730:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005738:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	021b      	lsls	r3, r3, #8
 800573e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	621a      	str	r2, [r3, #32]
}
 8005754:	bf00      	nop
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005760:	b480      	push	{r7}
 8005762:	b087      	sub	sp, #28
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	69db      	ldr	r3, [r3, #28]
 800577e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800578c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	021b      	lsls	r3, r3, #8
 8005792:	697a      	ldr	r2, [r7, #20]
 8005794:	4313      	orrs	r3, r2
 8005796:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800579e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	031b      	lsls	r3, r3, #12
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	697a      	ldr	r2, [r7, #20]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80057b2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	031b      	lsls	r3, r3, #12
 80057b8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	4313      	orrs	r3, r2
 80057c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	697a      	ldr	r2, [r7, #20]
 80057c6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	621a      	str	r2, [r3, #32]
}
 80057ce:	bf00      	nop
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057da:	b480      	push	{r7}
 80057dc:	b085      	sub	sp, #20
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80057f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	f043 0307 	orr.w	r3, r3, #7
 8005800:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	609a      	str	r2, [r3, #8]
}
 8005808:	bf00      	nop
 800580a:	3714      	adds	r7, #20
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005828:	697b      	ldr	r3, [r7, #20]
 800582a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800582e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	021a      	lsls	r2, r3, #8
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	431a      	orrs	r2, r3
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	4313      	orrs	r3, r2
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	4313      	orrs	r3, r2
 8005840:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	697a      	ldr	r2, [r7, #20]
 8005846:	609a      	str	r2, [r3, #8]
}
 8005848:	bf00      	nop
 800584a:	371c      	adds	r7, #28
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005854:	b480      	push	{r7}
 8005856:	b087      	sub	sp, #28
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	f003 031f 	and.w	r3, r3, #31
 8005866:	2201      	movs	r2, #1
 8005868:	fa02 f303 	lsl.w	r3, r2, r3
 800586c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	6a1a      	ldr	r2, [r3, #32]
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	43db      	mvns	r3, r3
 8005876:	401a      	ands	r2, r3
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6a1a      	ldr	r2, [r3, #32]
 8005880:	68bb      	ldr	r3, [r7, #8]
 8005882:	f003 031f 	and.w	r3, r3, #31
 8005886:	6879      	ldr	r1, [r7, #4]
 8005888:	fa01 f303 	lsl.w	r3, r1, r3
 800588c:	431a      	orrs	r2, r3
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	621a      	str	r2, [r3, #32]
}
 8005892:	bf00      	nop
 8005894:	371c      	adds	r7, #28
 8005896:	46bd      	mov	sp, r7
 8005898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589c:	4770      	bx	lr
	...

080058a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b085      	sub	sp, #20
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d101      	bne.n	80058b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058b4:	2302      	movs	r3, #2
 80058b6:	e04a      	b.n	800594e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2202      	movs	r2, #2
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a1f      	ldr	r2, [pc, #124]	; (800595c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d108      	bne.n	80058f4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80058e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	4313      	orrs	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68fa      	ldr	r2, [r7, #12]
 800590c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a12      	ldr	r2, [pc, #72]	; (800595c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d004      	beq.n	8005922 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005920:	d10c      	bne.n	800593c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005928:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	68ba      	ldr	r2, [r7, #8]
 8005930:	4313      	orrs	r3, r2
 8005932:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40012c00 	.word	0x40012c00

08005960 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800597c:	bf00      	nop
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr

08005988 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005988:	b480      	push	{r7}
 800598a:	b083      	sub	sp, #12
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005990:	bf00      	nop
 8005992:	370c      	adds	r7, #12
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <LL_RCC_GetUSARTClockSource>:
{
 800599c:	b480      	push	{r7}
 800599e:	b083      	sub	sp, #12
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80059a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059a8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4013      	ands	r3, r2
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <LL_RCC_GetLPUARTClockSource>:
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80059c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059c8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4013      	ands	r3, r2
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	370c      	adds	r7, #12
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr

080059dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b082      	sub	sp, #8
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e042      	b.n	8005a74 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d106      	bne.n	8005a06 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7fb feaf 	bl	8001764 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2224      	movs	r2, #36	; 0x24
 8005a0a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 0201 	bic.w	r2, r2, #1
 8005a1c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f8c2 	bl	8005ba8 <UART_SetConfig>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d101      	bne.n	8005a2e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e022      	b.n	8005a74 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d002      	beq.n	8005a3c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 fade 	bl	8005ff8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a4a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	689a      	ldr	r2, [r3, #8]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005a5a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f042 0201 	orr.w	r2, r2, #1
 8005a6a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 fb65 	bl	800613c <UART_CheckIdleState>
 8005a72:	4603      	mov	r3, r0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3708      	adds	r7, #8
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b08a      	sub	sp, #40	; 0x28
 8005a80:	af02      	add	r7, sp, #8
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	603b      	str	r3, [r7, #0]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005a92:	2b20      	cmp	r3, #32
 8005a94:	f040 8083 	bne.w	8005b9e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a98:	68bb      	ldr	r3, [r7, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d002      	beq.n	8005aa4 <HAL_UART_Transmit+0x28>
 8005a9e:	88fb      	ldrh	r3, [r7, #6]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d101      	bne.n	8005aa8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e07b      	b.n	8005ba0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d101      	bne.n	8005ab6 <HAL_UART_Transmit+0x3a>
 8005ab2:	2302      	movs	r3, #2
 8005ab4:	e074      	b.n	8005ba0 <HAL_UART_Transmit+0x124>
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2201      	movs	r2, #1
 8005aba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2221      	movs	r2, #33	; 0x21
 8005aca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ace:	f7fc f89b 	bl	8001c08 <HAL_GetTick>
 8005ad2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	88fa      	ldrh	r2, [r7, #6]
 8005ad8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	88fa      	ldrh	r2, [r7, #6]
 8005ae0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005aec:	d108      	bne.n	8005b00 <HAL_UART_Transmit+0x84>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d104      	bne.n	8005b00 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8005af6:	2300      	movs	r3, #0
 8005af8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	61bb      	str	r3, [r7, #24]
 8005afe:	e003      	b.n	8005b08 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005b04:	2300      	movs	r3, #0
 8005b06:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005b10:	e02c      	b.n	8005b6c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2180      	movs	r1, #128	; 0x80
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 fb58 	bl	80061d2 <UART_WaitOnFlagUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d001      	beq.n	8005b2c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e039      	b.n	8005ba0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d10b      	bne.n	8005b4a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005b32:	69bb      	ldr	r3, [r7, #24]
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b40:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005b42:	69bb      	ldr	r3, [r7, #24]
 8005b44:	3302      	adds	r3, #2
 8005b46:	61bb      	str	r3, [r7, #24]
 8005b48:	e007      	b.n	8005b5a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	781a      	ldrb	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	3301      	adds	r3, #1
 8005b58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	3b01      	subs	r3, #1
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d1cc      	bne.n	8005b12 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2140      	movs	r1, #64	; 0x40
 8005b82:	68f8      	ldr	r0, [r7, #12]
 8005b84:	f000 fb25 	bl	80061d2 <UART_WaitOnFlagUntilTimeout>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d001      	beq.n	8005b92 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e006      	b.n	8005ba0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2220      	movs	r2, #32
 8005b96:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	e000      	b.n	8005ba0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005b9e:	2302      	movs	r3, #2
  }
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3720      	adds	r7, #32
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bac:	b08c      	sub	sp, #48	; 0x30
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	689a      	ldr	r2, [r3, #8]
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	431a      	orrs	r2, r3
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	69db      	ldr	r3, [r3, #28]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	4baf      	ldr	r3, [pc, #700]	; (8005e94 <UART_SetConfig+0x2ec>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	6812      	ldr	r2, [r2, #0]
 8005bde:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005be0:	430b      	orrs	r3, r1
 8005be2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005be4:	697b      	ldr	r3, [r7, #20]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4aa4      	ldr	r2, [pc, #656]	; (8005e98 <UART_SetConfig+0x2f0>)
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d004      	beq.n	8005c14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	6a1b      	ldr	r3, [r3, #32]
 8005c0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c10:	4313      	orrs	r3, r2
 8005c12:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005c1e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005c22:	697a      	ldr	r2, [r7, #20]
 8005c24:	6812      	ldr	r2, [r2, #0]
 8005c26:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c28:	430b      	orrs	r3, r1
 8005c2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c32:	f023 010f 	bic.w	r1, r3, #15
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a95      	ldr	r2, [pc, #596]	; (8005e9c <UART_SetConfig+0x2f4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d125      	bne.n	8005c98 <UART_SetConfig+0xf0>
 8005c4c:	2003      	movs	r0, #3
 8005c4e:	f7ff fea5 	bl	800599c <LL_RCC_GetUSARTClockSource>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b03      	cmp	r3, #3
 8005c56:	d81b      	bhi.n	8005c90 <UART_SetConfig+0xe8>
 8005c58:	a201      	add	r2, pc, #4	; (adr r2, 8005c60 <UART_SetConfig+0xb8>)
 8005c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5e:	bf00      	nop
 8005c60:	08005c71 	.word	0x08005c71
 8005c64:	08005c81 	.word	0x08005c81
 8005c68:	08005c79 	.word	0x08005c79
 8005c6c:	08005c89 	.word	0x08005c89
 8005c70:	2301      	movs	r3, #1
 8005c72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c76:	e042      	b.n	8005cfe <UART_SetConfig+0x156>
 8005c78:	2302      	movs	r3, #2
 8005c7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c7e:	e03e      	b.n	8005cfe <UART_SetConfig+0x156>
 8005c80:	2304      	movs	r3, #4
 8005c82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c86:	e03a      	b.n	8005cfe <UART_SetConfig+0x156>
 8005c88:	2308      	movs	r3, #8
 8005c8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c8e:	e036      	b.n	8005cfe <UART_SetConfig+0x156>
 8005c90:	2310      	movs	r3, #16
 8005c92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c96:	e032      	b.n	8005cfe <UART_SetConfig+0x156>
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a7e      	ldr	r2, [pc, #504]	; (8005e98 <UART_SetConfig+0x2f0>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d12a      	bne.n	8005cf8 <UART_SetConfig+0x150>
 8005ca2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005ca6:	f7ff fe89 	bl	80059bc <LL_RCC_GetLPUARTClockSource>
 8005caa:	4603      	mov	r3, r0
 8005cac:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cb0:	d01a      	beq.n	8005ce8 <UART_SetConfig+0x140>
 8005cb2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cb6:	d81b      	bhi.n	8005cf0 <UART_SetConfig+0x148>
 8005cb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cbc:	d00c      	beq.n	8005cd8 <UART_SetConfig+0x130>
 8005cbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cc2:	d815      	bhi.n	8005cf0 <UART_SetConfig+0x148>
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d003      	beq.n	8005cd0 <UART_SetConfig+0x128>
 8005cc8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ccc:	d008      	beq.n	8005ce0 <UART_SetConfig+0x138>
 8005cce:	e00f      	b.n	8005cf0 <UART_SetConfig+0x148>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cd6:	e012      	b.n	8005cfe <UART_SetConfig+0x156>
 8005cd8:	2302      	movs	r3, #2
 8005cda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cde:	e00e      	b.n	8005cfe <UART_SetConfig+0x156>
 8005ce0:	2304      	movs	r3, #4
 8005ce2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ce6:	e00a      	b.n	8005cfe <UART_SetConfig+0x156>
 8005ce8:	2308      	movs	r3, #8
 8005cea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cee:	e006      	b.n	8005cfe <UART_SetConfig+0x156>
 8005cf0:	2310      	movs	r3, #16
 8005cf2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005cf6:	e002      	b.n	8005cfe <UART_SetConfig+0x156>
 8005cf8:	2310      	movs	r3, #16
 8005cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a65      	ldr	r2, [pc, #404]	; (8005e98 <UART_SetConfig+0x2f0>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	f040 8097 	bne.w	8005e38 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005d0e:	2b08      	cmp	r3, #8
 8005d10:	d823      	bhi.n	8005d5a <UART_SetConfig+0x1b2>
 8005d12:	a201      	add	r2, pc, #4	; (adr r2, 8005d18 <UART_SetConfig+0x170>)
 8005d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d18:	08005d3d 	.word	0x08005d3d
 8005d1c:	08005d5b 	.word	0x08005d5b
 8005d20:	08005d45 	.word	0x08005d45
 8005d24:	08005d5b 	.word	0x08005d5b
 8005d28:	08005d4b 	.word	0x08005d4b
 8005d2c:	08005d5b 	.word	0x08005d5b
 8005d30:	08005d5b 	.word	0x08005d5b
 8005d34:	08005d5b 	.word	0x08005d5b
 8005d38:	08005d53 	.word	0x08005d53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d3c:	f7fd fc06 	bl	800354c <HAL_RCC_GetPCLK1Freq>
 8005d40:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005d42:	e010      	b.n	8005d66 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d44:	4b56      	ldr	r3, [pc, #344]	; (8005ea0 <UART_SetConfig+0x2f8>)
 8005d46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005d48:	e00d      	b.n	8005d66 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d4a:	f7fd fb7f 	bl	800344c <HAL_RCC_GetSysClockFreq>
 8005d4e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005d50:	e009      	b.n	8005d66 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d56:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005d58:	e005      	b.n	8005d66 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005d64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	f000 812b 	beq.w	8005fc4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d72:	4a4c      	ldr	r2, [pc, #304]	; (8005ea4 <UART_SetConfig+0x2fc>)
 8005d74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d80:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	4613      	mov	r3, r2
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	4413      	add	r3, r2
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	429a      	cmp	r2, r3
 8005d90:	d305      	bcc.n	8005d9e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d903      	bls.n	8005da6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8005d9e:	2301      	movs	r3, #1
 8005da0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005da4:	e10e      	b.n	8005fc4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da8:	2200      	movs	r2, #0
 8005daa:	60bb      	str	r3, [r7, #8]
 8005dac:	60fa      	str	r2, [r7, #12]
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db2:	4a3c      	ldr	r2, [pc, #240]	; (8005ea4 <UART_SetConfig+0x2fc>)
 8005db4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2200      	movs	r2, #0
 8005dbc:	603b      	str	r3, [r7, #0]
 8005dbe:	607a      	str	r2, [r7, #4]
 8005dc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005dc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005dc8:	f7fa ff16 	bl	8000bf8 <__aeabi_uldivmod>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	460b      	mov	r3, r1
 8005dd0:	4610      	mov	r0, r2
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	f04f 0200 	mov.w	r2, #0
 8005dd8:	f04f 0300 	mov.w	r3, #0
 8005ddc:	020b      	lsls	r3, r1, #8
 8005dde:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005de2:	0202      	lsls	r2, r0, #8
 8005de4:	6979      	ldr	r1, [r7, #20]
 8005de6:	6849      	ldr	r1, [r1, #4]
 8005de8:	0849      	lsrs	r1, r1, #1
 8005dea:	2000      	movs	r0, #0
 8005dec:	460c      	mov	r4, r1
 8005dee:	4605      	mov	r5, r0
 8005df0:	eb12 0804 	adds.w	r8, r2, r4
 8005df4:	eb43 0905 	adc.w	r9, r3, r5
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	469a      	mov	sl, r3
 8005e00:	4693      	mov	fp, r2
 8005e02:	4652      	mov	r2, sl
 8005e04:	465b      	mov	r3, fp
 8005e06:	4640      	mov	r0, r8
 8005e08:	4649      	mov	r1, r9
 8005e0a:	f7fa fef5 	bl	8000bf8 <__aeabi_uldivmod>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4613      	mov	r3, r2
 8005e14:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e1c:	d308      	bcc.n	8005e30 <UART_SetConfig+0x288>
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e24:	d204      	bcs.n	8005e30 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	6a3a      	ldr	r2, [r7, #32]
 8005e2c:	60da      	str	r2, [r3, #12]
 8005e2e:	e0c9      	b.n	8005fc4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005e36:	e0c5      	b.n	8005fc4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	69db      	ldr	r3, [r3, #28]
 8005e3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e40:	d16e      	bne.n	8005f20 <UART_SetConfig+0x378>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8005e42:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005e46:	3b01      	subs	r3, #1
 8005e48:	2b07      	cmp	r3, #7
 8005e4a:	d82d      	bhi.n	8005ea8 <UART_SetConfig+0x300>
 8005e4c:	a201      	add	r2, pc, #4	; (adr r2, 8005e54 <UART_SetConfig+0x2ac>)
 8005e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e52:	bf00      	nop
 8005e54:	08005e75 	.word	0x08005e75
 8005e58:	08005e7d 	.word	0x08005e7d
 8005e5c:	08005ea9 	.word	0x08005ea9
 8005e60:	08005e83 	.word	0x08005e83
 8005e64:	08005ea9 	.word	0x08005ea9
 8005e68:	08005ea9 	.word	0x08005ea9
 8005e6c:	08005ea9 	.word	0x08005ea9
 8005e70:	08005e8b 	.word	0x08005e8b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e74:	f7fd fb80 	bl	8003578 <HAL_RCC_GetPCLK2Freq>
 8005e78:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e7a:	e01b      	b.n	8005eb4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e7c:	4b08      	ldr	r3, [pc, #32]	; (8005ea0 <UART_SetConfig+0x2f8>)
 8005e7e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005e80:	e018      	b.n	8005eb4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e82:	f7fd fae3 	bl	800344c <HAL_RCC_GetSysClockFreq>
 8005e86:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e88:	e014      	b.n	8005eb4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e8e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005e90:	e010      	b.n	8005eb4 <UART_SetConfig+0x30c>
 8005e92:	bf00      	nop
 8005e94:	cfff69f3 	.word	0xcfff69f3
 8005e98:	40008000 	.word	0x40008000
 8005e9c:	40013800 	.word	0x40013800
 8005ea0:	00f42400 	.word	0x00f42400
 8005ea4:	08009474 	.word	0x08009474
      default:
        pclk = 0U;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005eb2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 8084 	beq.w	8005fc4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec0:	4a4b      	ldr	r2, [pc, #300]	; (8005ff0 <UART_SetConfig+0x448>)
 8005ec2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eca:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ece:	005a      	lsls	r2, r3, #1
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	085b      	lsrs	r3, r3, #1
 8005ed6:	441a      	add	r2, r3
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ee4:	6a3b      	ldr	r3, [r7, #32]
 8005ee6:	2b0f      	cmp	r3, #15
 8005ee8:	d916      	bls.n	8005f18 <UART_SetConfig+0x370>
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ef0:	d212      	bcs.n	8005f18 <UART_SetConfig+0x370>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	f023 030f 	bic.w	r3, r3, #15
 8005efa:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005efc:	6a3b      	ldr	r3, [r7, #32]
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	f003 0307 	and.w	r3, r3, #7
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	8bfb      	ldrh	r3, [r7, #30]
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	8bfa      	ldrh	r2, [r7, #30]
 8005f14:	60da      	str	r2, [r3, #12]
 8005f16:	e055      	b.n	8005fc4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005f1e:	e051      	b.n	8005fc4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f20:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005f24:	3b01      	subs	r3, #1
 8005f26:	2b07      	cmp	r3, #7
 8005f28:	d821      	bhi.n	8005f6e <UART_SetConfig+0x3c6>
 8005f2a:	a201      	add	r2, pc, #4	; (adr r2, 8005f30 <UART_SetConfig+0x388>)
 8005f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f30:	08005f51 	.word	0x08005f51
 8005f34:	08005f59 	.word	0x08005f59
 8005f38:	08005f6f 	.word	0x08005f6f
 8005f3c:	08005f5f 	.word	0x08005f5f
 8005f40:	08005f6f 	.word	0x08005f6f
 8005f44:	08005f6f 	.word	0x08005f6f
 8005f48:	08005f6f 	.word	0x08005f6f
 8005f4c:	08005f67 	.word	0x08005f67
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f50:	f7fd fb12 	bl	8003578 <HAL_RCC_GetPCLK2Freq>
 8005f54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f56:	e010      	b.n	8005f7a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f58:	4b26      	ldr	r3, [pc, #152]	; (8005ff4 <UART_SetConfig+0x44c>)
 8005f5a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f5c:	e00d      	b.n	8005f7a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f5e:	f7fd fa75 	bl	800344c <HAL_RCC_GetSysClockFreq>
 8005f62:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005f64:	e009      	b.n	8005f7a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005f6c:	e005      	b.n	8005f7a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005f78:	bf00      	nop
    }

    if (pclk != 0U)
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d021      	beq.n	8005fc4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f84:	4a1a      	ldr	r2, [pc, #104]	; (8005ff0 <UART_SetConfig+0x448>)
 8005f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	085b      	lsrs	r3, r3, #1
 8005f98:	441a      	add	r2, r3
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa6:	6a3b      	ldr	r3, [r7, #32]
 8005fa8:	2b0f      	cmp	r3, #15
 8005faa:	d908      	bls.n	8005fbe <UART_SetConfig+0x416>
 8005fac:	6a3b      	ldr	r3, [r7, #32]
 8005fae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb2:	d204      	bcs.n	8005fbe <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = usartdiv;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	6a3a      	ldr	r2, [r7, #32]
 8005fba:	60da      	str	r2, [r3, #12]
 8005fbc:	e002      	b.n	8005fc4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	2201      	movs	r2, #1
 8005fc8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005fe0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3730      	adds	r7, #48	; 0x30
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fee:	bf00      	nop
 8005ff0:	08009474 	.word	0x08009474
 8005ff4:	00f42400 	.word	0x00f42400

08005ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00a      	beq.n	8006022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006026:	f003 0302 	and.w	r3, r3, #2
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	430a      	orrs	r2, r1
 8006042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006048:	f003 0304 	and.w	r3, r3, #4
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00a      	beq.n	8006066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	430a      	orrs	r2, r1
 8006064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606a:	f003 0308 	and.w	r3, r3, #8
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00a      	beq.n	8006088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	430a      	orrs	r2, r1
 8006086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608c:	f003 0310 	and.w	r3, r3, #16
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00a      	beq.n	80060aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ae:	f003 0320 	and.w	r3, r3, #32
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d01a      	beq.n	800610e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	430a      	orrs	r2, r1
 80060ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060f6:	d10a      	bne.n	800610e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	430a      	orrs	r2, r1
 800610c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	605a      	str	r2, [r3, #4]
  }
}
 8006130:	bf00      	nop
 8006132:	370c      	adds	r7, #12
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b086      	sub	sp, #24
 8006140:	af02      	add	r7, sp, #8
 8006142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800614c:	f7fb fd5c 	bl	8001c08 <HAL_GetTick>
 8006150:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b08      	cmp	r3, #8
 800615e:	d10e      	bne.n	800617e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006160:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f82f 	bl	80061d2 <UART_WaitOnFlagUntilTimeout>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e025      	b.n	80061ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f003 0304 	and.w	r3, r3, #4
 8006188:	2b04      	cmp	r3, #4
 800618a:	d10e      	bne.n	80061aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800618c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006190:	9300      	str	r3, [sp, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 f819 	bl	80061d2 <UART_WaitOnFlagUntilTimeout>
 80061a0:	4603      	mov	r3, r0
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d001      	beq.n	80061aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e00f      	b.n	80061ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2220      	movs	r2, #32
 80061b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80061c8:	2300      	movs	r3, #0
}
 80061ca:	4618      	mov	r0, r3
 80061cc:	3710      	adds	r7, #16
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}

080061d2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061d2:	b580      	push	{r7, lr}
 80061d4:	b084      	sub	sp, #16
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	603b      	str	r3, [r7, #0]
 80061de:	4613      	mov	r3, r2
 80061e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061e2:	e062      	b.n	80062aa <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ea:	d05e      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061ec:	f7fb fd0c 	bl	8001c08 <HAL_GetTick>
 80061f0:	4602      	mov	r2, r0
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	1ad3      	subs	r3, r2, r3
 80061f6:	69ba      	ldr	r2, [r7, #24]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d302      	bcc.n	8006202 <UART_WaitOnFlagUntilTimeout+0x30>
 80061fc:	69bb      	ldr	r3, [r7, #24]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d11d      	bne.n	800623e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006210:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689a      	ldr	r2, [r3, #8]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f022 0201 	bic.w	r2, r2, #1
 8006220:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	2220      	movs	r2, #32
 8006226:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	2220      	movs	r2, #32
 800622e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2200      	movs	r2, #0
 8006236:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e045      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f003 0304 	and.w	r3, r3, #4
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02e      	beq.n	80062aa <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	69db      	ldr	r3, [r3, #28]
 8006252:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006256:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800625a:	d126      	bne.n	80062aa <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006264:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681a      	ldr	r2, [r3, #0]
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006274:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	689a      	ldr	r2, [r3, #8]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f022 0201 	bic.w	r2, r2, #1
 8006284:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2220      	movs	r2, #32
 800628a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2220      	movs	r2, #32
 8006292:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2220      	movs	r2, #32
 800629a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e00f      	b.n	80062ca <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	69da      	ldr	r2, [r3, #28]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	4013      	ands	r3, r2
 80062b4:	68ba      	ldr	r2, [r7, #8]
 80062b6:	429a      	cmp	r2, r3
 80062b8:	bf0c      	ite	eq
 80062ba:	2301      	moveq	r3, #1
 80062bc:	2300      	movne	r3, #0
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	461a      	mov	r2, r3
 80062c2:	79fb      	ldrb	r3, [r7, #7]
 80062c4:	429a      	cmp	r2, r3
 80062c6:	d08d      	beq.n	80061e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062c8:	2300      	movs	r3, #0
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062d2:	b480      	push	{r7}
 80062d4:	b085      	sub	sp, #20
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d101      	bne.n	80062e8 <HAL_UARTEx_DisableFifoMode+0x16>
 80062e4:	2302      	movs	r3, #2
 80062e6:	e027      	b.n	8006338 <HAL_UARTEx_DisableFifoMode+0x66>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2224      	movs	r2, #36	; 0x24
 80062f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0201 	bic.w	r2, r2, #1
 800630e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006316:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68fa      	ldr	r2, [r7, #12]
 8006324:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2220      	movs	r2, #32
 800632a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006342:	4770      	bx	lr

08006344 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b084      	sub	sp, #16
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006354:	2b01      	cmp	r3, #1
 8006356:	d101      	bne.n	800635c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006358:	2302      	movs	r3, #2
 800635a:	e02d      	b.n	80063b8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2201      	movs	r2, #1
 8006360:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2224      	movs	r2, #36	; 0x24
 8006368:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0201 	bic.w	r2, r2, #1
 8006382:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	683a      	ldr	r2, [r7, #0]
 8006394:	430a      	orrs	r2, r1
 8006396:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f84f 	bl	800643c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2220      	movs	r2, #32
 80063aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063b6:	2300      	movs	r3, #0
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d101      	bne.n	80063d8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063d4:	2302      	movs	r3, #2
 80063d6:	e02d      	b.n	8006434 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2201      	movs	r2, #1
 80063dc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2224      	movs	r2, #36	; 0x24
 80063e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f022 0201 	bic.w	r2, r2, #1
 80063fe:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	683a      	ldr	r2, [r7, #0]
 8006410:	430a      	orrs	r2, r1
 8006412:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006414:	6878      	ldr	r0, [r7, #4]
 8006416:	f000 f811 	bl	800643c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2220      	movs	r2, #32
 8006426:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2200      	movs	r2, #0
 800642e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006448:	2b00      	cmp	r3, #0
 800644a:	d108      	bne.n	800645e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800645c:	e031      	b.n	80064c2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800645e:	2308      	movs	r3, #8
 8006460:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006462:	2308      	movs	r3, #8
 8006464:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	0e5b      	lsrs	r3, r3, #25
 800646e:	b2db      	uxtb	r3, r3
 8006470:	f003 0307 	and.w	r3, r3, #7
 8006474:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	0f5b      	lsrs	r3, r3, #29
 800647e:	b2db      	uxtb	r3, r3
 8006480:	f003 0307 	and.w	r3, r3, #7
 8006484:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006486:	7bbb      	ldrb	r3, [r7, #14]
 8006488:	7b3a      	ldrb	r2, [r7, #12]
 800648a:	4911      	ldr	r1, [pc, #68]	; (80064d0 <UARTEx_SetNbDataToProcess+0x94>)
 800648c:	5c8a      	ldrb	r2, [r1, r2]
 800648e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006492:	7b3a      	ldrb	r2, [r7, #12]
 8006494:	490f      	ldr	r1, [pc, #60]	; (80064d4 <UARTEx_SetNbDataToProcess+0x98>)
 8006496:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006498:	fb93 f3f2 	sdiv	r3, r3, r2
 800649c:	b29a      	uxth	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	7b7a      	ldrb	r2, [r7, #13]
 80064a8:	4909      	ldr	r1, [pc, #36]	; (80064d0 <UARTEx_SetNbDataToProcess+0x94>)
 80064aa:	5c8a      	ldrb	r2, [r1, r2]
 80064ac:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80064b0:	7b7a      	ldrb	r2, [r7, #13]
 80064b2:	4908      	ldr	r1, [pc, #32]	; (80064d4 <UARTEx_SetNbDataToProcess+0x98>)
 80064b4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80064c2:	bf00      	nop
 80064c4:	3714      	adds	r7, #20
 80064c6:	46bd      	mov	sp, r7
 80064c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064cc:	4770      	bx	lr
 80064ce:	bf00      	nop
 80064d0:	0800948c 	.word	0x0800948c
 80064d4:	08009494 	.word	0x08009494

080064d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80064e0:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80064e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80064ec:	b29a      	uxth	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	b29b      	uxth	r3, r3
 80064f2:	43db      	mvns	r3, r3
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	4013      	ands	r3, r2
 80064f8:	b29a      	uxth	r2, r3
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3714      	adds	r7, #20
 8006506:	46bd      	mov	sp, r7
 8006508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650c:	4770      	bx	lr

0800650e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800650e:	b084      	sub	sp, #16
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	f107 0014 	add.w	r0, r7, #20
 800651c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2200      	movs	r2, #0
 8006534:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006540:	2300      	movs	r3, #0
}
 8006542:	4618      	mov	r0, r3
 8006544:	370c      	adds	r7, #12
 8006546:	46bd      	mov	sp, r7
 8006548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654c:	b004      	add	sp, #16
 800654e:	4770      	bx	lr

08006550 <__errno>:
 8006550:	4b01      	ldr	r3, [pc, #4]	; (8006558 <__errno+0x8>)
 8006552:	6818      	ldr	r0, [r3, #0]
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20000010 	.word	0x20000010

0800655c <__libc_init_array>:
 800655c:	b570      	push	{r4, r5, r6, lr}
 800655e:	4d0d      	ldr	r5, [pc, #52]	; (8006594 <__libc_init_array+0x38>)
 8006560:	4c0d      	ldr	r4, [pc, #52]	; (8006598 <__libc_init_array+0x3c>)
 8006562:	1b64      	subs	r4, r4, r5
 8006564:	10a4      	asrs	r4, r4, #2
 8006566:	2600      	movs	r6, #0
 8006568:	42a6      	cmp	r6, r4
 800656a:	d109      	bne.n	8006580 <__libc_init_array+0x24>
 800656c:	4d0b      	ldr	r5, [pc, #44]	; (800659c <__libc_init_array+0x40>)
 800656e:	4c0c      	ldr	r4, [pc, #48]	; (80065a0 <__libc_init_array+0x44>)
 8006570:	f002 ff02 	bl	8009378 <_init>
 8006574:	1b64      	subs	r4, r4, r5
 8006576:	10a4      	asrs	r4, r4, #2
 8006578:	2600      	movs	r6, #0
 800657a:	42a6      	cmp	r6, r4
 800657c:	d105      	bne.n	800658a <__libc_init_array+0x2e>
 800657e:	bd70      	pop	{r4, r5, r6, pc}
 8006580:	f855 3b04 	ldr.w	r3, [r5], #4
 8006584:	4798      	blx	r3
 8006586:	3601      	adds	r6, #1
 8006588:	e7ee      	b.n	8006568 <__libc_init_array+0xc>
 800658a:	f855 3b04 	ldr.w	r3, [r5], #4
 800658e:	4798      	blx	r3
 8006590:	3601      	adds	r6, #1
 8006592:	e7f2      	b.n	800657a <__libc_init_array+0x1e>
 8006594:	0800987c 	.word	0x0800987c
 8006598:	0800987c 	.word	0x0800987c
 800659c:	0800987c 	.word	0x0800987c
 80065a0:	08009880 	.word	0x08009880

080065a4 <memset>:
 80065a4:	4402      	add	r2, r0
 80065a6:	4603      	mov	r3, r0
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d100      	bne.n	80065ae <memset+0xa>
 80065ac:	4770      	bx	lr
 80065ae:	f803 1b01 	strb.w	r1, [r3], #1
 80065b2:	e7f9      	b.n	80065a8 <memset+0x4>

080065b4 <__cvt>:
 80065b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	ec55 4b10 	vmov	r4, r5, d0
 80065bc:	2d00      	cmp	r5, #0
 80065be:	460e      	mov	r6, r1
 80065c0:	4619      	mov	r1, r3
 80065c2:	462b      	mov	r3, r5
 80065c4:	bfbb      	ittet	lt
 80065c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80065ca:	461d      	movlt	r5, r3
 80065cc:	2300      	movge	r3, #0
 80065ce:	232d      	movlt	r3, #45	; 0x2d
 80065d0:	700b      	strb	r3, [r1, #0]
 80065d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80065d8:	4691      	mov	r9, r2
 80065da:	f023 0820 	bic.w	r8, r3, #32
 80065de:	bfbc      	itt	lt
 80065e0:	4622      	movlt	r2, r4
 80065e2:	4614      	movlt	r4, r2
 80065e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80065e8:	d005      	beq.n	80065f6 <__cvt+0x42>
 80065ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80065ee:	d100      	bne.n	80065f2 <__cvt+0x3e>
 80065f0:	3601      	adds	r6, #1
 80065f2:	2102      	movs	r1, #2
 80065f4:	e000      	b.n	80065f8 <__cvt+0x44>
 80065f6:	2103      	movs	r1, #3
 80065f8:	ab03      	add	r3, sp, #12
 80065fa:	9301      	str	r3, [sp, #4]
 80065fc:	ab02      	add	r3, sp, #8
 80065fe:	9300      	str	r3, [sp, #0]
 8006600:	ec45 4b10 	vmov	d0, r4, r5
 8006604:	4653      	mov	r3, sl
 8006606:	4632      	mov	r2, r6
 8006608:	f000 fcea 	bl	8006fe0 <_dtoa_r>
 800660c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006610:	4607      	mov	r7, r0
 8006612:	d102      	bne.n	800661a <__cvt+0x66>
 8006614:	f019 0f01 	tst.w	r9, #1
 8006618:	d022      	beq.n	8006660 <__cvt+0xac>
 800661a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800661e:	eb07 0906 	add.w	r9, r7, r6
 8006622:	d110      	bne.n	8006646 <__cvt+0x92>
 8006624:	783b      	ldrb	r3, [r7, #0]
 8006626:	2b30      	cmp	r3, #48	; 0x30
 8006628:	d10a      	bne.n	8006640 <__cvt+0x8c>
 800662a:	2200      	movs	r2, #0
 800662c:	2300      	movs	r3, #0
 800662e:	4620      	mov	r0, r4
 8006630:	4629      	mov	r1, r5
 8006632:	f7fa fa21 	bl	8000a78 <__aeabi_dcmpeq>
 8006636:	b918      	cbnz	r0, 8006640 <__cvt+0x8c>
 8006638:	f1c6 0601 	rsb	r6, r6, #1
 800663c:	f8ca 6000 	str.w	r6, [sl]
 8006640:	f8da 3000 	ldr.w	r3, [sl]
 8006644:	4499      	add	r9, r3
 8006646:	2200      	movs	r2, #0
 8006648:	2300      	movs	r3, #0
 800664a:	4620      	mov	r0, r4
 800664c:	4629      	mov	r1, r5
 800664e:	f7fa fa13 	bl	8000a78 <__aeabi_dcmpeq>
 8006652:	b108      	cbz	r0, 8006658 <__cvt+0xa4>
 8006654:	f8cd 900c 	str.w	r9, [sp, #12]
 8006658:	2230      	movs	r2, #48	; 0x30
 800665a:	9b03      	ldr	r3, [sp, #12]
 800665c:	454b      	cmp	r3, r9
 800665e:	d307      	bcc.n	8006670 <__cvt+0xbc>
 8006660:	9b03      	ldr	r3, [sp, #12]
 8006662:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006664:	1bdb      	subs	r3, r3, r7
 8006666:	4638      	mov	r0, r7
 8006668:	6013      	str	r3, [r2, #0]
 800666a:	b004      	add	sp, #16
 800666c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006670:	1c59      	adds	r1, r3, #1
 8006672:	9103      	str	r1, [sp, #12]
 8006674:	701a      	strb	r2, [r3, #0]
 8006676:	e7f0      	b.n	800665a <__cvt+0xa6>

08006678 <__exponent>:
 8006678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800667a:	4603      	mov	r3, r0
 800667c:	2900      	cmp	r1, #0
 800667e:	bfb8      	it	lt
 8006680:	4249      	neglt	r1, r1
 8006682:	f803 2b02 	strb.w	r2, [r3], #2
 8006686:	bfb4      	ite	lt
 8006688:	222d      	movlt	r2, #45	; 0x2d
 800668a:	222b      	movge	r2, #43	; 0x2b
 800668c:	2909      	cmp	r1, #9
 800668e:	7042      	strb	r2, [r0, #1]
 8006690:	dd2a      	ble.n	80066e8 <__exponent+0x70>
 8006692:	f10d 0407 	add.w	r4, sp, #7
 8006696:	46a4      	mov	ip, r4
 8006698:	270a      	movs	r7, #10
 800669a:	46a6      	mov	lr, r4
 800669c:	460a      	mov	r2, r1
 800669e:	fb91 f6f7 	sdiv	r6, r1, r7
 80066a2:	fb07 1516 	mls	r5, r7, r6, r1
 80066a6:	3530      	adds	r5, #48	; 0x30
 80066a8:	2a63      	cmp	r2, #99	; 0x63
 80066aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80066ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80066b2:	4631      	mov	r1, r6
 80066b4:	dcf1      	bgt.n	800669a <__exponent+0x22>
 80066b6:	3130      	adds	r1, #48	; 0x30
 80066b8:	f1ae 0502 	sub.w	r5, lr, #2
 80066bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80066c0:	1c44      	adds	r4, r0, #1
 80066c2:	4629      	mov	r1, r5
 80066c4:	4561      	cmp	r1, ip
 80066c6:	d30a      	bcc.n	80066de <__exponent+0x66>
 80066c8:	f10d 0209 	add.w	r2, sp, #9
 80066cc:	eba2 020e 	sub.w	r2, r2, lr
 80066d0:	4565      	cmp	r5, ip
 80066d2:	bf88      	it	hi
 80066d4:	2200      	movhi	r2, #0
 80066d6:	4413      	add	r3, r2
 80066d8:	1a18      	subs	r0, r3, r0
 80066da:	b003      	add	sp, #12
 80066dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80066e6:	e7ed      	b.n	80066c4 <__exponent+0x4c>
 80066e8:	2330      	movs	r3, #48	; 0x30
 80066ea:	3130      	adds	r1, #48	; 0x30
 80066ec:	7083      	strb	r3, [r0, #2]
 80066ee:	70c1      	strb	r1, [r0, #3]
 80066f0:	1d03      	adds	r3, r0, #4
 80066f2:	e7f1      	b.n	80066d8 <__exponent+0x60>

080066f4 <_printf_float>:
 80066f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f8:	ed2d 8b02 	vpush	{d8}
 80066fc:	b08d      	sub	sp, #52	; 0x34
 80066fe:	460c      	mov	r4, r1
 8006700:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006704:	4616      	mov	r6, r2
 8006706:	461f      	mov	r7, r3
 8006708:	4605      	mov	r5, r0
 800670a:	f001 fa57 	bl	8007bbc <_localeconv_r>
 800670e:	f8d0 a000 	ldr.w	sl, [r0]
 8006712:	4650      	mov	r0, sl
 8006714:	f7f9 fd34 	bl	8000180 <strlen>
 8006718:	2300      	movs	r3, #0
 800671a:	930a      	str	r3, [sp, #40]	; 0x28
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	9305      	str	r3, [sp, #20]
 8006720:	f8d8 3000 	ldr.w	r3, [r8]
 8006724:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006728:	3307      	adds	r3, #7
 800672a:	f023 0307 	bic.w	r3, r3, #7
 800672e:	f103 0208 	add.w	r2, r3, #8
 8006732:	f8c8 2000 	str.w	r2, [r8]
 8006736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800673a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800673e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006742:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006746:	9307      	str	r3, [sp, #28]
 8006748:	f8cd 8018 	str.w	r8, [sp, #24]
 800674c:	ee08 0a10 	vmov	s16, r0
 8006750:	4b9f      	ldr	r3, [pc, #636]	; (80069d0 <_printf_float+0x2dc>)
 8006752:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006756:	f04f 32ff 	mov.w	r2, #4294967295
 800675a:	f7fa f9bf 	bl	8000adc <__aeabi_dcmpun>
 800675e:	bb88      	cbnz	r0, 80067c4 <_printf_float+0xd0>
 8006760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006764:	4b9a      	ldr	r3, [pc, #616]	; (80069d0 <_printf_float+0x2dc>)
 8006766:	f04f 32ff 	mov.w	r2, #4294967295
 800676a:	f7fa f999 	bl	8000aa0 <__aeabi_dcmple>
 800676e:	bb48      	cbnz	r0, 80067c4 <_printf_float+0xd0>
 8006770:	2200      	movs	r2, #0
 8006772:	2300      	movs	r3, #0
 8006774:	4640      	mov	r0, r8
 8006776:	4649      	mov	r1, r9
 8006778:	f7fa f988 	bl	8000a8c <__aeabi_dcmplt>
 800677c:	b110      	cbz	r0, 8006784 <_printf_float+0x90>
 800677e:	232d      	movs	r3, #45	; 0x2d
 8006780:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006784:	4b93      	ldr	r3, [pc, #588]	; (80069d4 <_printf_float+0x2e0>)
 8006786:	4894      	ldr	r0, [pc, #592]	; (80069d8 <_printf_float+0x2e4>)
 8006788:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800678c:	bf94      	ite	ls
 800678e:	4698      	movls	r8, r3
 8006790:	4680      	movhi	r8, r0
 8006792:	2303      	movs	r3, #3
 8006794:	6123      	str	r3, [r4, #16]
 8006796:	9b05      	ldr	r3, [sp, #20]
 8006798:	f023 0204 	bic.w	r2, r3, #4
 800679c:	6022      	str	r2, [r4, #0]
 800679e:	f04f 0900 	mov.w	r9, #0
 80067a2:	9700      	str	r7, [sp, #0]
 80067a4:	4633      	mov	r3, r6
 80067a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80067a8:	4621      	mov	r1, r4
 80067aa:	4628      	mov	r0, r5
 80067ac:	f000 f9d8 	bl	8006b60 <_printf_common>
 80067b0:	3001      	adds	r0, #1
 80067b2:	f040 8090 	bne.w	80068d6 <_printf_float+0x1e2>
 80067b6:	f04f 30ff 	mov.w	r0, #4294967295
 80067ba:	b00d      	add	sp, #52	; 0x34
 80067bc:	ecbd 8b02 	vpop	{d8}
 80067c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c4:	4642      	mov	r2, r8
 80067c6:	464b      	mov	r3, r9
 80067c8:	4640      	mov	r0, r8
 80067ca:	4649      	mov	r1, r9
 80067cc:	f7fa f986 	bl	8000adc <__aeabi_dcmpun>
 80067d0:	b140      	cbz	r0, 80067e4 <_printf_float+0xf0>
 80067d2:	464b      	mov	r3, r9
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	bfbc      	itt	lt
 80067d8:	232d      	movlt	r3, #45	; 0x2d
 80067da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80067de:	487f      	ldr	r0, [pc, #508]	; (80069dc <_printf_float+0x2e8>)
 80067e0:	4b7f      	ldr	r3, [pc, #508]	; (80069e0 <_printf_float+0x2ec>)
 80067e2:	e7d1      	b.n	8006788 <_printf_float+0x94>
 80067e4:	6863      	ldr	r3, [r4, #4]
 80067e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80067ea:	9206      	str	r2, [sp, #24]
 80067ec:	1c5a      	adds	r2, r3, #1
 80067ee:	d13f      	bne.n	8006870 <_printf_float+0x17c>
 80067f0:	2306      	movs	r3, #6
 80067f2:	6063      	str	r3, [r4, #4]
 80067f4:	9b05      	ldr	r3, [sp, #20]
 80067f6:	6861      	ldr	r1, [r4, #4]
 80067f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80067fc:	2300      	movs	r3, #0
 80067fe:	9303      	str	r3, [sp, #12]
 8006800:	ab0a      	add	r3, sp, #40	; 0x28
 8006802:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006806:	ab09      	add	r3, sp, #36	; 0x24
 8006808:	ec49 8b10 	vmov	d0, r8, r9
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	6022      	str	r2, [r4, #0]
 8006810:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006814:	4628      	mov	r0, r5
 8006816:	f7ff fecd 	bl	80065b4 <__cvt>
 800681a:	9b06      	ldr	r3, [sp, #24]
 800681c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800681e:	2b47      	cmp	r3, #71	; 0x47
 8006820:	4680      	mov	r8, r0
 8006822:	d108      	bne.n	8006836 <_printf_float+0x142>
 8006824:	1cc8      	adds	r0, r1, #3
 8006826:	db02      	blt.n	800682e <_printf_float+0x13a>
 8006828:	6863      	ldr	r3, [r4, #4]
 800682a:	4299      	cmp	r1, r3
 800682c:	dd41      	ble.n	80068b2 <_printf_float+0x1be>
 800682e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006832:	fa5f fb8b 	uxtb.w	fp, fp
 8006836:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800683a:	d820      	bhi.n	800687e <_printf_float+0x18a>
 800683c:	3901      	subs	r1, #1
 800683e:	465a      	mov	r2, fp
 8006840:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006844:	9109      	str	r1, [sp, #36]	; 0x24
 8006846:	f7ff ff17 	bl	8006678 <__exponent>
 800684a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800684c:	1813      	adds	r3, r2, r0
 800684e:	2a01      	cmp	r2, #1
 8006850:	4681      	mov	r9, r0
 8006852:	6123      	str	r3, [r4, #16]
 8006854:	dc02      	bgt.n	800685c <_printf_float+0x168>
 8006856:	6822      	ldr	r2, [r4, #0]
 8006858:	07d2      	lsls	r2, r2, #31
 800685a:	d501      	bpl.n	8006860 <_printf_float+0x16c>
 800685c:	3301      	adds	r3, #1
 800685e:	6123      	str	r3, [r4, #16]
 8006860:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006864:	2b00      	cmp	r3, #0
 8006866:	d09c      	beq.n	80067a2 <_printf_float+0xae>
 8006868:	232d      	movs	r3, #45	; 0x2d
 800686a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800686e:	e798      	b.n	80067a2 <_printf_float+0xae>
 8006870:	9a06      	ldr	r2, [sp, #24]
 8006872:	2a47      	cmp	r2, #71	; 0x47
 8006874:	d1be      	bne.n	80067f4 <_printf_float+0x100>
 8006876:	2b00      	cmp	r3, #0
 8006878:	d1bc      	bne.n	80067f4 <_printf_float+0x100>
 800687a:	2301      	movs	r3, #1
 800687c:	e7b9      	b.n	80067f2 <_printf_float+0xfe>
 800687e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006882:	d118      	bne.n	80068b6 <_printf_float+0x1c2>
 8006884:	2900      	cmp	r1, #0
 8006886:	6863      	ldr	r3, [r4, #4]
 8006888:	dd0b      	ble.n	80068a2 <_printf_float+0x1ae>
 800688a:	6121      	str	r1, [r4, #16]
 800688c:	b913      	cbnz	r3, 8006894 <_printf_float+0x1a0>
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	07d0      	lsls	r0, r2, #31
 8006892:	d502      	bpl.n	800689a <_printf_float+0x1a6>
 8006894:	3301      	adds	r3, #1
 8006896:	440b      	add	r3, r1
 8006898:	6123      	str	r3, [r4, #16]
 800689a:	65a1      	str	r1, [r4, #88]	; 0x58
 800689c:	f04f 0900 	mov.w	r9, #0
 80068a0:	e7de      	b.n	8006860 <_printf_float+0x16c>
 80068a2:	b913      	cbnz	r3, 80068aa <_printf_float+0x1b6>
 80068a4:	6822      	ldr	r2, [r4, #0]
 80068a6:	07d2      	lsls	r2, r2, #31
 80068a8:	d501      	bpl.n	80068ae <_printf_float+0x1ba>
 80068aa:	3302      	adds	r3, #2
 80068ac:	e7f4      	b.n	8006898 <_printf_float+0x1a4>
 80068ae:	2301      	movs	r3, #1
 80068b0:	e7f2      	b.n	8006898 <_printf_float+0x1a4>
 80068b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80068b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b8:	4299      	cmp	r1, r3
 80068ba:	db05      	blt.n	80068c8 <_printf_float+0x1d4>
 80068bc:	6823      	ldr	r3, [r4, #0]
 80068be:	6121      	str	r1, [r4, #16]
 80068c0:	07d8      	lsls	r0, r3, #31
 80068c2:	d5ea      	bpl.n	800689a <_printf_float+0x1a6>
 80068c4:	1c4b      	adds	r3, r1, #1
 80068c6:	e7e7      	b.n	8006898 <_printf_float+0x1a4>
 80068c8:	2900      	cmp	r1, #0
 80068ca:	bfd4      	ite	le
 80068cc:	f1c1 0202 	rsble	r2, r1, #2
 80068d0:	2201      	movgt	r2, #1
 80068d2:	4413      	add	r3, r2
 80068d4:	e7e0      	b.n	8006898 <_printf_float+0x1a4>
 80068d6:	6823      	ldr	r3, [r4, #0]
 80068d8:	055a      	lsls	r2, r3, #21
 80068da:	d407      	bmi.n	80068ec <_printf_float+0x1f8>
 80068dc:	6923      	ldr	r3, [r4, #16]
 80068de:	4642      	mov	r2, r8
 80068e0:	4631      	mov	r1, r6
 80068e2:	4628      	mov	r0, r5
 80068e4:	47b8      	blx	r7
 80068e6:	3001      	adds	r0, #1
 80068e8:	d12c      	bne.n	8006944 <_printf_float+0x250>
 80068ea:	e764      	b.n	80067b6 <_printf_float+0xc2>
 80068ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80068f0:	f240 80e0 	bls.w	8006ab4 <_printf_float+0x3c0>
 80068f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068f8:	2200      	movs	r2, #0
 80068fa:	2300      	movs	r3, #0
 80068fc:	f7fa f8bc 	bl	8000a78 <__aeabi_dcmpeq>
 8006900:	2800      	cmp	r0, #0
 8006902:	d034      	beq.n	800696e <_printf_float+0x27a>
 8006904:	4a37      	ldr	r2, [pc, #220]	; (80069e4 <_printf_float+0x2f0>)
 8006906:	2301      	movs	r3, #1
 8006908:	4631      	mov	r1, r6
 800690a:	4628      	mov	r0, r5
 800690c:	47b8      	blx	r7
 800690e:	3001      	adds	r0, #1
 8006910:	f43f af51 	beq.w	80067b6 <_printf_float+0xc2>
 8006914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006918:	429a      	cmp	r2, r3
 800691a:	db02      	blt.n	8006922 <_printf_float+0x22e>
 800691c:	6823      	ldr	r3, [r4, #0]
 800691e:	07d8      	lsls	r0, r3, #31
 8006920:	d510      	bpl.n	8006944 <_printf_float+0x250>
 8006922:	ee18 3a10 	vmov	r3, s16
 8006926:	4652      	mov	r2, sl
 8006928:	4631      	mov	r1, r6
 800692a:	4628      	mov	r0, r5
 800692c:	47b8      	blx	r7
 800692e:	3001      	adds	r0, #1
 8006930:	f43f af41 	beq.w	80067b6 <_printf_float+0xc2>
 8006934:	f04f 0800 	mov.w	r8, #0
 8006938:	f104 091a 	add.w	r9, r4, #26
 800693c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800693e:	3b01      	subs	r3, #1
 8006940:	4543      	cmp	r3, r8
 8006942:	dc09      	bgt.n	8006958 <_printf_float+0x264>
 8006944:	6823      	ldr	r3, [r4, #0]
 8006946:	079b      	lsls	r3, r3, #30
 8006948:	f100 8105 	bmi.w	8006b56 <_printf_float+0x462>
 800694c:	68e0      	ldr	r0, [r4, #12]
 800694e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006950:	4298      	cmp	r0, r3
 8006952:	bfb8      	it	lt
 8006954:	4618      	movlt	r0, r3
 8006956:	e730      	b.n	80067ba <_printf_float+0xc6>
 8006958:	2301      	movs	r3, #1
 800695a:	464a      	mov	r2, r9
 800695c:	4631      	mov	r1, r6
 800695e:	4628      	mov	r0, r5
 8006960:	47b8      	blx	r7
 8006962:	3001      	adds	r0, #1
 8006964:	f43f af27 	beq.w	80067b6 <_printf_float+0xc2>
 8006968:	f108 0801 	add.w	r8, r8, #1
 800696c:	e7e6      	b.n	800693c <_printf_float+0x248>
 800696e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006970:	2b00      	cmp	r3, #0
 8006972:	dc39      	bgt.n	80069e8 <_printf_float+0x2f4>
 8006974:	4a1b      	ldr	r2, [pc, #108]	; (80069e4 <_printf_float+0x2f0>)
 8006976:	2301      	movs	r3, #1
 8006978:	4631      	mov	r1, r6
 800697a:	4628      	mov	r0, r5
 800697c:	47b8      	blx	r7
 800697e:	3001      	adds	r0, #1
 8006980:	f43f af19 	beq.w	80067b6 <_printf_float+0xc2>
 8006984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006988:	4313      	orrs	r3, r2
 800698a:	d102      	bne.n	8006992 <_printf_float+0x29e>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	07d9      	lsls	r1, r3, #31
 8006990:	d5d8      	bpl.n	8006944 <_printf_float+0x250>
 8006992:	ee18 3a10 	vmov	r3, s16
 8006996:	4652      	mov	r2, sl
 8006998:	4631      	mov	r1, r6
 800699a:	4628      	mov	r0, r5
 800699c:	47b8      	blx	r7
 800699e:	3001      	adds	r0, #1
 80069a0:	f43f af09 	beq.w	80067b6 <_printf_float+0xc2>
 80069a4:	f04f 0900 	mov.w	r9, #0
 80069a8:	f104 0a1a 	add.w	sl, r4, #26
 80069ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ae:	425b      	negs	r3, r3
 80069b0:	454b      	cmp	r3, r9
 80069b2:	dc01      	bgt.n	80069b8 <_printf_float+0x2c4>
 80069b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069b6:	e792      	b.n	80068de <_printf_float+0x1ea>
 80069b8:	2301      	movs	r3, #1
 80069ba:	4652      	mov	r2, sl
 80069bc:	4631      	mov	r1, r6
 80069be:	4628      	mov	r0, r5
 80069c0:	47b8      	blx	r7
 80069c2:	3001      	adds	r0, #1
 80069c4:	f43f aef7 	beq.w	80067b6 <_printf_float+0xc2>
 80069c8:	f109 0901 	add.w	r9, r9, #1
 80069cc:	e7ee      	b.n	80069ac <_printf_float+0x2b8>
 80069ce:	bf00      	nop
 80069d0:	7fefffff 	.word	0x7fefffff
 80069d4:	080094a0 	.word	0x080094a0
 80069d8:	080094a4 	.word	0x080094a4
 80069dc:	080094ac 	.word	0x080094ac
 80069e0:	080094a8 	.word	0x080094a8
 80069e4:	080094b0 	.word	0x080094b0
 80069e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80069ec:	429a      	cmp	r2, r3
 80069ee:	bfa8      	it	ge
 80069f0:	461a      	movge	r2, r3
 80069f2:	2a00      	cmp	r2, #0
 80069f4:	4691      	mov	r9, r2
 80069f6:	dc37      	bgt.n	8006a68 <_printf_float+0x374>
 80069f8:	f04f 0b00 	mov.w	fp, #0
 80069fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a00:	f104 021a 	add.w	r2, r4, #26
 8006a04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006a06:	9305      	str	r3, [sp, #20]
 8006a08:	eba3 0309 	sub.w	r3, r3, r9
 8006a0c:	455b      	cmp	r3, fp
 8006a0e:	dc33      	bgt.n	8006a78 <_printf_float+0x384>
 8006a10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a14:	429a      	cmp	r2, r3
 8006a16:	db3b      	blt.n	8006a90 <_printf_float+0x39c>
 8006a18:	6823      	ldr	r3, [r4, #0]
 8006a1a:	07da      	lsls	r2, r3, #31
 8006a1c:	d438      	bmi.n	8006a90 <_printf_float+0x39c>
 8006a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a20:	9a05      	ldr	r2, [sp, #20]
 8006a22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a24:	1a9a      	subs	r2, r3, r2
 8006a26:	eba3 0901 	sub.w	r9, r3, r1
 8006a2a:	4591      	cmp	r9, r2
 8006a2c:	bfa8      	it	ge
 8006a2e:	4691      	movge	r9, r2
 8006a30:	f1b9 0f00 	cmp.w	r9, #0
 8006a34:	dc35      	bgt.n	8006aa2 <_printf_float+0x3ae>
 8006a36:	f04f 0800 	mov.w	r8, #0
 8006a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a3e:	f104 0a1a 	add.w	sl, r4, #26
 8006a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a46:	1a9b      	subs	r3, r3, r2
 8006a48:	eba3 0309 	sub.w	r3, r3, r9
 8006a4c:	4543      	cmp	r3, r8
 8006a4e:	f77f af79 	ble.w	8006944 <_printf_float+0x250>
 8006a52:	2301      	movs	r3, #1
 8006a54:	4652      	mov	r2, sl
 8006a56:	4631      	mov	r1, r6
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	f43f aeaa 	beq.w	80067b6 <_printf_float+0xc2>
 8006a62:	f108 0801 	add.w	r8, r8, #1
 8006a66:	e7ec      	b.n	8006a42 <_printf_float+0x34e>
 8006a68:	4613      	mov	r3, r2
 8006a6a:	4631      	mov	r1, r6
 8006a6c:	4642      	mov	r2, r8
 8006a6e:	4628      	mov	r0, r5
 8006a70:	47b8      	blx	r7
 8006a72:	3001      	adds	r0, #1
 8006a74:	d1c0      	bne.n	80069f8 <_printf_float+0x304>
 8006a76:	e69e      	b.n	80067b6 <_printf_float+0xc2>
 8006a78:	2301      	movs	r3, #1
 8006a7a:	4631      	mov	r1, r6
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	9205      	str	r2, [sp, #20]
 8006a80:	47b8      	blx	r7
 8006a82:	3001      	adds	r0, #1
 8006a84:	f43f ae97 	beq.w	80067b6 <_printf_float+0xc2>
 8006a88:	9a05      	ldr	r2, [sp, #20]
 8006a8a:	f10b 0b01 	add.w	fp, fp, #1
 8006a8e:	e7b9      	b.n	8006a04 <_printf_float+0x310>
 8006a90:	ee18 3a10 	vmov	r3, s16
 8006a94:	4652      	mov	r2, sl
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d1be      	bne.n	8006a1e <_printf_float+0x32a>
 8006aa0:	e689      	b.n	80067b6 <_printf_float+0xc2>
 8006aa2:	9a05      	ldr	r2, [sp, #20]
 8006aa4:	464b      	mov	r3, r9
 8006aa6:	4442      	add	r2, r8
 8006aa8:	4631      	mov	r1, r6
 8006aaa:	4628      	mov	r0, r5
 8006aac:	47b8      	blx	r7
 8006aae:	3001      	adds	r0, #1
 8006ab0:	d1c1      	bne.n	8006a36 <_printf_float+0x342>
 8006ab2:	e680      	b.n	80067b6 <_printf_float+0xc2>
 8006ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ab6:	2a01      	cmp	r2, #1
 8006ab8:	dc01      	bgt.n	8006abe <_printf_float+0x3ca>
 8006aba:	07db      	lsls	r3, r3, #31
 8006abc:	d538      	bpl.n	8006b30 <_printf_float+0x43c>
 8006abe:	2301      	movs	r3, #1
 8006ac0:	4642      	mov	r2, r8
 8006ac2:	4631      	mov	r1, r6
 8006ac4:	4628      	mov	r0, r5
 8006ac6:	47b8      	blx	r7
 8006ac8:	3001      	adds	r0, #1
 8006aca:	f43f ae74 	beq.w	80067b6 <_printf_float+0xc2>
 8006ace:	ee18 3a10 	vmov	r3, s16
 8006ad2:	4652      	mov	r2, sl
 8006ad4:	4631      	mov	r1, r6
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	f43f ae6b 	beq.w	80067b6 <_printf_float+0xc2>
 8006ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	f7f9 ffc6 	bl	8000a78 <__aeabi_dcmpeq>
 8006aec:	b9d8      	cbnz	r0, 8006b26 <_printf_float+0x432>
 8006aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006af0:	f108 0201 	add.w	r2, r8, #1
 8006af4:	3b01      	subs	r3, #1
 8006af6:	4631      	mov	r1, r6
 8006af8:	4628      	mov	r0, r5
 8006afa:	47b8      	blx	r7
 8006afc:	3001      	adds	r0, #1
 8006afe:	d10e      	bne.n	8006b1e <_printf_float+0x42a>
 8006b00:	e659      	b.n	80067b6 <_printf_float+0xc2>
 8006b02:	2301      	movs	r3, #1
 8006b04:	4652      	mov	r2, sl
 8006b06:	4631      	mov	r1, r6
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b8      	blx	r7
 8006b0c:	3001      	adds	r0, #1
 8006b0e:	f43f ae52 	beq.w	80067b6 <_printf_float+0xc2>
 8006b12:	f108 0801 	add.w	r8, r8, #1
 8006b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	4543      	cmp	r3, r8
 8006b1c:	dcf1      	bgt.n	8006b02 <_printf_float+0x40e>
 8006b1e:	464b      	mov	r3, r9
 8006b20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006b24:	e6dc      	b.n	80068e0 <_printf_float+0x1ec>
 8006b26:	f04f 0800 	mov.w	r8, #0
 8006b2a:	f104 0a1a 	add.w	sl, r4, #26
 8006b2e:	e7f2      	b.n	8006b16 <_printf_float+0x422>
 8006b30:	2301      	movs	r3, #1
 8006b32:	4642      	mov	r2, r8
 8006b34:	e7df      	b.n	8006af6 <_printf_float+0x402>
 8006b36:	2301      	movs	r3, #1
 8006b38:	464a      	mov	r2, r9
 8006b3a:	4631      	mov	r1, r6
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	47b8      	blx	r7
 8006b40:	3001      	adds	r0, #1
 8006b42:	f43f ae38 	beq.w	80067b6 <_printf_float+0xc2>
 8006b46:	f108 0801 	add.w	r8, r8, #1
 8006b4a:	68e3      	ldr	r3, [r4, #12]
 8006b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006b4e:	1a5b      	subs	r3, r3, r1
 8006b50:	4543      	cmp	r3, r8
 8006b52:	dcf0      	bgt.n	8006b36 <_printf_float+0x442>
 8006b54:	e6fa      	b.n	800694c <_printf_float+0x258>
 8006b56:	f04f 0800 	mov.w	r8, #0
 8006b5a:	f104 0919 	add.w	r9, r4, #25
 8006b5e:	e7f4      	b.n	8006b4a <_printf_float+0x456>

08006b60 <_printf_common>:
 8006b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b64:	4616      	mov	r6, r2
 8006b66:	4699      	mov	r9, r3
 8006b68:	688a      	ldr	r2, [r1, #8]
 8006b6a:	690b      	ldr	r3, [r1, #16]
 8006b6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006b70:	4293      	cmp	r3, r2
 8006b72:	bfb8      	it	lt
 8006b74:	4613      	movlt	r3, r2
 8006b76:	6033      	str	r3, [r6, #0]
 8006b78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006b7c:	4607      	mov	r7, r0
 8006b7e:	460c      	mov	r4, r1
 8006b80:	b10a      	cbz	r2, 8006b86 <_printf_common+0x26>
 8006b82:	3301      	adds	r3, #1
 8006b84:	6033      	str	r3, [r6, #0]
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	0699      	lsls	r1, r3, #26
 8006b8a:	bf42      	ittt	mi
 8006b8c:	6833      	ldrmi	r3, [r6, #0]
 8006b8e:	3302      	addmi	r3, #2
 8006b90:	6033      	strmi	r3, [r6, #0]
 8006b92:	6825      	ldr	r5, [r4, #0]
 8006b94:	f015 0506 	ands.w	r5, r5, #6
 8006b98:	d106      	bne.n	8006ba8 <_printf_common+0x48>
 8006b9a:	f104 0a19 	add.w	sl, r4, #25
 8006b9e:	68e3      	ldr	r3, [r4, #12]
 8006ba0:	6832      	ldr	r2, [r6, #0]
 8006ba2:	1a9b      	subs	r3, r3, r2
 8006ba4:	42ab      	cmp	r3, r5
 8006ba6:	dc26      	bgt.n	8006bf6 <_printf_common+0x96>
 8006ba8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006bac:	1e13      	subs	r3, r2, #0
 8006bae:	6822      	ldr	r2, [r4, #0]
 8006bb0:	bf18      	it	ne
 8006bb2:	2301      	movne	r3, #1
 8006bb4:	0692      	lsls	r2, r2, #26
 8006bb6:	d42b      	bmi.n	8006c10 <_printf_common+0xb0>
 8006bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	4638      	mov	r0, r7
 8006bc0:	47c0      	blx	r8
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	d01e      	beq.n	8006c04 <_printf_common+0xa4>
 8006bc6:	6823      	ldr	r3, [r4, #0]
 8006bc8:	68e5      	ldr	r5, [r4, #12]
 8006bca:	6832      	ldr	r2, [r6, #0]
 8006bcc:	f003 0306 	and.w	r3, r3, #6
 8006bd0:	2b04      	cmp	r3, #4
 8006bd2:	bf08      	it	eq
 8006bd4:	1aad      	subeq	r5, r5, r2
 8006bd6:	68a3      	ldr	r3, [r4, #8]
 8006bd8:	6922      	ldr	r2, [r4, #16]
 8006bda:	bf0c      	ite	eq
 8006bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006be0:	2500      	movne	r5, #0
 8006be2:	4293      	cmp	r3, r2
 8006be4:	bfc4      	itt	gt
 8006be6:	1a9b      	subgt	r3, r3, r2
 8006be8:	18ed      	addgt	r5, r5, r3
 8006bea:	2600      	movs	r6, #0
 8006bec:	341a      	adds	r4, #26
 8006bee:	42b5      	cmp	r5, r6
 8006bf0:	d11a      	bne.n	8006c28 <_printf_common+0xc8>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	e008      	b.n	8006c08 <_printf_common+0xa8>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	4649      	mov	r1, r9
 8006bfc:	4638      	mov	r0, r7
 8006bfe:	47c0      	blx	r8
 8006c00:	3001      	adds	r0, #1
 8006c02:	d103      	bne.n	8006c0c <_printf_common+0xac>
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c0c:	3501      	adds	r5, #1
 8006c0e:	e7c6      	b.n	8006b9e <_printf_common+0x3e>
 8006c10:	18e1      	adds	r1, r4, r3
 8006c12:	1c5a      	adds	r2, r3, #1
 8006c14:	2030      	movs	r0, #48	; 0x30
 8006c16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c1a:	4422      	add	r2, r4
 8006c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c24:	3302      	adds	r3, #2
 8006c26:	e7c7      	b.n	8006bb8 <_printf_common+0x58>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	4649      	mov	r1, r9
 8006c2e:	4638      	mov	r0, r7
 8006c30:	47c0      	blx	r8
 8006c32:	3001      	adds	r0, #1
 8006c34:	d0e6      	beq.n	8006c04 <_printf_common+0xa4>
 8006c36:	3601      	adds	r6, #1
 8006c38:	e7d9      	b.n	8006bee <_printf_common+0x8e>
	...

08006c3c <_printf_i>:
 8006c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c40:	7e0f      	ldrb	r7, [r1, #24]
 8006c42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006c44:	2f78      	cmp	r7, #120	; 0x78
 8006c46:	4691      	mov	r9, r2
 8006c48:	4680      	mov	r8, r0
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	469a      	mov	sl, r3
 8006c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006c52:	d807      	bhi.n	8006c64 <_printf_i+0x28>
 8006c54:	2f62      	cmp	r7, #98	; 0x62
 8006c56:	d80a      	bhi.n	8006c6e <_printf_i+0x32>
 8006c58:	2f00      	cmp	r7, #0
 8006c5a:	f000 80d8 	beq.w	8006e0e <_printf_i+0x1d2>
 8006c5e:	2f58      	cmp	r7, #88	; 0x58
 8006c60:	f000 80a3 	beq.w	8006daa <_printf_i+0x16e>
 8006c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006c6c:	e03a      	b.n	8006ce4 <_printf_i+0xa8>
 8006c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006c72:	2b15      	cmp	r3, #21
 8006c74:	d8f6      	bhi.n	8006c64 <_printf_i+0x28>
 8006c76:	a101      	add	r1, pc, #4	; (adr r1, 8006c7c <_printf_i+0x40>)
 8006c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c7c:	08006cd5 	.word	0x08006cd5
 8006c80:	08006ce9 	.word	0x08006ce9
 8006c84:	08006c65 	.word	0x08006c65
 8006c88:	08006c65 	.word	0x08006c65
 8006c8c:	08006c65 	.word	0x08006c65
 8006c90:	08006c65 	.word	0x08006c65
 8006c94:	08006ce9 	.word	0x08006ce9
 8006c98:	08006c65 	.word	0x08006c65
 8006c9c:	08006c65 	.word	0x08006c65
 8006ca0:	08006c65 	.word	0x08006c65
 8006ca4:	08006c65 	.word	0x08006c65
 8006ca8:	08006df5 	.word	0x08006df5
 8006cac:	08006d19 	.word	0x08006d19
 8006cb0:	08006dd7 	.word	0x08006dd7
 8006cb4:	08006c65 	.word	0x08006c65
 8006cb8:	08006c65 	.word	0x08006c65
 8006cbc:	08006e17 	.word	0x08006e17
 8006cc0:	08006c65 	.word	0x08006c65
 8006cc4:	08006d19 	.word	0x08006d19
 8006cc8:	08006c65 	.word	0x08006c65
 8006ccc:	08006c65 	.word	0x08006c65
 8006cd0:	08006ddf 	.word	0x08006ddf
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	1d1a      	adds	r2, r3, #4
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	602a      	str	r2, [r5, #0]
 8006cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	e0a3      	b.n	8006e30 <_printf_i+0x1f4>
 8006ce8:	6820      	ldr	r0, [r4, #0]
 8006cea:	6829      	ldr	r1, [r5, #0]
 8006cec:	0606      	lsls	r6, r0, #24
 8006cee:	f101 0304 	add.w	r3, r1, #4
 8006cf2:	d50a      	bpl.n	8006d0a <_printf_i+0xce>
 8006cf4:	680e      	ldr	r6, [r1, #0]
 8006cf6:	602b      	str	r3, [r5, #0]
 8006cf8:	2e00      	cmp	r6, #0
 8006cfa:	da03      	bge.n	8006d04 <_printf_i+0xc8>
 8006cfc:	232d      	movs	r3, #45	; 0x2d
 8006cfe:	4276      	negs	r6, r6
 8006d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d04:	485e      	ldr	r0, [pc, #376]	; (8006e80 <_printf_i+0x244>)
 8006d06:	230a      	movs	r3, #10
 8006d08:	e019      	b.n	8006d3e <_printf_i+0x102>
 8006d0a:	680e      	ldr	r6, [r1, #0]
 8006d0c:	602b      	str	r3, [r5, #0]
 8006d0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d12:	bf18      	it	ne
 8006d14:	b236      	sxthne	r6, r6
 8006d16:	e7ef      	b.n	8006cf8 <_printf_i+0xbc>
 8006d18:	682b      	ldr	r3, [r5, #0]
 8006d1a:	6820      	ldr	r0, [r4, #0]
 8006d1c:	1d19      	adds	r1, r3, #4
 8006d1e:	6029      	str	r1, [r5, #0]
 8006d20:	0601      	lsls	r1, r0, #24
 8006d22:	d501      	bpl.n	8006d28 <_printf_i+0xec>
 8006d24:	681e      	ldr	r6, [r3, #0]
 8006d26:	e002      	b.n	8006d2e <_printf_i+0xf2>
 8006d28:	0646      	lsls	r6, r0, #25
 8006d2a:	d5fb      	bpl.n	8006d24 <_printf_i+0xe8>
 8006d2c:	881e      	ldrh	r6, [r3, #0]
 8006d2e:	4854      	ldr	r0, [pc, #336]	; (8006e80 <_printf_i+0x244>)
 8006d30:	2f6f      	cmp	r7, #111	; 0x6f
 8006d32:	bf0c      	ite	eq
 8006d34:	2308      	moveq	r3, #8
 8006d36:	230a      	movne	r3, #10
 8006d38:	2100      	movs	r1, #0
 8006d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d3e:	6865      	ldr	r5, [r4, #4]
 8006d40:	60a5      	str	r5, [r4, #8]
 8006d42:	2d00      	cmp	r5, #0
 8006d44:	bfa2      	ittt	ge
 8006d46:	6821      	ldrge	r1, [r4, #0]
 8006d48:	f021 0104 	bicge.w	r1, r1, #4
 8006d4c:	6021      	strge	r1, [r4, #0]
 8006d4e:	b90e      	cbnz	r6, 8006d54 <_printf_i+0x118>
 8006d50:	2d00      	cmp	r5, #0
 8006d52:	d04d      	beq.n	8006df0 <_printf_i+0x1b4>
 8006d54:	4615      	mov	r5, r2
 8006d56:	fbb6 f1f3 	udiv	r1, r6, r3
 8006d5a:	fb03 6711 	mls	r7, r3, r1, r6
 8006d5e:	5dc7      	ldrb	r7, [r0, r7]
 8006d60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006d64:	4637      	mov	r7, r6
 8006d66:	42bb      	cmp	r3, r7
 8006d68:	460e      	mov	r6, r1
 8006d6a:	d9f4      	bls.n	8006d56 <_printf_i+0x11a>
 8006d6c:	2b08      	cmp	r3, #8
 8006d6e:	d10b      	bne.n	8006d88 <_printf_i+0x14c>
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	07de      	lsls	r6, r3, #31
 8006d74:	d508      	bpl.n	8006d88 <_printf_i+0x14c>
 8006d76:	6923      	ldr	r3, [r4, #16]
 8006d78:	6861      	ldr	r1, [r4, #4]
 8006d7a:	4299      	cmp	r1, r3
 8006d7c:	bfde      	ittt	le
 8006d7e:	2330      	movle	r3, #48	; 0x30
 8006d80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d88:	1b52      	subs	r2, r2, r5
 8006d8a:	6122      	str	r2, [r4, #16]
 8006d8c:	f8cd a000 	str.w	sl, [sp]
 8006d90:	464b      	mov	r3, r9
 8006d92:	aa03      	add	r2, sp, #12
 8006d94:	4621      	mov	r1, r4
 8006d96:	4640      	mov	r0, r8
 8006d98:	f7ff fee2 	bl	8006b60 <_printf_common>
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	d14c      	bne.n	8006e3a <_printf_i+0x1fe>
 8006da0:	f04f 30ff 	mov.w	r0, #4294967295
 8006da4:	b004      	add	sp, #16
 8006da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006daa:	4835      	ldr	r0, [pc, #212]	; (8006e80 <_printf_i+0x244>)
 8006dac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006db0:	6829      	ldr	r1, [r5, #0]
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006db8:	6029      	str	r1, [r5, #0]
 8006dba:	061d      	lsls	r5, r3, #24
 8006dbc:	d514      	bpl.n	8006de8 <_printf_i+0x1ac>
 8006dbe:	07df      	lsls	r7, r3, #31
 8006dc0:	bf44      	itt	mi
 8006dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8006dc6:	6023      	strmi	r3, [r4, #0]
 8006dc8:	b91e      	cbnz	r6, 8006dd2 <_printf_i+0x196>
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	f023 0320 	bic.w	r3, r3, #32
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	2310      	movs	r3, #16
 8006dd4:	e7b0      	b.n	8006d38 <_printf_i+0xfc>
 8006dd6:	6823      	ldr	r3, [r4, #0]
 8006dd8:	f043 0320 	orr.w	r3, r3, #32
 8006ddc:	6023      	str	r3, [r4, #0]
 8006dde:	2378      	movs	r3, #120	; 0x78
 8006de0:	4828      	ldr	r0, [pc, #160]	; (8006e84 <_printf_i+0x248>)
 8006de2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006de6:	e7e3      	b.n	8006db0 <_printf_i+0x174>
 8006de8:	0659      	lsls	r1, r3, #25
 8006dea:	bf48      	it	mi
 8006dec:	b2b6      	uxthmi	r6, r6
 8006dee:	e7e6      	b.n	8006dbe <_printf_i+0x182>
 8006df0:	4615      	mov	r5, r2
 8006df2:	e7bb      	b.n	8006d6c <_printf_i+0x130>
 8006df4:	682b      	ldr	r3, [r5, #0]
 8006df6:	6826      	ldr	r6, [r4, #0]
 8006df8:	6961      	ldr	r1, [r4, #20]
 8006dfa:	1d18      	adds	r0, r3, #4
 8006dfc:	6028      	str	r0, [r5, #0]
 8006dfe:	0635      	lsls	r5, r6, #24
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	d501      	bpl.n	8006e08 <_printf_i+0x1cc>
 8006e04:	6019      	str	r1, [r3, #0]
 8006e06:	e002      	b.n	8006e0e <_printf_i+0x1d2>
 8006e08:	0670      	lsls	r0, r6, #25
 8006e0a:	d5fb      	bpl.n	8006e04 <_printf_i+0x1c8>
 8006e0c:	8019      	strh	r1, [r3, #0]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	6123      	str	r3, [r4, #16]
 8006e12:	4615      	mov	r5, r2
 8006e14:	e7ba      	b.n	8006d8c <_printf_i+0x150>
 8006e16:	682b      	ldr	r3, [r5, #0]
 8006e18:	1d1a      	adds	r2, r3, #4
 8006e1a:	602a      	str	r2, [r5, #0]
 8006e1c:	681d      	ldr	r5, [r3, #0]
 8006e1e:	6862      	ldr	r2, [r4, #4]
 8006e20:	2100      	movs	r1, #0
 8006e22:	4628      	mov	r0, r5
 8006e24:	f7f9 f9b4 	bl	8000190 <memchr>
 8006e28:	b108      	cbz	r0, 8006e2e <_printf_i+0x1f2>
 8006e2a:	1b40      	subs	r0, r0, r5
 8006e2c:	6060      	str	r0, [r4, #4]
 8006e2e:	6863      	ldr	r3, [r4, #4]
 8006e30:	6123      	str	r3, [r4, #16]
 8006e32:	2300      	movs	r3, #0
 8006e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e38:	e7a8      	b.n	8006d8c <_printf_i+0x150>
 8006e3a:	6923      	ldr	r3, [r4, #16]
 8006e3c:	462a      	mov	r2, r5
 8006e3e:	4649      	mov	r1, r9
 8006e40:	4640      	mov	r0, r8
 8006e42:	47d0      	blx	sl
 8006e44:	3001      	adds	r0, #1
 8006e46:	d0ab      	beq.n	8006da0 <_printf_i+0x164>
 8006e48:	6823      	ldr	r3, [r4, #0]
 8006e4a:	079b      	lsls	r3, r3, #30
 8006e4c:	d413      	bmi.n	8006e76 <_printf_i+0x23a>
 8006e4e:	68e0      	ldr	r0, [r4, #12]
 8006e50:	9b03      	ldr	r3, [sp, #12]
 8006e52:	4298      	cmp	r0, r3
 8006e54:	bfb8      	it	lt
 8006e56:	4618      	movlt	r0, r3
 8006e58:	e7a4      	b.n	8006da4 <_printf_i+0x168>
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	4632      	mov	r2, r6
 8006e5e:	4649      	mov	r1, r9
 8006e60:	4640      	mov	r0, r8
 8006e62:	47d0      	blx	sl
 8006e64:	3001      	adds	r0, #1
 8006e66:	d09b      	beq.n	8006da0 <_printf_i+0x164>
 8006e68:	3501      	adds	r5, #1
 8006e6a:	68e3      	ldr	r3, [r4, #12]
 8006e6c:	9903      	ldr	r1, [sp, #12]
 8006e6e:	1a5b      	subs	r3, r3, r1
 8006e70:	42ab      	cmp	r3, r5
 8006e72:	dcf2      	bgt.n	8006e5a <_printf_i+0x21e>
 8006e74:	e7eb      	b.n	8006e4e <_printf_i+0x212>
 8006e76:	2500      	movs	r5, #0
 8006e78:	f104 0619 	add.w	r6, r4, #25
 8006e7c:	e7f5      	b.n	8006e6a <_printf_i+0x22e>
 8006e7e:	bf00      	nop
 8006e80:	080094b2 	.word	0x080094b2
 8006e84:	080094c3 	.word	0x080094c3

08006e88 <siprintf>:
 8006e88:	b40e      	push	{r1, r2, r3}
 8006e8a:	b500      	push	{lr}
 8006e8c:	b09c      	sub	sp, #112	; 0x70
 8006e8e:	ab1d      	add	r3, sp, #116	; 0x74
 8006e90:	9002      	str	r0, [sp, #8]
 8006e92:	9006      	str	r0, [sp, #24]
 8006e94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006e98:	4809      	ldr	r0, [pc, #36]	; (8006ec0 <siprintf+0x38>)
 8006e9a:	9107      	str	r1, [sp, #28]
 8006e9c:	9104      	str	r1, [sp, #16]
 8006e9e:	4909      	ldr	r1, [pc, #36]	; (8006ec4 <siprintf+0x3c>)
 8006ea0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ea4:	9105      	str	r1, [sp, #20]
 8006ea6:	6800      	ldr	r0, [r0, #0]
 8006ea8:	9301      	str	r3, [sp, #4]
 8006eaa:	a902      	add	r1, sp, #8
 8006eac:	f001 fb76 	bl	800859c <_svfiprintf_r>
 8006eb0:	9b02      	ldr	r3, [sp, #8]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	701a      	strb	r2, [r3, #0]
 8006eb6:	b01c      	add	sp, #112	; 0x70
 8006eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ebc:	b003      	add	sp, #12
 8006ebe:	4770      	bx	lr
 8006ec0:	20000010 	.word	0x20000010
 8006ec4:	ffff0208 	.word	0xffff0208

08006ec8 <quorem>:
 8006ec8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ecc:	6903      	ldr	r3, [r0, #16]
 8006ece:	690c      	ldr	r4, [r1, #16]
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	4607      	mov	r7, r0
 8006ed4:	f2c0 8081 	blt.w	8006fda <quorem+0x112>
 8006ed8:	3c01      	subs	r4, #1
 8006eda:	f101 0814 	add.w	r8, r1, #20
 8006ede:	f100 0514 	add.w	r5, r0, #20
 8006ee2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006eec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ef8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006efc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006f00:	d331      	bcc.n	8006f66 <quorem+0x9e>
 8006f02:	f04f 0e00 	mov.w	lr, #0
 8006f06:	4640      	mov	r0, r8
 8006f08:	46ac      	mov	ip, r5
 8006f0a:	46f2      	mov	sl, lr
 8006f0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006f10:	b293      	uxth	r3, r2
 8006f12:	fb06 e303 	mla	r3, r6, r3, lr
 8006f16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006f1a:	b29b      	uxth	r3, r3
 8006f1c:	ebaa 0303 	sub.w	r3, sl, r3
 8006f20:	f8dc a000 	ldr.w	sl, [ip]
 8006f24:	0c12      	lsrs	r2, r2, #16
 8006f26:	fa13 f38a 	uxtah	r3, r3, sl
 8006f2a:	fb06 e202 	mla	r2, r6, r2, lr
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	9b00      	ldr	r3, [sp, #0]
 8006f32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006f36:	b292      	uxth	r2, r2
 8006f38:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006f3c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f40:	f8bd 3000 	ldrh.w	r3, [sp]
 8006f44:	4581      	cmp	r9, r0
 8006f46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f4a:	f84c 3b04 	str.w	r3, [ip], #4
 8006f4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006f52:	d2db      	bcs.n	8006f0c <quorem+0x44>
 8006f54:	f855 300b 	ldr.w	r3, [r5, fp]
 8006f58:	b92b      	cbnz	r3, 8006f66 <quorem+0x9e>
 8006f5a:	9b01      	ldr	r3, [sp, #4]
 8006f5c:	3b04      	subs	r3, #4
 8006f5e:	429d      	cmp	r5, r3
 8006f60:	461a      	mov	r2, r3
 8006f62:	d32e      	bcc.n	8006fc2 <quorem+0xfa>
 8006f64:	613c      	str	r4, [r7, #16]
 8006f66:	4638      	mov	r0, r7
 8006f68:	f001 f8c4 	bl	80080f4 <__mcmp>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	db24      	blt.n	8006fba <quorem+0xf2>
 8006f70:	3601      	adds	r6, #1
 8006f72:	4628      	mov	r0, r5
 8006f74:	f04f 0c00 	mov.w	ip, #0
 8006f78:	f858 2b04 	ldr.w	r2, [r8], #4
 8006f7c:	f8d0 e000 	ldr.w	lr, [r0]
 8006f80:	b293      	uxth	r3, r2
 8006f82:	ebac 0303 	sub.w	r3, ip, r3
 8006f86:	0c12      	lsrs	r2, r2, #16
 8006f88:	fa13 f38e 	uxtah	r3, r3, lr
 8006f8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006f90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f9a:	45c1      	cmp	r9, r8
 8006f9c:	f840 3b04 	str.w	r3, [r0], #4
 8006fa0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006fa4:	d2e8      	bcs.n	8006f78 <quorem+0xb0>
 8006fa6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006faa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006fae:	b922      	cbnz	r2, 8006fba <quorem+0xf2>
 8006fb0:	3b04      	subs	r3, #4
 8006fb2:	429d      	cmp	r5, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	d30a      	bcc.n	8006fce <quorem+0x106>
 8006fb8:	613c      	str	r4, [r7, #16]
 8006fba:	4630      	mov	r0, r6
 8006fbc:	b003      	add	sp, #12
 8006fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	3b04      	subs	r3, #4
 8006fc6:	2a00      	cmp	r2, #0
 8006fc8:	d1cc      	bne.n	8006f64 <quorem+0x9c>
 8006fca:	3c01      	subs	r4, #1
 8006fcc:	e7c7      	b.n	8006f5e <quorem+0x96>
 8006fce:	6812      	ldr	r2, [r2, #0]
 8006fd0:	3b04      	subs	r3, #4
 8006fd2:	2a00      	cmp	r2, #0
 8006fd4:	d1f0      	bne.n	8006fb8 <quorem+0xf0>
 8006fd6:	3c01      	subs	r4, #1
 8006fd8:	e7eb      	b.n	8006fb2 <quorem+0xea>
 8006fda:	2000      	movs	r0, #0
 8006fdc:	e7ee      	b.n	8006fbc <quorem+0xf4>
	...

08006fe0 <_dtoa_r>:
 8006fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fe4:	ed2d 8b04 	vpush	{d8-d9}
 8006fe8:	ec57 6b10 	vmov	r6, r7, d0
 8006fec:	b093      	sub	sp, #76	; 0x4c
 8006fee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006ff0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ff4:	9106      	str	r1, [sp, #24]
 8006ff6:	ee10 aa10 	vmov	sl, s0
 8006ffa:	4604      	mov	r4, r0
 8006ffc:	9209      	str	r2, [sp, #36]	; 0x24
 8006ffe:	930c      	str	r3, [sp, #48]	; 0x30
 8007000:	46bb      	mov	fp, r7
 8007002:	b975      	cbnz	r5, 8007022 <_dtoa_r+0x42>
 8007004:	2010      	movs	r0, #16
 8007006:	f000 fddd 	bl	8007bc4 <malloc>
 800700a:	4602      	mov	r2, r0
 800700c:	6260      	str	r0, [r4, #36]	; 0x24
 800700e:	b920      	cbnz	r0, 800701a <_dtoa_r+0x3a>
 8007010:	4ba7      	ldr	r3, [pc, #668]	; (80072b0 <_dtoa_r+0x2d0>)
 8007012:	21ea      	movs	r1, #234	; 0xea
 8007014:	48a7      	ldr	r0, [pc, #668]	; (80072b4 <_dtoa_r+0x2d4>)
 8007016:	f001 fbd1 	bl	80087bc <__assert_func>
 800701a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800701e:	6005      	str	r5, [r0, #0]
 8007020:	60c5      	str	r5, [r0, #12]
 8007022:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007024:	6819      	ldr	r1, [r3, #0]
 8007026:	b151      	cbz	r1, 800703e <_dtoa_r+0x5e>
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	604a      	str	r2, [r1, #4]
 800702c:	2301      	movs	r3, #1
 800702e:	4093      	lsls	r3, r2
 8007030:	608b      	str	r3, [r1, #8]
 8007032:	4620      	mov	r0, r4
 8007034:	f000 fe1c 	bl	8007c70 <_Bfree>
 8007038:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800703a:	2200      	movs	r2, #0
 800703c:	601a      	str	r2, [r3, #0]
 800703e:	1e3b      	subs	r3, r7, #0
 8007040:	bfaa      	itet	ge
 8007042:	2300      	movge	r3, #0
 8007044:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007048:	f8c8 3000 	strge.w	r3, [r8]
 800704c:	4b9a      	ldr	r3, [pc, #616]	; (80072b8 <_dtoa_r+0x2d8>)
 800704e:	bfbc      	itt	lt
 8007050:	2201      	movlt	r2, #1
 8007052:	f8c8 2000 	strlt.w	r2, [r8]
 8007056:	ea33 030b 	bics.w	r3, r3, fp
 800705a:	d11b      	bne.n	8007094 <_dtoa_r+0xb4>
 800705c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800705e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007062:	6013      	str	r3, [r2, #0]
 8007064:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007068:	4333      	orrs	r3, r6
 800706a:	f000 8592 	beq.w	8007b92 <_dtoa_r+0xbb2>
 800706e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007070:	b963      	cbnz	r3, 800708c <_dtoa_r+0xac>
 8007072:	4b92      	ldr	r3, [pc, #584]	; (80072bc <_dtoa_r+0x2dc>)
 8007074:	e022      	b.n	80070bc <_dtoa_r+0xdc>
 8007076:	4b92      	ldr	r3, [pc, #584]	; (80072c0 <_dtoa_r+0x2e0>)
 8007078:	9301      	str	r3, [sp, #4]
 800707a:	3308      	adds	r3, #8
 800707c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800707e:	6013      	str	r3, [r2, #0]
 8007080:	9801      	ldr	r0, [sp, #4]
 8007082:	b013      	add	sp, #76	; 0x4c
 8007084:	ecbd 8b04 	vpop	{d8-d9}
 8007088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800708c:	4b8b      	ldr	r3, [pc, #556]	; (80072bc <_dtoa_r+0x2dc>)
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	3303      	adds	r3, #3
 8007092:	e7f3      	b.n	800707c <_dtoa_r+0x9c>
 8007094:	2200      	movs	r2, #0
 8007096:	2300      	movs	r3, #0
 8007098:	4650      	mov	r0, sl
 800709a:	4659      	mov	r1, fp
 800709c:	f7f9 fcec 	bl	8000a78 <__aeabi_dcmpeq>
 80070a0:	ec4b ab19 	vmov	d9, sl, fp
 80070a4:	4680      	mov	r8, r0
 80070a6:	b158      	cbz	r0, 80070c0 <_dtoa_r+0xe0>
 80070a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070aa:	2301      	movs	r3, #1
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 856b 	beq.w	8007b8c <_dtoa_r+0xbac>
 80070b6:	4883      	ldr	r0, [pc, #524]	; (80072c4 <_dtoa_r+0x2e4>)
 80070b8:	6018      	str	r0, [r3, #0]
 80070ba:	1e43      	subs	r3, r0, #1
 80070bc:	9301      	str	r3, [sp, #4]
 80070be:	e7df      	b.n	8007080 <_dtoa_r+0xa0>
 80070c0:	ec4b ab10 	vmov	d0, sl, fp
 80070c4:	aa10      	add	r2, sp, #64	; 0x40
 80070c6:	a911      	add	r1, sp, #68	; 0x44
 80070c8:	4620      	mov	r0, r4
 80070ca:	f001 f8b9 	bl	8008240 <__d2b>
 80070ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80070d2:	ee08 0a10 	vmov	s16, r0
 80070d6:	2d00      	cmp	r5, #0
 80070d8:	f000 8084 	beq.w	80071e4 <_dtoa_r+0x204>
 80070dc:	ee19 3a90 	vmov	r3, s19
 80070e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80070e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80070e8:	4656      	mov	r6, sl
 80070ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80070ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80070f6:	4b74      	ldr	r3, [pc, #464]	; (80072c8 <_dtoa_r+0x2e8>)
 80070f8:	2200      	movs	r2, #0
 80070fa:	4630      	mov	r0, r6
 80070fc:	4639      	mov	r1, r7
 80070fe:	f7f9 f89b 	bl	8000238 <__aeabi_dsub>
 8007102:	a365      	add	r3, pc, #404	; (adr r3, 8007298 <_dtoa_r+0x2b8>)
 8007104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007108:	f7f9 fa4e 	bl	80005a8 <__aeabi_dmul>
 800710c:	a364      	add	r3, pc, #400	; (adr r3, 80072a0 <_dtoa_r+0x2c0>)
 800710e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007112:	f7f9 f893 	bl	800023c <__adddf3>
 8007116:	4606      	mov	r6, r0
 8007118:	4628      	mov	r0, r5
 800711a:	460f      	mov	r7, r1
 800711c:	f7f9 f9da 	bl	80004d4 <__aeabi_i2d>
 8007120:	a361      	add	r3, pc, #388	; (adr r3, 80072a8 <_dtoa_r+0x2c8>)
 8007122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007126:	f7f9 fa3f 	bl	80005a8 <__aeabi_dmul>
 800712a:	4602      	mov	r2, r0
 800712c:	460b      	mov	r3, r1
 800712e:	4630      	mov	r0, r6
 8007130:	4639      	mov	r1, r7
 8007132:	f7f9 f883 	bl	800023c <__adddf3>
 8007136:	4606      	mov	r6, r0
 8007138:	460f      	mov	r7, r1
 800713a:	f7f9 fce5 	bl	8000b08 <__aeabi_d2iz>
 800713e:	2200      	movs	r2, #0
 8007140:	9000      	str	r0, [sp, #0]
 8007142:	2300      	movs	r3, #0
 8007144:	4630      	mov	r0, r6
 8007146:	4639      	mov	r1, r7
 8007148:	f7f9 fca0 	bl	8000a8c <__aeabi_dcmplt>
 800714c:	b150      	cbz	r0, 8007164 <_dtoa_r+0x184>
 800714e:	9800      	ldr	r0, [sp, #0]
 8007150:	f7f9 f9c0 	bl	80004d4 <__aeabi_i2d>
 8007154:	4632      	mov	r2, r6
 8007156:	463b      	mov	r3, r7
 8007158:	f7f9 fc8e 	bl	8000a78 <__aeabi_dcmpeq>
 800715c:	b910      	cbnz	r0, 8007164 <_dtoa_r+0x184>
 800715e:	9b00      	ldr	r3, [sp, #0]
 8007160:	3b01      	subs	r3, #1
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	9b00      	ldr	r3, [sp, #0]
 8007166:	2b16      	cmp	r3, #22
 8007168:	d85a      	bhi.n	8007220 <_dtoa_r+0x240>
 800716a:	9a00      	ldr	r2, [sp, #0]
 800716c:	4b57      	ldr	r3, [pc, #348]	; (80072cc <_dtoa_r+0x2ec>)
 800716e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007176:	ec51 0b19 	vmov	r0, r1, d9
 800717a:	f7f9 fc87 	bl	8000a8c <__aeabi_dcmplt>
 800717e:	2800      	cmp	r0, #0
 8007180:	d050      	beq.n	8007224 <_dtoa_r+0x244>
 8007182:	9b00      	ldr	r3, [sp, #0]
 8007184:	3b01      	subs	r3, #1
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	2300      	movs	r3, #0
 800718a:	930b      	str	r3, [sp, #44]	; 0x2c
 800718c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800718e:	1b5d      	subs	r5, r3, r5
 8007190:	1e6b      	subs	r3, r5, #1
 8007192:	9305      	str	r3, [sp, #20]
 8007194:	bf45      	ittet	mi
 8007196:	f1c5 0301 	rsbmi	r3, r5, #1
 800719a:	9304      	strmi	r3, [sp, #16]
 800719c:	2300      	movpl	r3, #0
 800719e:	2300      	movmi	r3, #0
 80071a0:	bf4c      	ite	mi
 80071a2:	9305      	strmi	r3, [sp, #20]
 80071a4:	9304      	strpl	r3, [sp, #16]
 80071a6:	9b00      	ldr	r3, [sp, #0]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	db3d      	blt.n	8007228 <_dtoa_r+0x248>
 80071ac:	9b05      	ldr	r3, [sp, #20]
 80071ae:	9a00      	ldr	r2, [sp, #0]
 80071b0:	920a      	str	r2, [sp, #40]	; 0x28
 80071b2:	4413      	add	r3, r2
 80071b4:	9305      	str	r3, [sp, #20]
 80071b6:	2300      	movs	r3, #0
 80071b8:	9307      	str	r3, [sp, #28]
 80071ba:	9b06      	ldr	r3, [sp, #24]
 80071bc:	2b09      	cmp	r3, #9
 80071be:	f200 8089 	bhi.w	80072d4 <_dtoa_r+0x2f4>
 80071c2:	2b05      	cmp	r3, #5
 80071c4:	bfc4      	itt	gt
 80071c6:	3b04      	subgt	r3, #4
 80071c8:	9306      	strgt	r3, [sp, #24]
 80071ca:	9b06      	ldr	r3, [sp, #24]
 80071cc:	f1a3 0302 	sub.w	r3, r3, #2
 80071d0:	bfcc      	ite	gt
 80071d2:	2500      	movgt	r5, #0
 80071d4:	2501      	movle	r5, #1
 80071d6:	2b03      	cmp	r3, #3
 80071d8:	f200 8087 	bhi.w	80072ea <_dtoa_r+0x30a>
 80071dc:	e8df f003 	tbb	[pc, r3]
 80071e0:	59383a2d 	.word	0x59383a2d
 80071e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80071e8:	441d      	add	r5, r3
 80071ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071ee:	2b20      	cmp	r3, #32
 80071f0:	bfc1      	itttt	gt
 80071f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80071f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80071fa:	fa0b f303 	lslgt.w	r3, fp, r3
 80071fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007202:	bfda      	itte	le
 8007204:	f1c3 0320 	rsble	r3, r3, #32
 8007208:	fa06 f003 	lslle.w	r0, r6, r3
 800720c:	4318      	orrgt	r0, r3
 800720e:	f7f9 f951 	bl	80004b4 <__aeabi_ui2d>
 8007212:	2301      	movs	r3, #1
 8007214:	4606      	mov	r6, r0
 8007216:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800721a:	3d01      	subs	r5, #1
 800721c:	930e      	str	r3, [sp, #56]	; 0x38
 800721e:	e76a      	b.n	80070f6 <_dtoa_r+0x116>
 8007220:	2301      	movs	r3, #1
 8007222:	e7b2      	b.n	800718a <_dtoa_r+0x1aa>
 8007224:	900b      	str	r0, [sp, #44]	; 0x2c
 8007226:	e7b1      	b.n	800718c <_dtoa_r+0x1ac>
 8007228:	9b04      	ldr	r3, [sp, #16]
 800722a:	9a00      	ldr	r2, [sp, #0]
 800722c:	1a9b      	subs	r3, r3, r2
 800722e:	9304      	str	r3, [sp, #16]
 8007230:	4253      	negs	r3, r2
 8007232:	9307      	str	r3, [sp, #28]
 8007234:	2300      	movs	r3, #0
 8007236:	930a      	str	r3, [sp, #40]	; 0x28
 8007238:	e7bf      	b.n	80071ba <_dtoa_r+0x1da>
 800723a:	2300      	movs	r3, #0
 800723c:	9308      	str	r3, [sp, #32]
 800723e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007240:	2b00      	cmp	r3, #0
 8007242:	dc55      	bgt.n	80072f0 <_dtoa_r+0x310>
 8007244:	2301      	movs	r3, #1
 8007246:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800724a:	461a      	mov	r2, r3
 800724c:	9209      	str	r2, [sp, #36]	; 0x24
 800724e:	e00c      	b.n	800726a <_dtoa_r+0x28a>
 8007250:	2301      	movs	r3, #1
 8007252:	e7f3      	b.n	800723c <_dtoa_r+0x25c>
 8007254:	2300      	movs	r3, #0
 8007256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007258:	9308      	str	r3, [sp, #32]
 800725a:	9b00      	ldr	r3, [sp, #0]
 800725c:	4413      	add	r3, r2
 800725e:	9302      	str	r3, [sp, #8]
 8007260:	3301      	adds	r3, #1
 8007262:	2b01      	cmp	r3, #1
 8007264:	9303      	str	r3, [sp, #12]
 8007266:	bfb8      	it	lt
 8007268:	2301      	movlt	r3, #1
 800726a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800726c:	2200      	movs	r2, #0
 800726e:	6042      	str	r2, [r0, #4]
 8007270:	2204      	movs	r2, #4
 8007272:	f102 0614 	add.w	r6, r2, #20
 8007276:	429e      	cmp	r6, r3
 8007278:	6841      	ldr	r1, [r0, #4]
 800727a:	d93d      	bls.n	80072f8 <_dtoa_r+0x318>
 800727c:	4620      	mov	r0, r4
 800727e:	f000 fcb7 	bl	8007bf0 <_Balloc>
 8007282:	9001      	str	r0, [sp, #4]
 8007284:	2800      	cmp	r0, #0
 8007286:	d13b      	bne.n	8007300 <_dtoa_r+0x320>
 8007288:	4b11      	ldr	r3, [pc, #68]	; (80072d0 <_dtoa_r+0x2f0>)
 800728a:	4602      	mov	r2, r0
 800728c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007290:	e6c0      	b.n	8007014 <_dtoa_r+0x34>
 8007292:	2301      	movs	r3, #1
 8007294:	e7df      	b.n	8007256 <_dtoa_r+0x276>
 8007296:	bf00      	nop
 8007298:	636f4361 	.word	0x636f4361
 800729c:	3fd287a7 	.word	0x3fd287a7
 80072a0:	8b60c8b3 	.word	0x8b60c8b3
 80072a4:	3fc68a28 	.word	0x3fc68a28
 80072a8:	509f79fb 	.word	0x509f79fb
 80072ac:	3fd34413 	.word	0x3fd34413
 80072b0:	080094e1 	.word	0x080094e1
 80072b4:	080094f8 	.word	0x080094f8
 80072b8:	7ff00000 	.word	0x7ff00000
 80072bc:	080094dd 	.word	0x080094dd
 80072c0:	080094d4 	.word	0x080094d4
 80072c4:	080094b1 	.word	0x080094b1
 80072c8:	3ff80000 	.word	0x3ff80000
 80072cc:	080095e8 	.word	0x080095e8
 80072d0:	08009553 	.word	0x08009553
 80072d4:	2501      	movs	r5, #1
 80072d6:	2300      	movs	r3, #0
 80072d8:	9306      	str	r3, [sp, #24]
 80072da:	9508      	str	r5, [sp, #32]
 80072dc:	f04f 33ff 	mov.w	r3, #4294967295
 80072e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072e4:	2200      	movs	r2, #0
 80072e6:	2312      	movs	r3, #18
 80072e8:	e7b0      	b.n	800724c <_dtoa_r+0x26c>
 80072ea:	2301      	movs	r3, #1
 80072ec:	9308      	str	r3, [sp, #32]
 80072ee:	e7f5      	b.n	80072dc <_dtoa_r+0x2fc>
 80072f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80072f6:	e7b8      	b.n	800726a <_dtoa_r+0x28a>
 80072f8:	3101      	adds	r1, #1
 80072fa:	6041      	str	r1, [r0, #4]
 80072fc:	0052      	lsls	r2, r2, #1
 80072fe:	e7b8      	b.n	8007272 <_dtoa_r+0x292>
 8007300:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007302:	9a01      	ldr	r2, [sp, #4]
 8007304:	601a      	str	r2, [r3, #0]
 8007306:	9b03      	ldr	r3, [sp, #12]
 8007308:	2b0e      	cmp	r3, #14
 800730a:	f200 809d 	bhi.w	8007448 <_dtoa_r+0x468>
 800730e:	2d00      	cmp	r5, #0
 8007310:	f000 809a 	beq.w	8007448 <_dtoa_r+0x468>
 8007314:	9b00      	ldr	r3, [sp, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	dd32      	ble.n	8007380 <_dtoa_r+0x3a0>
 800731a:	4ab7      	ldr	r2, [pc, #732]	; (80075f8 <_dtoa_r+0x618>)
 800731c:	f003 030f 	and.w	r3, r3, #15
 8007320:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007324:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007328:	9b00      	ldr	r3, [sp, #0]
 800732a:	05d8      	lsls	r0, r3, #23
 800732c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007330:	d516      	bpl.n	8007360 <_dtoa_r+0x380>
 8007332:	4bb2      	ldr	r3, [pc, #712]	; (80075fc <_dtoa_r+0x61c>)
 8007334:	ec51 0b19 	vmov	r0, r1, d9
 8007338:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800733c:	f7f9 fa5e 	bl	80007fc <__aeabi_ddiv>
 8007340:	f007 070f 	and.w	r7, r7, #15
 8007344:	4682      	mov	sl, r0
 8007346:	468b      	mov	fp, r1
 8007348:	2503      	movs	r5, #3
 800734a:	4eac      	ldr	r6, [pc, #688]	; (80075fc <_dtoa_r+0x61c>)
 800734c:	b957      	cbnz	r7, 8007364 <_dtoa_r+0x384>
 800734e:	4642      	mov	r2, r8
 8007350:	464b      	mov	r3, r9
 8007352:	4650      	mov	r0, sl
 8007354:	4659      	mov	r1, fp
 8007356:	f7f9 fa51 	bl	80007fc <__aeabi_ddiv>
 800735a:	4682      	mov	sl, r0
 800735c:	468b      	mov	fp, r1
 800735e:	e028      	b.n	80073b2 <_dtoa_r+0x3d2>
 8007360:	2502      	movs	r5, #2
 8007362:	e7f2      	b.n	800734a <_dtoa_r+0x36a>
 8007364:	07f9      	lsls	r1, r7, #31
 8007366:	d508      	bpl.n	800737a <_dtoa_r+0x39a>
 8007368:	4640      	mov	r0, r8
 800736a:	4649      	mov	r1, r9
 800736c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007370:	f7f9 f91a 	bl	80005a8 <__aeabi_dmul>
 8007374:	3501      	adds	r5, #1
 8007376:	4680      	mov	r8, r0
 8007378:	4689      	mov	r9, r1
 800737a:	107f      	asrs	r7, r7, #1
 800737c:	3608      	adds	r6, #8
 800737e:	e7e5      	b.n	800734c <_dtoa_r+0x36c>
 8007380:	f000 809b 	beq.w	80074ba <_dtoa_r+0x4da>
 8007384:	9b00      	ldr	r3, [sp, #0]
 8007386:	4f9d      	ldr	r7, [pc, #628]	; (80075fc <_dtoa_r+0x61c>)
 8007388:	425e      	negs	r6, r3
 800738a:	4b9b      	ldr	r3, [pc, #620]	; (80075f8 <_dtoa_r+0x618>)
 800738c:	f006 020f 	and.w	r2, r6, #15
 8007390:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007398:	ec51 0b19 	vmov	r0, r1, d9
 800739c:	f7f9 f904 	bl	80005a8 <__aeabi_dmul>
 80073a0:	1136      	asrs	r6, r6, #4
 80073a2:	4682      	mov	sl, r0
 80073a4:	468b      	mov	fp, r1
 80073a6:	2300      	movs	r3, #0
 80073a8:	2502      	movs	r5, #2
 80073aa:	2e00      	cmp	r6, #0
 80073ac:	d17a      	bne.n	80074a4 <_dtoa_r+0x4c4>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d1d3      	bne.n	800735a <_dtoa_r+0x37a>
 80073b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f000 8082 	beq.w	80074be <_dtoa_r+0x4de>
 80073ba:	4b91      	ldr	r3, [pc, #580]	; (8007600 <_dtoa_r+0x620>)
 80073bc:	2200      	movs	r2, #0
 80073be:	4650      	mov	r0, sl
 80073c0:	4659      	mov	r1, fp
 80073c2:	f7f9 fb63 	bl	8000a8c <__aeabi_dcmplt>
 80073c6:	2800      	cmp	r0, #0
 80073c8:	d079      	beq.n	80074be <_dtoa_r+0x4de>
 80073ca:	9b03      	ldr	r3, [sp, #12]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d076      	beq.n	80074be <_dtoa_r+0x4de>
 80073d0:	9b02      	ldr	r3, [sp, #8]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	dd36      	ble.n	8007444 <_dtoa_r+0x464>
 80073d6:	9b00      	ldr	r3, [sp, #0]
 80073d8:	4650      	mov	r0, sl
 80073da:	4659      	mov	r1, fp
 80073dc:	1e5f      	subs	r7, r3, #1
 80073de:	2200      	movs	r2, #0
 80073e0:	4b88      	ldr	r3, [pc, #544]	; (8007604 <_dtoa_r+0x624>)
 80073e2:	f7f9 f8e1 	bl	80005a8 <__aeabi_dmul>
 80073e6:	9e02      	ldr	r6, [sp, #8]
 80073e8:	4682      	mov	sl, r0
 80073ea:	468b      	mov	fp, r1
 80073ec:	3501      	adds	r5, #1
 80073ee:	4628      	mov	r0, r5
 80073f0:	f7f9 f870 	bl	80004d4 <__aeabi_i2d>
 80073f4:	4652      	mov	r2, sl
 80073f6:	465b      	mov	r3, fp
 80073f8:	f7f9 f8d6 	bl	80005a8 <__aeabi_dmul>
 80073fc:	4b82      	ldr	r3, [pc, #520]	; (8007608 <_dtoa_r+0x628>)
 80073fe:	2200      	movs	r2, #0
 8007400:	f7f8 ff1c 	bl	800023c <__adddf3>
 8007404:	46d0      	mov	r8, sl
 8007406:	46d9      	mov	r9, fp
 8007408:	4682      	mov	sl, r0
 800740a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800740e:	2e00      	cmp	r6, #0
 8007410:	d158      	bne.n	80074c4 <_dtoa_r+0x4e4>
 8007412:	4b7e      	ldr	r3, [pc, #504]	; (800760c <_dtoa_r+0x62c>)
 8007414:	2200      	movs	r2, #0
 8007416:	4640      	mov	r0, r8
 8007418:	4649      	mov	r1, r9
 800741a:	f7f8 ff0d 	bl	8000238 <__aeabi_dsub>
 800741e:	4652      	mov	r2, sl
 8007420:	465b      	mov	r3, fp
 8007422:	4680      	mov	r8, r0
 8007424:	4689      	mov	r9, r1
 8007426:	f7f9 fb4f 	bl	8000ac8 <__aeabi_dcmpgt>
 800742a:	2800      	cmp	r0, #0
 800742c:	f040 8295 	bne.w	800795a <_dtoa_r+0x97a>
 8007430:	4652      	mov	r2, sl
 8007432:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007436:	4640      	mov	r0, r8
 8007438:	4649      	mov	r1, r9
 800743a:	f7f9 fb27 	bl	8000a8c <__aeabi_dcmplt>
 800743e:	2800      	cmp	r0, #0
 8007440:	f040 8289 	bne.w	8007956 <_dtoa_r+0x976>
 8007444:	ec5b ab19 	vmov	sl, fp, d9
 8007448:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800744a:	2b00      	cmp	r3, #0
 800744c:	f2c0 8148 	blt.w	80076e0 <_dtoa_r+0x700>
 8007450:	9a00      	ldr	r2, [sp, #0]
 8007452:	2a0e      	cmp	r2, #14
 8007454:	f300 8144 	bgt.w	80076e0 <_dtoa_r+0x700>
 8007458:	4b67      	ldr	r3, [pc, #412]	; (80075f8 <_dtoa_r+0x618>)
 800745a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800745e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007464:	2b00      	cmp	r3, #0
 8007466:	f280 80d5 	bge.w	8007614 <_dtoa_r+0x634>
 800746a:	9b03      	ldr	r3, [sp, #12]
 800746c:	2b00      	cmp	r3, #0
 800746e:	f300 80d1 	bgt.w	8007614 <_dtoa_r+0x634>
 8007472:	f040 826f 	bne.w	8007954 <_dtoa_r+0x974>
 8007476:	4b65      	ldr	r3, [pc, #404]	; (800760c <_dtoa_r+0x62c>)
 8007478:	2200      	movs	r2, #0
 800747a:	4640      	mov	r0, r8
 800747c:	4649      	mov	r1, r9
 800747e:	f7f9 f893 	bl	80005a8 <__aeabi_dmul>
 8007482:	4652      	mov	r2, sl
 8007484:	465b      	mov	r3, fp
 8007486:	f7f9 fb15 	bl	8000ab4 <__aeabi_dcmpge>
 800748a:	9e03      	ldr	r6, [sp, #12]
 800748c:	4637      	mov	r7, r6
 800748e:	2800      	cmp	r0, #0
 8007490:	f040 8245 	bne.w	800791e <_dtoa_r+0x93e>
 8007494:	9d01      	ldr	r5, [sp, #4]
 8007496:	2331      	movs	r3, #49	; 0x31
 8007498:	f805 3b01 	strb.w	r3, [r5], #1
 800749c:	9b00      	ldr	r3, [sp, #0]
 800749e:	3301      	adds	r3, #1
 80074a0:	9300      	str	r3, [sp, #0]
 80074a2:	e240      	b.n	8007926 <_dtoa_r+0x946>
 80074a4:	07f2      	lsls	r2, r6, #31
 80074a6:	d505      	bpl.n	80074b4 <_dtoa_r+0x4d4>
 80074a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ac:	f7f9 f87c 	bl	80005a8 <__aeabi_dmul>
 80074b0:	3501      	adds	r5, #1
 80074b2:	2301      	movs	r3, #1
 80074b4:	1076      	asrs	r6, r6, #1
 80074b6:	3708      	adds	r7, #8
 80074b8:	e777      	b.n	80073aa <_dtoa_r+0x3ca>
 80074ba:	2502      	movs	r5, #2
 80074bc:	e779      	b.n	80073b2 <_dtoa_r+0x3d2>
 80074be:	9f00      	ldr	r7, [sp, #0]
 80074c0:	9e03      	ldr	r6, [sp, #12]
 80074c2:	e794      	b.n	80073ee <_dtoa_r+0x40e>
 80074c4:	9901      	ldr	r1, [sp, #4]
 80074c6:	4b4c      	ldr	r3, [pc, #304]	; (80075f8 <_dtoa_r+0x618>)
 80074c8:	4431      	add	r1, r6
 80074ca:	910d      	str	r1, [sp, #52]	; 0x34
 80074cc:	9908      	ldr	r1, [sp, #32]
 80074ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80074d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80074d6:	2900      	cmp	r1, #0
 80074d8:	d043      	beq.n	8007562 <_dtoa_r+0x582>
 80074da:	494d      	ldr	r1, [pc, #308]	; (8007610 <_dtoa_r+0x630>)
 80074dc:	2000      	movs	r0, #0
 80074de:	f7f9 f98d 	bl	80007fc <__aeabi_ddiv>
 80074e2:	4652      	mov	r2, sl
 80074e4:	465b      	mov	r3, fp
 80074e6:	f7f8 fea7 	bl	8000238 <__aeabi_dsub>
 80074ea:	9d01      	ldr	r5, [sp, #4]
 80074ec:	4682      	mov	sl, r0
 80074ee:	468b      	mov	fp, r1
 80074f0:	4649      	mov	r1, r9
 80074f2:	4640      	mov	r0, r8
 80074f4:	f7f9 fb08 	bl	8000b08 <__aeabi_d2iz>
 80074f8:	4606      	mov	r6, r0
 80074fa:	f7f8 ffeb 	bl	80004d4 <__aeabi_i2d>
 80074fe:	4602      	mov	r2, r0
 8007500:	460b      	mov	r3, r1
 8007502:	4640      	mov	r0, r8
 8007504:	4649      	mov	r1, r9
 8007506:	f7f8 fe97 	bl	8000238 <__aeabi_dsub>
 800750a:	3630      	adds	r6, #48	; 0x30
 800750c:	f805 6b01 	strb.w	r6, [r5], #1
 8007510:	4652      	mov	r2, sl
 8007512:	465b      	mov	r3, fp
 8007514:	4680      	mov	r8, r0
 8007516:	4689      	mov	r9, r1
 8007518:	f7f9 fab8 	bl	8000a8c <__aeabi_dcmplt>
 800751c:	2800      	cmp	r0, #0
 800751e:	d163      	bne.n	80075e8 <_dtoa_r+0x608>
 8007520:	4642      	mov	r2, r8
 8007522:	464b      	mov	r3, r9
 8007524:	4936      	ldr	r1, [pc, #216]	; (8007600 <_dtoa_r+0x620>)
 8007526:	2000      	movs	r0, #0
 8007528:	f7f8 fe86 	bl	8000238 <__aeabi_dsub>
 800752c:	4652      	mov	r2, sl
 800752e:	465b      	mov	r3, fp
 8007530:	f7f9 faac 	bl	8000a8c <__aeabi_dcmplt>
 8007534:	2800      	cmp	r0, #0
 8007536:	f040 80b5 	bne.w	80076a4 <_dtoa_r+0x6c4>
 800753a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800753c:	429d      	cmp	r5, r3
 800753e:	d081      	beq.n	8007444 <_dtoa_r+0x464>
 8007540:	4b30      	ldr	r3, [pc, #192]	; (8007604 <_dtoa_r+0x624>)
 8007542:	2200      	movs	r2, #0
 8007544:	4650      	mov	r0, sl
 8007546:	4659      	mov	r1, fp
 8007548:	f7f9 f82e 	bl	80005a8 <__aeabi_dmul>
 800754c:	4b2d      	ldr	r3, [pc, #180]	; (8007604 <_dtoa_r+0x624>)
 800754e:	4682      	mov	sl, r0
 8007550:	468b      	mov	fp, r1
 8007552:	4640      	mov	r0, r8
 8007554:	4649      	mov	r1, r9
 8007556:	2200      	movs	r2, #0
 8007558:	f7f9 f826 	bl	80005a8 <__aeabi_dmul>
 800755c:	4680      	mov	r8, r0
 800755e:	4689      	mov	r9, r1
 8007560:	e7c6      	b.n	80074f0 <_dtoa_r+0x510>
 8007562:	4650      	mov	r0, sl
 8007564:	4659      	mov	r1, fp
 8007566:	f7f9 f81f 	bl	80005a8 <__aeabi_dmul>
 800756a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800756c:	9d01      	ldr	r5, [sp, #4]
 800756e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007570:	4682      	mov	sl, r0
 8007572:	468b      	mov	fp, r1
 8007574:	4649      	mov	r1, r9
 8007576:	4640      	mov	r0, r8
 8007578:	f7f9 fac6 	bl	8000b08 <__aeabi_d2iz>
 800757c:	4606      	mov	r6, r0
 800757e:	f7f8 ffa9 	bl	80004d4 <__aeabi_i2d>
 8007582:	3630      	adds	r6, #48	; 0x30
 8007584:	4602      	mov	r2, r0
 8007586:	460b      	mov	r3, r1
 8007588:	4640      	mov	r0, r8
 800758a:	4649      	mov	r1, r9
 800758c:	f7f8 fe54 	bl	8000238 <__aeabi_dsub>
 8007590:	f805 6b01 	strb.w	r6, [r5], #1
 8007594:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007596:	429d      	cmp	r5, r3
 8007598:	4680      	mov	r8, r0
 800759a:	4689      	mov	r9, r1
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	d124      	bne.n	80075ec <_dtoa_r+0x60c>
 80075a2:	4b1b      	ldr	r3, [pc, #108]	; (8007610 <_dtoa_r+0x630>)
 80075a4:	4650      	mov	r0, sl
 80075a6:	4659      	mov	r1, fp
 80075a8:	f7f8 fe48 	bl	800023c <__adddf3>
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	4640      	mov	r0, r8
 80075b2:	4649      	mov	r1, r9
 80075b4:	f7f9 fa88 	bl	8000ac8 <__aeabi_dcmpgt>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d173      	bne.n	80076a4 <_dtoa_r+0x6c4>
 80075bc:	4652      	mov	r2, sl
 80075be:	465b      	mov	r3, fp
 80075c0:	4913      	ldr	r1, [pc, #76]	; (8007610 <_dtoa_r+0x630>)
 80075c2:	2000      	movs	r0, #0
 80075c4:	f7f8 fe38 	bl	8000238 <__aeabi_dsub>
 80075c8:	4602      	mov	r2, r0
 80075ca:	460b      	mov	r3, r1
 80075cc:	4640      	mov	r0, r8
 80075ce:	4649      	mov	r1, r9
 80075d0:	f7f9 fa5c 	bl	8000a8c <__aeabi_dcmplt>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f43f af35 	beq.w	8007444 <_dtoa_r+0x464>
 80075da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075dc:	1e6b      	subs	r3, r5, #1
 80075de:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075e4:	2b30      	cmp	r3, #48	; 0x30
 80075e6:	d0f8      	beq.n	80075da <_dtoa_r+0x5fa>
 80075e8:	9700      	str	r7, [sp, #0]
 80075ea:	e049      	b.n	8007680 <_dtoa_r+0x6a0>
 80075ec:	4b05      	ldr	r3, [pc, #20]	; (8007604 <_dtoa_r+0x624>)
 80075ee:	f7f8 ffdb 	bl	80005a8 <__aeabi_dmul>
 80075f2:	4680      	mov	r8, r0
 80075f4:	4689      	mov	r9, r1
 80075f6:	e7bd      	b.n	8007574 <_dtoa_r+0x594>
 80075f8:	080095e8 	.word	0x080095e8
 80075fc:	080095c0 	.word	0x080095c0
 8007600:	3ff00000 	.word	0x3ff00000
 8007604:	40240000 	.word	0x40240000
 8007608:	401c0000 	.word	0x401c0000
 800760c:	40140000 	.word	0x40140000
 8007610:	3fe00000 	.word	0x3fe00000
 8007614:	9d01      	ldr	r5, [sp, #4]
 8007616:	4656      	mov	r6, sl
 8007618:	465f      	mov	r7, fp
 800761a:	4642      	mov	r2, r8
 800761c:	464b      	mov	r3, r9
 800761e:	4630      	mov	r0, r6
 8007620:	4639      	mov	r1, r7
 8007622:	f7f9 f8eb 	bl	80007fc <__aeabi_ddiv>
 8007626:	f7f9 fa6f 	bl	8000b08 <__aeabi_d2iz>
 800762a:	4682      	mov	sl, r0
 800762c:	f7f8 ff52 	bl	80004d4 <__aeabi_i2d>
 8007630:	4642      	mov	r2, r8
 8007632:	464b      	mov	r3, r9
 8007634:	f7f8 ffb8 	bl	80005a8 <__aeabi_dmul>
 8007638:	4602      	mov	r2, r0
 800763a:	460b      	mov	r3, r1
 800763c:	4630      	mov	r0, r6
 800763e:	4639      	mov	r1, r7
 8007640:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8007644:	f7f8 fdf8 	bl	8000238 <__aeabi_dsub>
 8007648:	f805 6b01 	strb.w	r6, [r5], #1
 800764c:	9e01      	ldr	r6, [sp, #4]
 800764e:	9f03      	ldr	r7, [sp, #12]
 8007650:	1bae      	subs	r6, r5, r6
 8007652:	42b7      	cmp	r7, r6
 8007654:	4602      	mov	r2, r0
 8007656:	460b      	mov	r3, r1
 8007658:	d135      	bne.n	80076c6 <_dtoa_r+0x6e6>
 800765a:	f7f8 fdef 	bl	800023c <__adddf3>
 800765e:	4642      	mov	r2, r8
 8007660:	464b      	mov	r3, r9
 8007662:	4606      	mov	r6, r0
 8007664:	460f      	mov	r7, r1
 8007666:	f7f9 fa2f 	bl	8000ac8 <__aeabi_dcmpgt>
 800766a:	b9d0      	cbnz	r0, 80076a2 <_dtoa_r+0x6c2>
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	4630      	mov	r0, r6
 8007672:	4639      	mov	r1, r7
 8007674:	f7f9 fa00 	bl	8000a78 <__aeabi_dcmpeq>
 8007678:	b110      	cbz	r0, 8007680 <_dtoa_r+0x6a0>
 800767a:	f01a 0f01 	tst.w	sl, #1
 800767e:	d110      	bne.n	80076a2 <_dtoa_r+0x6c2>
 8007680:	4620      	mov	r0, r4
 8007682:	ee18 1a10 	vmov	r1, s16
 8007686:	f000 faf3 	bl	8007c70 <_Bfree>
 800768a:	2300      	movs	r3, #0
 800768c:	9800      	ldr	r0, [sp, #0]
 800768e:	702b      	strb	r3, [r5, #0]
 8007690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007692:	3001      	adds	r0, #1
 8007694:	6018      	str	r0, [r3, #0]
 8007696:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007698:	2b00      	cmp	r3, #0
 800769a:	f43f acf1 	beq.w	8007080 <_dtoa_r+0xa0>
 800769e:	601d      	str	r5, [r3, #0]
 80076a0:	e4ee      	b.n	8007080 <_dtoa_r+0xa0>
 80076a2:	9f00      	ldr	r7, [sp, #0]
 80076a4:	462b      	mov	r3, r5
 80076a6:	461d      	mov	r5, r3
 80076a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076ac:	2a39      	cmp	r2, #57	; 0x39
 80076ae:	d106      	bne.n	80076be <_dtoa_r+0x6de>
 80076b0:	9a01      	ldr	r2, [sp, #4]
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d1f7      	bne.n	80076a6 <_dtoa_r+0x6c6>
 80076b6:	9901      	ldr	r1, [sp, #4]
 80076b8:	2230      	movs	r2, #48	; 0x30
 80076ba:	3701      	adds	r7, #1
 80076bc:	700a      	strb	r2, [r1, #0]
 80076be:	781a      	ldrb	r2, [r3, #0]
 80076c0:	3201      	adds	r2, #1
 80076c2:	701a      	strb	r2, [r3, #0]
 80076c4:	e790      	b.n	80075e8 <_dtoa_r+0x608>
 80076c6:	4ba6      	ldr	r3, [pc, #664]	; (8007960 <_dtoa_r+0x980>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	f7f8 ff6d 	bl	80005a8 <__aeabi_dmul>
 80076ce:	2200      	movs	r2, #0
 80076d0:	2300      	movs	r3, #0
 80076d2:	4606      	mov	r6, r0
 80076d4:	460f      	mov	r7, r1
 80076d6:	f7f9 f9cf 	bl	8000a78 <__aeabi_dcmpeq>
 80076da:	2800      	cmp	r0, #0
 80076dc:	d09d      	beq.n	800761a <_dtoa_r+0x63a>
 80076de:	e7cf      	b.n	8007680 <_dtoa_r+0x6a0>
 80076e0:	9a08      	ldr	r2, [sp, #32]
 80076e2:	2a00      	cmp	r2, #0
 80076e4:	f000 80d7 	beq.w	8007896 <_dtoa_r+0x8b6>
 80076e8:	9a06      	ldr	r2, [sp, #24]
 80076ea:	2a01      	cmp	r2, #1
 80076ec:	f300 80ba 	bgt.w	8007864 <_dtoa_r+0x884>
 80076f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076f2:	2a00      	cmp	r2, #0
 80076f4:	f000 80b2 	beq.w	800785c <_dtoa_r+0x87c>
 80076f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076fc:	9e07      	ldr	r6, [sp, #28]
 80076fe:	9d04      	ldr	r5, [sp, #16]
 8007700:	9a04      	ldr	r2, [sp, #16]
 8007702:	441a      	add	r2, r3
 8007704:	9204      	str	r2, [sp, #16]
 8007706:	9a05      	ldr	r2, [sp, #20]
 8007708:	2101      	movs	r1, #1
 800770a:	441a      	add	r2, r3
 800770c:	4620      	mov	r0, r4
 800770e:	9205      	str	r2, [sp, #20]
 8007710:	f000 fb66 	bl	8007de0 <__i2b>
 8007714:	4607      	mov	r7, r0
 8007716:	2d00      	cmp	r5, #0
 8007718:	dd0c      	ble.n	8007734 <_dtoa_r+0x754>
 800771a:	9b05      	ldr	r3, [sp, #20]
 800771c:	2b00      	cmp	r3, #0
 800771e:	dd09      	ble.n	8007734 <_dtoa_r+0x754>
 8007720:	42ab      	cmp	r3, r5
 8007722:	9a04      	ldr	r2, [sp, #16]
 8007724:	bfa8      	it	ge
 8007726:	462b      	movge	r3, r5
 8007728:	1ad2      	subs	r2, r2, r3
 800772a:	9204      	str	r2, [sp, #16]
 800772c:	9a05      	ldr	r2, [sp, #20]
 800772e:	1aed      	subs	r5, r5, r3
 8007730:	1ad3      	subs	r3, r2, r3
 8007732:	9305      	str	r3, [sp, #20]
 8007734:	9b07      	ldr	r3, [sp, #28]
 8007736:	b31b      	cbz	r3, 8007780 <_dtoa_r+0x7a0>
 8007738:	9b08      	ldr	r3, [sp, #32]
 800773a:	2b00      	cmp	r3, #0
 800773c:	f000 80af 	beq.w	800789e <_dtoa_r+0x8be>
 8007740:	2e00      	cmp	r6, #0
 8007742:	dd13      	ble.n	800776c <_dtoa_r+0x78c>
 8007744:	4639      	mov	r1, r7
 8007746:	4632      	mov	r2, r6
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fc09 	bl	8007f60 <__pow5mult>
 800774e:	ee18 2a10 	vmov	r2, s16
 8007752:	4601      	mov	r1, r0
 8007754:	4607      	mov	r7, r0
 8007756:	4620      	mov	r0, r4
 8007758:	f000 fb58 	bl	8007e0c <__multiply>
 800775c:	ee18 1a10 	vmov	r1, s16
 8007760:	4680      	mov	r8, r0
 8007762:	4620      	mov	r0, r4
 8007764:	f000 fa84 	bl	8007c70 <_Bfree>
 8007768:	ee08 8a10 	vmov	s16, r8
 800776c:	9b07      	ldr	r3, [sp, #28]
 800776e:	1b9a      	subs	r2, r3, r6
 8007770:	d006      	beq.n	8007780 <_dtoa_r+0x7a0>
 8007772:	ee18 1a10 	vmov	r1, s16
 8007776:	4620      	mov	r0, r4
 8007778:	f000 fbf2 	bl	8007f60 <__pow5mult>
 800777c:	ee08 0a10 	vmov	s16, r0
 8007780:	2101      	movs	r1, #1
 8007782:	4620      	mov	r0, r4
 8007784:	f000 fb2c 	bl	8007de0 <__i2b>
 8007788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800778a:	2b00      	cmp	r3, #0
 800778c:	4606      	mov	r6, r0
 800778e:	f340 8088 	ble.w	80078a2 <_dtoa_r+0x8c2>
 8007792:	461a      	mov	r2, r3
 8007794:	4601      	mov	r1, r0
 8007796:	4620      	mov	r0, r4
 8007798:	f000 fbe2 	bl	8007f60 <__pow5mult>
 800779c:	9b06      	ldr	r3, [sp, #24]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	4606      	mov	r6, r0
 80077a2:	f340 8081 	ble.w	80078a8 <_dtoa_r+0x8c8>
 80077a6:	f04f 0800 	mov.w	r8, #0
 80077aa:	6933      	ldr	r3, [r6, #16]
 80077ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80077b0:	6918      	ldr	r0, [r3, #16]
 80077b2:	f000 fac5 	bl	8007d40 <__hi0bits>
 80077b6:	f1c0 0020 	rsb	r0, r0, #32
 80077ba:	9b05      	ldr	r3, [sp, #20]
 80077bc:	4418      	add	r0, r3
 80077be:	f010 001f 	ands.w	r0, r0, #31
 80077c2:	f000 8092 	beq.w	80078ea <_dtoa_r+0x90a>
 80077c6:	f1c0 0320 	rsb	r3, r0, #32
 80077ca:	2b04      	cmp	r3, #4
 80077cc:	f340 808a 	ble.w	80078e4 <_dtoa_r+0x904>
 80077d0:	f1c0 001c 	rsb	r0, r0, #28
 80077d4:	9b04      	ldr	r3, [sp, #16]
 80077d6:	4403      	add	r3, r0
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	9b05      	ldr	r3, [sp, #20]
 80077dc:	4403      	add	r3, r0
 80077de:	4405      	add	r5, r0
 80077e0:	9305      	str	r3, [sp, #20]
 80077e2:	9b04      	ldr	r3, [sp, #16]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	dd07      	ble.n	80077f8 <_dtoa_r+0x818>
 80077e8:	ee18 1a10 	vmov	r1, s16
 80077ec:	461a      	mov	r2, r3
 80077ee:	4620      	mov	r0, r4
 80077f0:	f000 fc10 	bl	8008014 <__lshift>
 80077f4:	ee08 0a10 	vmov	s16, r0
 80077f8:	9b05      	ldr	r3, [sp, #20]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	dd05      	ble.n	800780a <_dtoa_r+0x82a>
 80077fe:	4631      	mov	r1, r6
 8007800:	461a      	mov	r2, r3
 8007802:	4620      	mov	r0, r4
 8007804:	f000 fc06 	bl	8008014 <__lshift>
 8007808:	4606      	mov	r6, r0
 800780a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800780c:	2b00      	cmp	r3, #0
 800780e:	d06e      	beq.n	80078ee <_dtoa_r+0x90e>
 8007810:	ee18 0a10 	vmov	r0, s16
 8007814:	4631      	mov	r1, r6
 8007816:	f000 fc6d 	bl	80080f4 <__mcmp>
 800781a:	2800      	cmp	r0, #0
 800781c:	da67      	bge.n	80078ee <_dtoa_r+0x90e>
 800781e:	9b00      	ldr	r3, [sp, #0]
 8007820:	3b01      	subs	r3, #1
 8007822:	ee18 1a10 	vmov	r1, s16
 8007826:	9300      	str	r3, [sp, #0]
 8007828:	220a      	movs	r2, #10
 800782a:	2300      	movs	r3, #0
 800782c:	4620      	mov	r0, r4
 800782e:	f000 fa41 	bl	8007cb4 <__multadd>
 8007832:	9b08      	ldr	r3, [sp, #32]
 8007834:	ee08 0a10 	vmov	s16, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 81b1 	beq.w	8007ba0 <_dtoa_r+0xbc0>
 800783e:	2300      	movs	r3, #0
 8007840:	4639      	mov	r1, r7
 8007842:	220a      	movs	r2, #10
 8007844:	4620      	mov	r0, r4
 8007846:	f000 fa35 	bl	8007cb4 <__multadd>
 800784a:	9b02      	ldr	r3, [sp, #8]
 800784c:	2b00      	cmp	r3, #0
 800784e:	4607      	mov	r7, r0
 8007850:	f300 808e 	bgt.w	8007970 <_dtoa_r+0x990>
 8007854:	9b06      	ldr	r3, [sp, #24]
 8007856:	2b02      	cmp	r3, #2
 8007858:	dc51      	bgt.n	80078fe <_dtoa_r+0x91e>
 800785a:	e089      	b.n	8007970 <_dtoa_r+0x990>
 800785c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800785e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007862:	e74b      	b.n	80076fc <_dtoa_r+0x71c>
 8007864:	9b03      	ldr	r3, [sp, #12]
 8007866:	1e5e      	subs	r6, r3, #1
 8007868:	9b07      	ldr	r3, [sp, #28]
 800786a:	42b3      	cmp	r3, r6
 800786c:	bfbf      	itttt	lt
 800786e:	9b07      	ldrlt	r3, [sp, #28]
 8007870:	9607      	strlt	r6, [sp, #28]
 8007872:	1af2      	sublt	r2, r6, r3
 8007874:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007876:	bfb6      	itet	lt
 8007878:	189b      	addlt	r3, r3, r2
 800787a:	1b9e      	subge	r6, r3, r6
 800787c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800787e:	9b03      	ldr	r3, [sp, #12]
 8007880:	bfb8      	it	lt
 8007882:	2600      	movlt	r6, #0
 8007884:	2b00      	cmp	r3, #0
 8007886:	bfb7      	itett	lt
 8007888:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800788c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007890:	1a9d      	sublt	r5, r3, r2
 8007892:	2300      	movlt	r3, #0
 8007894:	e734      	b.n	8007700 <_dtoa_r+0x720>
 8007896:	9e07      	ldr	r6, [sp, #28]
 8007898:	9d04      	ldr	r5, [sp, #16]
 800789a:	9f08      	ldr	r7, [sp, #32]
 800789c:	e73b      	b.n	8007716 <_dtoa_r+0x736>
 800789e:	9a07      	ldr	r2, [sp, #28]
 80078a0:	e767      	b.n	8007772 <_dtoa_r+0x792>
 80078a2:	9b06      	ldr	r3, [sp, #24]
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	dc18      	bgt.n	80078da <_dtoa_r+0x8fa>
 80078a8:	f1ba 0f00 	cmp.w	sl, #0
 80078ac:	d115      	bne.n	80078da <_dtoa_r+0x8fa>
 80078ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078b2:	b993      	cbnz	r3, 80078da <_dtoa_r+0x8fa>
 80078b4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80078b8:	0d1b      	lsrs	r3, r3, #20
 80078ba:	051b      	lsls	r3, r3, #20
 80078bc:	b183      	cbz	r3, 80078e0 <_dtoa_r+0x900>
 80078be:	9b04      	ldr	r3, [sp, #16]
 80078c0:	3301      	adds	r3, #1
 80078c2:	9304      	str	r3, [sp, #16]
 80078c4:	9b05      	ldr	r3, [sp, #20]
 80078c6:	3301      	adds	r3, #1
 80078c8:	9305      	str	r3, [sp, #20]
 80078ca:	f04f 0801 	mov.w	r8, #1
 80078ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	f47f af6a 	bne.w	80077aa <_dtoa_r+0x7ca>
 80078d6:	2001      	movs	r0, #1
 80078d8:	e76f      	b.n	80077ba <_dtoa_r+0x7da>
 80078da:	f04f 0800 	mov.w	r8, #0
 80078de:	e7f6      	b.n	80078ce <_dtoa_r+0x8ee>
 80078e0:	4698      	mov	r8, r3
 80078e2:	e7f4      	b.n	80078ce <_dtoa_r+0x8ee>
 80078e4:	f43f af7d 	beq.w	80077e2 <_dtoa_r+0x802>
 80078e8:	4618      	mov	r0, r3
 80078ea:	301c      	adds	r0, #28
 80078ec:	e772      	b.n	80077d4 <_dtoa_r+0x7f4>
 80078ee:	9b03      	ldr	r3, [sp, #12]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	dc37      	bgt.n	8007964 <_dtoa_r+0x984>
 80078f4:	9b06      	ldr	r3, [sp, #24]
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	dd34      	ble.n	8007964 <_dtoa_r+0x984>
 80078fa:	9b03      	ldr	r3, [sp, #12]
 80078fc:	9302      	str	r3, [sp, #8]
 80078fe:	9b02      	ldr	r3, [sp, #8]
 8007900:	b96b      	cbnz	r3, 800791e <_dtoa_r+0x93e>
 8007902:	4631      	mov	r1, r6
 8007904:	2205      	movs	r2, #5
 8007906:	4620      	mov	r0, r4
 8007908:	f000 f9d4 	bl	8007cb4 <__multadd>
 800790c:	4601      	mov	r1, r0
 800790e:	4606      	mov	r6, r0
 8007910:	ee18 0a10 	vmov	r0, s16
 8007914:	f000 fbee 	bl	80080f4 <__mcmp>
 8007918:	2800      	cmp	r0, #0
 800791a:	f73f adbb 	bgt.w	8007494 <_dtoa_r+0x4b4>
 800791e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007920:	9d01      	ldr	r5, [sp, #4]
 8007922:	43db      	mvns	r3, r3
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	f04f 0800 	mov.w	r8, #0
 800792a:	4631      	mov	r1, r6
 800792c:	4620      	mov	r0, r4
 800792e:	f000 f99f 	bl	8007c70 <_Bfree>
 8007932:	2f00      	cmp	r7, #0
 8007934:	f43f aea4 	beq.w	8007680 <_dtoa_r+0x6a0>
 8007938:	f1b8 0f00 	cmp.w	r8, #0
 800793c:	d005      	beq.n	800794a <_dtoa_r+0x96a>
 800793e:	45b8      	cmp	r8, r7
 8007940:	d003      	beq.n	800794a <_dtoa_r+0x96a>
 8007942:	4641      	mov	r1, r8
 8007944:	4620      	mov	r0, r4
 8007946:	f000 f993 	bl	8007c70 <_Bfree>
 800794a:	4639      	mov	r1, r7
 800794c:	4620      	mov	r0, r4
 800794e:	f000 f98f 	bl	8007c70 <_Bfree>
 8007952:	e695      	b.n	8007680 <_dtoa_r+0x6a0>
 8007954:	2600      	movs	r6, #0
 8007956:	4637      	mov	r7, r6
 8007958:	e7e1      	b.n	800791e <_dtoa_r+0x93e>
 800795a:	9700      	str	r7, [sp, #0]
 800795c:	4637      	mov	r7, r6
 800795e:	e599      	b.n	8007494 <_dtoa_r+0x4b4>
 8007960:	40240000 	.word	0x40240000
 8007964:	9b08      	ldr	r3, [sp, #32]
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 80ca 	beq.w	8007b00 <_dtoa_r+0xb20>
 800796c:	9b03      	ldr	r3, [sp, #12]
 800796e:	9302      	str	r3, [sp, #8]
 8007970:	2d00      	cmp	r5, #0
 8007972:	dd05      	ble.n	8007980 <_dtoa_r+0x9a0>
 8007974:	4639      	mov	r1, r7
 8007976:	462a      	mov	r2, r5
 8007978:	4620      	mov	r0, r4
 800797a:	f000 fb4b 	bl	8008014 <__lshift>
 800797e:	4607      	mov	r7, r0
 8007980:	f1b8 0f00 	cmp.w	r8, #0
 8007984:	d05b      	beq.n	8007a3e <_dtoa_r+0xa5e>
 8007986:	6879      	ldr	r1, [r7, #4]
 8007988:	4620      	mov	r0, r4
 800798a:	f000 f931 	bl	8007bf0 <_Balloc>
 800798e:	4605      	mov	r5, r0
 8007990:	b928      	cbnz	r0, 800799e <_dtoa_r+0x9be>
 8007992:	4b87      	ldr	r3, [pc, #540]	; (8007bb0 <_dtoa_r+0xbd0>)
 8007994:	4602      	mov	r2, r0
 8007996:	f240 21ea 	movw	r1, #746	; 0x2ea
 800799a:	f7ff bb3b 	b.w	8007014 <_dtoa_r+0x34>
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	3202      	adds	r2, #2
 80079a2:	0092      	lsls	r2, r2, #2
 80079a4:	f107 010c 	add.w	r1, r7, #12
 80079a8:	300c      	adds	r0, #12
 80079aa:	f000 f913 	bl	8007bd4 <memcpy>
 80079ae:	2201      	movs	r2, #1
 80079b0:	4629      	mov	r1, r5
 80079b2:	4620      	mov	r0, r4
 80079b4:	f000 fb2e 	bl	8008014 <__lshift>
 80079b8:	9b01      	ldr	r3, [sp, #4]
 80079ba:	f103 0901 	add.w	r9, r3, #1
 80079be:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80079c2:	4413      	add	r3, r2
 80079c4:	9305      	str	r3, [sp, #20]
 80079c6:	f00a 0301 	and.w	r3, sl, #1
 80079ca:	46b8      	mov	r8, r7
 80079cc:	9304      	str	r3, [sp, #16]
 80079ce:	4607      	mov	r7, r0
 80079d0:	4631      	mov	r1, r6
 80079d2:	ee18 0a10 	vmov	r0, s16
 80079d6:	f7ff fa77 	bl	8006ec8 <quorem>
 80079da:	4641      	mov	r1, r8
 80079dc:	9002      	str	r0, [sp, #8]
 80079de:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80079e2:	ee18 0a10 	vmov	r0, s16
 80079e6:	f000 fb85 	bl	80080f4 <__mcmp>
 80079ea:	463a      	mov	r2, r7
 80079ec:	9003      	str	r0, [sp, #12]
 80079ee:	4631      	mov	r1, r6
 80079f0:	4620      	mov	r0, r4
 80079f2:	f000 fb9b 	bl	800812c <__mdiff>
 80079f6:	68c2      	ldr	r2, [r0, #12]
 80079f8:	f109 3bff 	add.w	fp, r9, #4294967295
 80079fc:	4605      	mov	r5, r0
 80079fe:	bb02      	cbnz	r2, 8007a42 <_dtoa_r+0xa62>
 8007a00:	4601      	mov	r1, r0
 8007a02:	ee18 0a10 	vmov	r0, s16
 8007a06:	f000 fb75 	bl	80080f4 <__mcmp>
 8007a0a:	4602      	mov	r2, r0
 8007a0c:	4629      	mov	r1, r5
 8007a0e:	4620      	mov	r0, r4
 8007a10:	9207      	str	r2, [sp, #28]
 8007a12:	f000 f92d 	bl	8007c70 <_Bfree>
 8007a16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007a1a:	ea43 0102 	orr.w	r1, r3, r2
 8007a1e:	9b04      	ldr	r3, [sp, #16]
 8007a20:	430b      	orrs	r3, r1
 8007a22:	464d      	mov	r5, r9
 8007a24:	d10f      	bne.n	8007a46 <_dtoa_r+0xa66>
 8007a26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a2a:	d02a      	beq.n	8007a82 <_dtoa_r+0xaa2>
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	dd02      	ble.n	8007a38 <_dtoa_r+0xa58>
 8007a32:	9b02      	ldr	r3, [sp, #8]
 8007a34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007a38:	f88b a000 	strb.w	sl, [fp]
 8007a3c:	e775      	b.n	800792a <_dtoa_r+0x94a>
 8007a3e:	4638      	mov	r0, r7
 8007a40:	e7ba      	b.n	80079b8 <_dtoa_r+0x9d8>
 8007a42:	2201      	movs	r2, #1
 8007a44:	e7e2      	b.n	8007a0c <_dtoa_r+0xa2c>
 8007a46:	9b03      	ldr	r3, [sp, #12]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	db04      	blt.n	8007a56 <_dtoa_r+0xa76>
 8007a4c:	9906      	ldr	r1, [sp, #24]
 8007a4e:	430b      	orrs	r3, r1
 8007a50:	9904      	ldr	r1, [sp, #16]
 8007a52:	430b      	orrs	r3, r1
 8007a54:	d122      	bne.n	8007a9c <_dtoa_r+0xabc>
 8007a56:	2a00      	cmp	r2, #0
 8007a58:	ddee      	ble.n	8007a38 <_dtoa_r+0xa58>
 8007a5a:	ee18 1a10 	vmov	r1, s16
 8007a5e:	2201      	movs	r2, #1
 8007a60:	4620      	mov	r0, r4
 8007a62:	f000 fad7 	bl	8008014 <__lshift>
 8007a66:	4631      	mov	r1, r6
 8007a68:	ee08 0a10 	vmov	s16, r0
 8007a6c:	f000 fb42 	bl	80080f4 <__mcmp>
 8007a70:	2800      	cmp	r0, #0
 8007a72:	dc03      	bgt.n	8007a7c <_dtoa_r+0xa9c>
 8007a74:	d1e0      	bne.n	8007a38 <_dtoa_r+0xa58>
 8007a76:	f01a 0f01 	tst.w	sl, #1
 8007a7a:	d0dd      	beq.n	8007a38 <_dtoa_r+0xa58>
 8007a7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a80:	d1d7      	bne.n	8007a32 <_dtoa_r+0xa52>
 8007a82:	2339      	movs	r3, #57	; 0x39
 8007a84:	f88b 3000 	strb.w	r3, [fp]
 8007a88:	462b      	mov	r3, r5
 8007a8a:	461d      	mov	r5, r3
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a92:	2a39      	cmp	r2, #57	; 0x39
 8007a94:	d071      	beq.n	8007b7a <_dtoa_r+0xb9a>
 8007a96:	3201      	adds	r2, #1
 8007a98:	701a      	strb	r2, [r3, #0]
 8007a9a:	e746      	b.n	800792a <_dtoa_r+0x94a>
 8007a9c:	2a00      	cmp	r2, #0
 8007a9e:	dd07      	ble.n	8007ab0 <_dtoa_r+0xad0>
 8007aa0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007aa4:	d0ed      	beq.n	8007a82 <_dtoa_r+0xaa2>
 8007aa6:	f10a 0301 	add.w	r3, sl, #1
 8007aaa:	f88b 3000 	strb.w	r3, [fp]
 8007aae:	e73c      	b.n	800792a <_dtoa_r+0x94a>
 8007ab0:	9b05      	ldr	r3, [sp, #20]
 8007ab2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007ab6:	4599      	cmp	r9, r3
 8007ab8:	d047      	beq.n	8007b4a <_dtoa_r+0xb6a>
 8007aba:	ee18 1a10 	vmov	r1, s16
 8007abe:	2300      	movs	r3, #0
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f000 f8f6 	bl	8007cb4 <__multadd>
 8007ac8:	45b8      	cmp	r8, r7
 8007aca:	ee08 0a10 	vmov	s16, r0
 8007ace:	f04f 0300 	mov.w	r3, #0
 8007ad2:	f04f 020a 	mov.w	r2, #10
 8007ad6:	4641      	mov	r1, r8
 8007ad8:	4620      	mov	r0, r4
 8007ada:	d106      	bne.n	8007aea <_dtoa_r+0xb0a>
 8007adc:	f000 f8ea 	bl	8007cb4 <__multadd>
 8007ae0:	4680      	mov	r8, r0
 8007ae2:	4607      	mov	r7, r0
 8007ae4:	f109 0901 	add.w	r9, r9, #1
 8007ae8:	e772      	b.n	80079d0 <_dtoa_r+0x9f0>
 8007aea:	f000 f8e3 	bl	8007cb4 <__multadd>
 8007aee:	4639      	mov	r1, r7
 8007af0:	4680      	mov	r8, r0
 8007af2:	2300      	movs	r3, #0
 8007af4:	220a      	movs	r2, #10
 8007af6:	4620      	mov	r0, r4
 8007af8:	f000 f8dc 	bl	8007cb4 <__multadd>
 8007afc:	4607      	mov	r7, r0
 8007afe:	e7f1      	b.n	8007ae4 <_dtoa_r+0xb04>
 8007b00:	9b03      	ldr	r3, [sp, #12]
 8007b02:	9302      	str	r3, [sp, #8]
 8007b04:	9d01      	ldr	r5, [sp, #4]
 8007b06:	ee18 0a10 	vmov	r0, s16
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	f7ff f9dc 	bl	8006ec8 <quorem>
 8007b10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007b14:	9b01      	ldr	r3, [sp, #4]
 8007b16:	f805 ab01 	strb.w	sl, [r5], #1
 8007b1a:	1aea      	subs	r2, r5, r3
 8007b1c:	9b02      	ldr	r3, [sp, #8]
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	dd09      	ble.n	8007b36 <_dtoa_r+0xb56>
 8007b22:	ee18 1a10 	vmov	r1, s16
 8007b26:	2300      	movs	r3, #0
 8007b28:	220a      	movs	r2, #10
 8007b2a:	4620      	mov	r0, r4
 8007b2c:	f000 f8c2 	bl	8007cb4 <__multadd>
 8007b30:	ee08 0a10 	vmov	s16, r0
 8007b34:	e7e7      	b.n	8007b06 <_dtoa_r+0xb26>
 8007b36:	9b02      	ldr	r3, [sp, #8]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	bfc8      	it	gt
 8007b3c:	461d      	movgt	r5, r3
 8007b3e:	9b01      	ldr	r3, [sp, #4]
 8007b40:	bfd8      	it	le
 8007b42:	2501      	movle	r5, #1
 8007b44:	441d      	add	r5, r3
 8007b46:	f04f 0800 	mov.w	r8, #0
 8007b4a:	ee18 1a10 	vmov	r1, s16
 8007b4e:	2201      	movs	r2, #1
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 fa5f 	bl	8008014 <__lshift>
 8007b56:	4631      	mov	r1, r6
 8007b58:	ee08 0a10 	vmov	s16, r0
 8007b5c:	f000 faca 	bl	80080f4 <__mcmp>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	dc91      	bgt.n	8007a88 <_dtoa_r+0xaa8>
 8007b64:	d102      	bne.n	8007b6c <_dtoa_r+0xb8c>
 8007b66:	f01a 0f01 	tst.w	sl, #1
 8007b6a:	d18d      	bne.n	8007a88 <_dtoa_r+0xaa8>
 8007b6c:	462b      	mov	r3, r5
 8007b6e:	461d      	mov	r5, r3
 8007b70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b74:	2a30      	cmp	r2, #48	; 0x30
 8007b76:	d0fa      	beq.n	8007b6e <_dtoa_r+0xb8e>
 8007b78:	e6d7      	b.n	800792a <_dtoa_r+0x94a>
 8007b7a:	9a01      	ldr	r2, [sp, #4]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d184      	bne.n	8007a8a <_dtoa_r+0xaaa>
 8007b80:	9b00      	ldr	r3, [sp, #0]
 8007b82:	3301      	adds	r3, #1
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	2331      	movs	r3, #49	; 0x31
 8007b88:	7013      	strb	r3, [r2, #0]
 8007b8a:	e6ce      	b.n	800792a <_dtoa_r+0x94a>
 8007b8c:	4b09      	ldr	r3, [pc, #36]	; (8007bb4 <_dtoa_r+0xbd4>)
 8007b8e:	f7ff ba95 	b.w	80070bc <_dtoa_r+0xdc>
 8007b92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f47f aa6e 	bne.w	8007076 <_dtoa_r+0x96>
 8007b9a:	4b07      	ldr	r3, [pc, #28]	; (8007bb8 <_dtoa_r+0xbd8>)
 8007b9c:	f7ff ba8e 	b.w	80070bc <_dtoa_r+0xdc>
 8007ba0:	9b02      	ldr	r3, [sp, #8]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	dcae      	bgt.n	8007b04 <_dtoa_r+0xb24>
 8007ba6:	9b06      	ldr	r3, [sp, #24]
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	f73f aea8 	bgt.w	80078fe <_dtoa_r+0x91e>
 8007bae:	e7a9      	b.n	8007b04 <_dtoa_r+0xb24>
 8007bb0:	08009553 	.word	0x08009553
 8007bb4:	080094b0 	.word	0x080094b0
 8007bb8:	080094d4 	.word	0x080094d4

08007bbc <_localeconv_r>:
 8007bbc:	4800      	ldr	r0, [pc, #0]	; (8007bc0 <_localeconv_r+0x4>)
 8007bbe:	4770      	bx	lr
 8007bc0:	20000164 	.word	0x20000164

08007bc4 <malloc>:
 8007bc4:	4b02      	ldr	r3, [pc, #8]	; (8007bd0 <malloc+0xc>)
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	6818      	ldr	r0, [r3, #0]
 8007bca:	f000 bc17 	b.w	80083fc <_malloc_r>
 8007bce:	bf00      	nop
 8007bd0:	20000010 	.word	0x20000010

08007bd4 <memcpy>:
 8007bd4:	440a      	add	r2, r1
 8007bd6:	4291      	cmp	r1, r2
 8007bd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8007bdc:	d100      	bne.n	8007be0 <memcpy+0xc>
 8007bde:	4770      	bx	lr
 8007be0:	b510      	push	{r4, lr}
 8007be2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007be6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007bea:	4291      	cmp	r1, r2
 8007bec:	d1f9      	bne.n	8007be2 <memcpy+0xe>
 8007bee:	bd10      	pop	{r4, pc}

08007bf0 <_Balloc>:
 8007bf0:	b570      	push	{r4, r5, r6, lr}
 8007bf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	460d      	mov	r5, r1
 8007bf8:	b976      	cbnz	r6, 8007c18 <_Balloc+0x28>
 8007bfa:	2010      	movs	r0, #16
 8007bfc:	f7ff ffe2 	bl	8007bc4 <malloc>
 8007c00:	4602      	mov	r2, r0
 8007c02:	6260      	str	r0, [r4, #36]	; 0x24
 8007c04:	b920      	cbnz	r0, 8007c10 <_Balloc+0x20>
 8007c06:	4b18      	ldr	r3, [pc, #96]	; (8007c68 <_Balloc+0x78>)
 8007c08:	4818      	ldr	r0, [pc, #96]	; (8007c6c <_Balloc+0x7c>)
 8007c0a:	2166      	movs	r1, #102	; 0x66
 8007c0c:	f000 fdd6 	bl	80087bc <__assert_func>
 8007c10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c14:	6006      	str	r6, [r0, #0]
 8007c16:	60c6      	str	r6, [r0, #12]
 8007c18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007c1a:	68f3      	ldr	r3, [r6, #12]
 8007c1c:	b183      	cbz	r3, 8007c40 <_Balloc+0x50>
 8007c1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c26:	b9b8      	cbnz	r0, 8007c58 <_Balloc+0x68>
 8007c28:	2101      	movs	r1, #1
 8007c2a:	fa01 f605 	lsl.w	r6, r1, r5
 8007c2e:	1d72      	adds	r2, r6, #5
 8007c30:	0092      	lsls	r2, r2, #2
 8007c32:	4620      	mov	r0, r4
 8007c34:	f000 fb60 	bl	80082f8 <_calloc_r>
 8007c38:	b160      	cbz	r0, 8007c54 <_Balloc+0x64>
 8007c3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c3e:	e00e      	b.n	8007c5e <_Balloc+0x6e>
 8007c40:	2221      	movs	r2, #33	; 0x21
 8007c42:	2104      	movs	r1, #4
 8007c44:	4620      	mov	r0, r4
 8007c46:	f000 fb57 	bl	80082f8 <_calloc_r>
 8007c4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c4c:	60f0      	str	r0, [r6, #12]
 8007c4e:	68db      	ldr	r3, [r3, #12]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d1e4      	bne.n	8007c1e <_Balloc+0x2e>
 8007c54:	2000      	movs	r0, #0
 8007c56:	bd70      	pop	{r4, r5, r6, pc}
 8007c58:	6802      	ldr	r2, [r0, #0]
 8007c5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c5e:	2300      	movs	r3, #0
 8007c60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c64:	e7f7      	b.n	8007c56 <_Balloc+0x66>
 8007c66:	bf00      	nop
 8007c68:	080094e1 	.word	0x080094e1
 8007c6c:	08009564 	.word	0x08009564

08007c70 <_Bfree>:
 8007c70:	b570      	push	{r4, r5, r6, lr}
 8007c72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007c74:	4605      	mov	r5, r0
 8007c76:	460c      	mov	r4, r1
 8007c78:	b976      	cbnz	r6, 8007c98 <_Bfree+0x28>
 8007c7a:	2010      	movs	r0, #16
 8007c7c:	f7ff ffa2 	bl	8007bc4 <malloc>
 8007c80:	4602      	mov	r2, r0
 8007c82:	6268      	str	r0, [r5, #36]	; 0x24
 8007c84:	b920      	cbnz	r0, 8007c90 <_Bfree+0x20>
 8007c86:	4b09      	ldr	r3, [pc, #36]	; (8007cac <_Bfree+0x3c>)
 8007c88:	4809      	ldr	r0, [pc, #36]	; (8007cb0 <_Bfree+0x40>)
 8007c8a:	218a      	movs	r1, #138	; 0x8a
 8007c8c:	f000 fd96 	bl	80087bc <__assert_func>
 8007c90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c94:	6006      	str	r6, [r0, #0]
 8007c96:	60c6      	str	r6, [r0, #12]
 8007c98:	b13c      	cbz	r4, 8007caa <_Bfree+0x3a>
 8007c9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c9c:	6862      	ldr	r2, [r4, #4]
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007ca4:	6021      	str	r1, [r4, #0]
 8007ca6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007caa:	bd70      	pop	{r4, r5, r6, pc}
 8007cac:	080094e1 	.word	0x080094e1
 8007cb0:	08009564 	.word	0x08009564

08007cb4 <__multadd>:
 8007cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cb8:	690d      	ldr	r5, [r1, #16]
 8007cba:	4607      	mov	r7, r0
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	461e      	mov	r6, r3
 8007cc0:	f101 0c14 	add.w	ip, r1, #20
 8007cc4:	2000      	movs	r0, #0
 8007cc6:	f8dc 3000 	ldr.w	r3, [ip]
 8007cca:	b299      	uxth	r1, r3
 8007ccc:	fb02 6101 	mla	r1, r2, r1, r6
 8007cd0:	0c1e      	lsrs	r6, r3, #16
 8007cd2:	0c0b      	lsrs	r3, r1, #16
 8007cd4:	fb02 3306 	mla	r3, r2, r6, r3
 8007cd8:	b289      	uxth	r1, r1
 8007cda:	3001      	adds	r0, #1
 8007cdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007ce0:	4285      	cmp	r5, r0
 8007ce2:	f84c 1b04 	str.w	r1, [ip], #4
 8007ce6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007cea:	dcec      	bgt.n	8007cc6 <__multadd+0x12>
 8007cec:	b30e      	cbz	r6, 8007d32 <__multadd+0x7e>
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	42ab      	cmp	r3, r5
 8007cf2:	dc19      	bgt.n	8007d28 <__multadd+0x74>
 8007cf4:	6861      	ldr	r1, [r4, #4]
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	3101      	adds	r1, #1
 8007cfa:	f7ff ff79 	bl	8007bf0 <_Balloc>
 8007cfe:	4680      	mov	r8, r0
 8007d00:	b928      	cbnz	r0, 8007d0e <__multadd+0x5a>
 8007d02:	4602      	mov	r2, r0
 8007d04:	4b0c      	ldr	r3, [pc, #48]	; (8007d38 <__multadd+0x84>)
 8007d06:	480d      	ldr	r0, [pc, #52]	; (8007d3c <__multadd+0x88>)
 8007d08:	21b5      	movs	r1, #181	; 0xb5
 8007d0a:	f000 fd57 	bl	80087bc <__assert_func>
 8007d0e:	6922      	ldr	r2, [r4, #16]
 8007d10:	3202      	adds	r2, #2
 8007d12:	f104 010c 	add.w	r1, r4, #12
 8007d16:	0092      	lsls	r2, r2, #2
 8007d18:	300c      	adds	r0, #12
 8007d1a:	f7ff ff5b 	bl	8007bd4 <memcpy>
 8007d1e:	4621      	mov	r1, r4
 8007d20:	4638      	mov	r0, r7
 8007d22:	f7ff ffa5 	bl	8007c70 <_Bfree>
 8007d26:	4644      	mov	r4, r8
 8007d28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d2c:	3501      	adds	r5, #1
 8007d2e:	615e      	str	r6, [r3, #20]
 8007d30:	6125      	str	r5, [r4, #16]
 8007d32:	4620      	mov	r0, r4
 8007d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d38:	08009553 	.word	0x08009553
 8007d3c:	08009564 	.word	0x08009564

08007d40 <__hi0bits>:
 8007d40:	0c03      	lsrs	r3, r0, #16
 8007d42:	041b      	lsls	r3, r3, #16
 8007d44:	b9d3      	cbnz	r3, 8007d7c <__hi0bits+0x3c>
 8007d46:	0400      	lsls	r0, r0, #16
 8007d48:	2310      	movs	r3, #16
 8007d4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007d4e:	bf04      	itt	eq
 8007d50:	0200      	lsleq	r0, r0, #8
 8007d52:	3308      	addeq	r3, #8
 8007d54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d58:	bf04      	itt	eq
 8007d5a:	0100      	lsleq	r0, r0, #4
 8007d5c:	3304      	addeq	r3, #4
 8007d5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007d62:	bf04      	itt	eq
 8007d64:	0080      	lsleq	r0, r0, #2
 8007d66:	3302      	addeq	r3, #2
 8007d68:	2800      	cmp	r0, #0
 8007d6a:	db05      	blt.n	8007d78 <__hi0bits+0x38>
 8007d6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007d70:	f103 0301 	add.w	r3, r3, #1
 8007d74:	bf08      	it	eq
 8007d76:	2320      	moveq	r3, #32
 8007d78:	4618      	mov	r0, r3
 8007d7a:	4770      	bx	lr
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	e7e4      	b.n	8007d4a <__hi0bits+0xa>

08007d80 <__lo0bits>:
 8007d80:	6803      	ldr	r3, [r0, #0]
 8007d82:	f013 0207 	ands.w	r2, r3, #7
 8007d86:	4601      	mov	r1, r0
 8007d88:	d00b      	beq.n	8007da2 <__lo0bits+0x22>
 8007d8a:	07da      	lsls	r2, r3, #31
 8007d8c:	d423      	bmi.n	8007dd6 <__lo0bits+0x56>
 8007d8e:	0798      	lsls	r0, r3, #30
 8007d90:	bf49      	itett	mi
 8007d92:	085b      	lsrmi	r3, r3, #1
 8007d94:	089b      	lsrpl	r3, r3, #2
 8007d96:	2001      	movmi	r0, #1
 8007d98:	600b      	strmi	r3, [r1, #0]
 8007d9a:	bf5c      	itt	pl
 8007d9c:	600b      	strpl	r3, [r1, #0]
 8007d9e:	2002      	movpl	r0, #2
 8007da0:	4770      	bx	lr
 8007da2:	b298      	uxth	r0, r3
 8007da4:	b9a8      	cbnz	r0, 8007dd2 <__lo0bits+0x52>
 8007da6:	0c1b      	lsrs	r3, r3, #16
 8007da8:	2010      	movs	r0, #16
 8007daa:	b2da      	uxtb	r2, r3
 8007dac:	b90a      	cbnz	r2, 8007db2 <__lo0bits+0x32>
 8007dae:	3008      	adds	r0, #8
 8007db0:	0a1b      	lsrs	r3, r3, #8
 8007db2:	071a      	lsls	r2, r3, #28
 8007db4:	bf04      	itt	eq
 8007db6:	091b      	lsreq	r3, r3, #4
 8007db8:	3004      	addeq	r0, #4
 8007dba:	079a      	lsls	r2, r3, #30
 8007dbc:	bf04      	itt	eq
 8007dbe:	089b      	lsreq	r3, r3, #2
 8007dc0:	3002      	addeq	r0, #2
 8007dc2:	07da      	lsls	r2, r3, #31
 8007dc4:	d403      	bmi.n	8007dce <__lo0bits+0x4e>
 8007dc6:	085b      	lsrs	r3, r3, #1
 8007dc8:	f100 0001 	add.w	r0, r0, #1
 8007dcc:	d005      	beq.n	8007dda <__lo0bits+0x5a>
 8007dce:	600b      	str	r3, [r1, #0]
 8007dd0:	4770      	bx	lr
 8007dd2:	4610      	mov	r0, r2
 8007dd4:	e7e9      	b.n	8007daa <__lo0bits+0x2a>
 8007dd6:	2000      	movs	r0, #0
 8007dd8:	4770      	bx	lr
 8007dda:	2020      	movs	r0, #32
 8007ddc:	4770      	bx	lr
	...

08007de0 <__i2b>:
 8007de0:	b510      	push	{r4, lr}
 8007de2:	460c      	mov	r4, r1
 8007de4:	2101      	movs	r1, #1
 8007de6:	f7ff ff03 	bl	8007bf0 <_Balloc>
 8007dea:	4602      	mov	r2, r0
 8007dec:	b928      	cbnz	r0, 8007dfa <__i2b+0x1a>
 8007dee:	4b05      	ldr	r3, [pc, #20]	; (8007e04 <__i2b+0x24>)
 8007df0:	4805      	ldr	r0, [pc, #20]	; (8007e08 <__i2b+0x28>)
 8007df2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007df6:	f000 fce1 	bl	80087bc <__assert_func>
 8007dfa:	2301      	movs	r3, #1
 8007dfc:	6144      	str	r4, [r0, #20]
 8007dfe:	6103      	str	r3, [r0, #16]
 8007e00:	bd10      	pop	{r4, pc}
 8007e02:	bf00      	nop
 8007e04:	08009553 	.word	0x08009553
 8007e08:	08009564 	.word	0x08009564

08007e0c <__multiply>:
 8007e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e10:	4691      	mov	r9, r2
 8007e12:	690a      	ldr	r2, [r1, #16]
 8007e14:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007e18:	429a      	cmp	r2, r3
 8007e1a:	bfb8      	it	lt
 8007e1c:	460b      	movlt	r3, r1
 8007e1e:	460c      	mov	r4, r1
 8007e20:	bfbc      	itt	lt
 8007e22:	464c      	movlt	r4, r9
 8007e24:	4699      	movlt	r9, r3
 8007e26:	6927      	ldr	r7, [r4, #16]
 8007e28:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e2c:	68a3      	ldr	r3, [r4, #8]
 8007e2e:	6861      	ldr	r1, [r4, #4]
 8007e30:	eb07 060a 	add.w	r6, r7, sl
 8007e34:	42b3      	cmp	r3, r6
 8007e36:	b085      	sub	sp, #20
 8007e38:	bfb8      	it	lt
 8007e3a:	3101      	addlt	r1, #1
 8007e3c:	f7ff fed8 	bl	8007bf0 <_Balloc>
 8007e40:	b930      	cbnz	r0, 8007e50 <__multiply+0x44>
 8007e42:	4602      	mov	r2, r0
 8007e44:	4b44      	ldr	r3, [pc, #272]	; (8007f58 <__multiply+0x14c>)
 8007e46:	4845      	ldr	r0, [pc, #276]	; (8007f5c <__multiply+0x150>)
 8007e48:	f240 115d 	movw	r1, #349	; 0x15d
 8007e4c:	f000 fcb6 	bl	80087bc <__assert_func>
 8007e50:	f100 0514 	add.w	r5, r0, #20
 8007e54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e58:	462b      	mov	r3, r5
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	4543      	cmp	r3, r8
 8007e5e:	d321      	bcc.n	8007ea4 <__multiply+0x98>
 8007e60:	f104 0314 	add.w	r3, r4, #20
 8007e64:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e68:	f109 0314 	add.w	r3, r9, #20
 8007e6c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e70:	9202      	str	r2, [sp, #8]
 8007e72:	1b3a      	subs	r2, r7, r4
 8007e74:	3a15      	subs	r2, #21
 8007e76:	f022 0203 	bic.w	r2, r2, #3
 8007e7a:	3204      	adds	r2, #4
 8007e7c:	f104 0115 	add.w	r1, r4, #21
 8007e80:	428f      	cmp	r7, r1
 8007e82:	bf38      	it	cc
 8007e84:	2204      	movcc	r2, #4
 8007e86:	9201      	str	r2, [sp, #4]
 8007e88:	9a02      	ldr	r2, [sp, #8]
 8007e8a:	9303      	str	r3, [sp, #12]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d80c      	bhi.n	8007eaa <__multiply+0x9e>
 8007e90:	2e00      	cmp	r6, #0
 8007e92:	dd03      	ble.n	8007e9c <__multiply+0x90>
 8007e94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d05a      	beq.n	8007f52 <__multiply+0x146>
 8007e9c:	6106      	str	r6, [r0, #16]
 8007e9e:	b005      	add	sp, #20
 8007ea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea4:	f843 2b04 	str.w	r2, [r3], #4
 8007ea8:	e7d8      	b.n	8007e5c <__multiply+0x50>
 8007eaa:	f8b3 a000 	ldrh.w	sl, [r3]
 8007eae:	f1ba 0f00 	cmp.w	sl, #0
 8007eb2:	d024      	beq.n	8007efe <__multiply+0xf2>
 8007eb4:	f104 0e14 	add.w	lr, r4, #20
 8007eb8:	46a9      	mov	r9, r5
 8007eba:	f04f 0c00 	mov.w	ip, #0
 8007ebe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007ec2:	f8d9 1000 	ldr.w	r1, [r9]
 8007ec6:	fa1f fb82 	uxth.w	fp, r2
 8007eca:	b289      	uxth	r1, r1
 8007ecc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007ed0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007ed4:	f8d9 2000 	ldr.w	r2, [r9]
 8007ed8:	4461      	add	r1, ip
 8007eda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ede:	fb0a c20b 	mla	r2, sl, fp, ip
 8007ee2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007ee6:	b289      	uxth	r1, r1
 8007ee8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007eec:	4577      	cmp	r7, lr
 8007eee:	f849 1b04 	str.w	r1, [r9], #4
 8007ef2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ef6:	d8e2      	bhi.n	8007ebe <__multiply+0xb2>
 8007ef8:	9a01      	ldr	r2, [sp, #4]
 8007efa:	f845 c002 	str.w	ip, [r5, r2]
 8007efe:	9a03      	ldr	r2, [sp, #12]
 8007f00:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007f04:	3304      	adds	r3, #4
 8007f06:	f1b9 0f00 	cmp.w	r9, #0
 8007f0a:	d020      	beq.n	8007f4e <__multiply+0x142>
 8007f0c:	6829      	ldr	r1, [r5, #0]
 8007f0e:	f104 0c14 	add.w	ip, r4, #20
 8007f12:	46ae      	mov	lr, r5
 8007f14:	f04f 0a00 	mov.w	sl, #0
 8007f18:	f8bc b000 	ldrh.w	fp, [ip]
 8007f1c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007f20:	fb09 220b 	mla	r2, r9, fp, r2
 8007f24:	4492      	add	sl, r2
 8007f26:	b289      	uxth	r1, r1
 8007f28:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007f2c:	f84e 1b04 	str.w	r1, [lr], #4
 8007f30:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f34:	f8be 1000 	ldrh.w	r1, [lr]
 8007f38:	0c12      	lsrs	r2, r2, #16
 8007f3a:	fb09 1102 	mla	r1, r9, r2, r1
 8007f3e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007f42:	4567      	cmp	r7, ip
 8007f44:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f48:	d8e6      	bhi.n	8007f18 <__multiply+0x10c>
 8007f4a:	9a01      	ldr	r2, [sp, #4]
 8007f4c:	50a9      	str	r1, [r5, r2]
 8007f4e:	3504      	adds	r5, #4
 8007f50:	e79a      	b.n	8007e88 <__multiply+0x7c>
 8007f52:	3e01      	subs	r6, #1
 8007f54:	e79c      	b.n	8007e90 <__multiply+0x84>
 8007f56:	bf00      	nop
 8007f58:	08009553 	.word	0x08009553
 8007f5c:	08009564 	.word	0x08009564

08007f60 <__pow5mult>:
 8007f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f64:	4615      	mov	r5, r2
 8007f66:	f012 0203 	ands.w	r2, r2, #3
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	460f      	mov	r7, r1
 8007f6e:	d007      	beq.n	8007f80 <__pow5mult+0x20>
 8007f70:	4c25      	ldr	r4, [pc, #148]	; (8008008 <__pow5mult+0xa8>)
 8007f72:	3a01      	subs	r2, #1
 8007f74:	2300      	movs	r3, #0
 8007f76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f7a:	f7ff fe9b 	bl	8007cb4 <__multadd>
 8007f7e:	4607      	mov	r7, r0
 8007f80:	10ad      	asrs	r5, r5, #2
 8007f82:	d03d      	beq.n	8008000 <__pow5mult+0xa0>
 8007f84:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f86:	b97c      	cbnz	r4, 8007fa8 <__pow5mult+0x48>
 8007f88:	2010      	movs	r0, #16
 8007f8a:	f7ff fe1b 	bl	8007bc4 <malloc>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	6270      	str	r0, [r6, #36]	; 0x24
 8007f92:	b928      	cbnz	r0, 8007fa0 <__pow5mult+0x40>
 8007f94:	4b1d      	ldr	r3, [pc, #116]	; (800800c <__pow5mult+0xac>)
 8007f96:	481e      	ldr	r0, [pc, #120]	; (8008010 <__pow5mult+0xb0>)
 8007f98:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007f9c:	f000 fc0e 	bl	80087bc <__assert_func>
 8007fa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fa4:	6004      	str	r4, [r0, #0]
 8007fa6:	60c4      	str	r4, [r0, #12]
 8007fa8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007fac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fb0:	b94c      	cbnz	r4, 8007fc6 <__pow5mult+0x66>
 8007fb2:	f240 2171 	movw	r1, #625	; 0x271
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ff12 	bl	8007de0 <__i2b>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fc2:	4604      	mov	r4, r0
 8007fc4:	6003      	str	r3, [r0, #0]
 8007fc6:	f04f 0900 	mov.w	r9, #0
 8007fca:	07eb      	lsls	r3, r5, #31
 8007fcc:	d50a      	bpl.n	8007fe4 <__pow5mult+0x84>
 8007fce:	4639      	mov	r1, r7
 8007fd0:	4622      	mov	r2, r4
 8007fd2:	4630      	mov	r0, r6
 8007fd4:	f7ff ff1a 	bl	8007e0c <__multiply>
 8007fd8:	4639      	mov	r1, r7
 8007fda:	4680      	mov	r8, r0
 8007fdc:	4630      	mov	r0, r6
 8007fde:	f7ff fe47 	bl	8007c70 <_Bfree>
 8007fe2:	4647      	mov	r7, r8
 8007fe4:	106d      	asrs	r5, r5, #1
 8007fe6:	d00b      	beq.n	8008000 <__pow5mult+0xa0>
 8007fe8:	6820      	ldr	r0, [r4, #0]
 8007fea:	b938      	cbnz	r0, 8007ffc <__pow5mult+0x9c>
 8007fec:	4622      	mov	r2, r4
 8007fee:	4621      	mov	r1, r4
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f7ff ff0b 	bl	8007e0c <__multiply>
 8007ff6:	6020      	str	r0, [r4, #0]
 8007ff8:	f8c0 9000 	str.w	r9, [r0]
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	e7e4      	b.n	8007fca <__pow5mult+0x6a>
 8008000:	4638      	mov	r0, r7
 8008002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008006:	bf00      	nop
 8008008:	080096b0 	.word	0x080096b0
 800800c:	080094e1 	.word	0x080094e1
 8008010:	08009564 	.word	0x08009564

08008014 <__lshift>:
 8008014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008018:	460c      	mov	r4, r1
 800801a:	6849      	ldr	r1, [r1, #4]
 800801c:	6923      	ldr	r3, [r4, #16]
 800801e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008022:	68a3      	ldr	r3, [r4, #8]
 8008024:	4607      	mov	r7, r0
 8008026:	4691      	mov	r9, r2
 8008028:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800802c:	f108 0601 	add.w	r6, r8, #1
 8008030:	42b3      	cmp	r3, r6
 8008032:	db0b      	blt.n	800804c <__lshift+0x38>
 8008034:	4638      	mov	r0, r7
 8008036:	f7ff fddb 	bl	8007bf0 <_Balloc>
 800803a:	4605      	mov	r5, r0
 800803c:	b948      	cbnz	r0, 8008052 <__lshift+0x3e>
 800803e:	4602      	mov	r2, r0
 8008040:	4b2a      	ldr	r3, [pc, #168]	; (80080ec <__lshift+0xd8>)
 8008042:	482b      	ldr	r0, [pc, #172]	; (80080f0 <__lshift+0xdc>)
 8008044:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008048:	f000 fbb8 	bl	80087bc <__assert_func>
 800804c:	3101      	adds	r1, #1
 800804e:	005b      	lsls	r3, r3, #1
 8008050:	e7ee      	b.n	8008030 <__lshift+0x1c>
 8008052:	2300      	movs	r3, #0
 8008054:	f100 0114 	add.w	r1, r0, #20
 8008058:	f100 0210 	add.w	r2, r0, #16
 800805c:	4618      	mov	r0, r3
 800805e:	4553      	cmp	r3, sl
 8008060:	db37      	blt.n	80080d2 <__lshift+0xbe>
 8008062:	6920      	ldr	r0, [r4, #16]
 8008064:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008068:	f104 0314 	add.w	r3, r4, #20
 800806c:	f019 091f 	ands.w	r9, r9, #31
 8008070:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008074:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008078:	d02f      	beq.n	80080da <__lshift+0xc6>
 800807a:	f1c9 0e20 	rsb	lr, r9, #32
 800807e:	468a      	mov	sl, r1
 8008080:	f04f 0c00 	mov.w	ip, #0
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	fa02 f209 	lsl.w	r2, r2, r9
 800808a:	ea42 020c 	orr.w	r2, r2, ip
 800808e:	f84a 2b04 	str.w	r2, [sl], #4
 8008092:	f853 2b04 	ldr.w	r2, [r3], #4
 8008096:	4298      	cmp	r0, r3
 8008098:	fa22 fc0e 	lsr.w	ip, r2, lr
 800809c:	d8f2      	bhi.n	8008084 <__lshift+0x70>
 800809e:	1b03      	subs	r3, r0, r4
 80080a0:	3b15      	subs	r3, #21
 80080a2:	f023 0303 	bic.w	r3, r3, #3
 80080a6:	3304      	adds	r3, #4
 80080a8:	f104 0215 	add.w	r2, r4, #21
 80080ac:	4290      	cmp	r0, r2
 80080ae:	bf38      	it	cc
 80080b0:	2304      	movcc	r3, #4
 80080b2:	f841 c003 	str.w	ip, [r1, r3]
 80080b6:	f1bc 0f00 	cmp.w	ip, #0
 80080ba:	d001      	beq.n	80080c0 <__lshift+0xac>
 80080bc:	f108 0602 	add.w	r6, r8, #2
 80080c0:	3e01      	subs	r6, #1
 80080c2:	4638      	mov	r0, r7
 80080c4:	612e      	str	r6, [r5, #16]
 80080c6:	4621      	mov	r1, r4
 80080c8:	f7ff fdd2 	bl	8007c70 <_Bfree>
 80080cc:	4628      	mov	r0, r5
 80080ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80080d6:	3301      	adds	r3, #1
 80080d8:	e7c1      	b.n	800805e <__lshift+0x4a>
 80080da:	3904      	subs	r1, #4
 80080dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80080e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80080e4:	4298      	cmp	r0, r3
 80080e6:	d8f9      	bhi.n	80080dc <__lshift+0xc8>
 80080e8:	e7ea      	b.n	80080c0 <__lshift+0xac>
 80080ea:	bf00      	nop
 80080ec:	08009553 	.word	0x08009553
 80080f0:	08009564 	.word	0x08009564

080080f4 <__mcmp>:
 80080f4:	b530      	push	{r4, r5, lr}
 80080f6:	6902      	ldr	r2, [r0, #16]
 80080f8:	690c      	ldr	r4, [r1, #16]
 80080fa:	1b12      	subs	r2, r2, r4
 80080fc:	d10e      	bne.n	800811c <__mcmp+0x28>
 80080fe:	f100 0314 	add.w	r3, r0, #20
 8008102:	3114      	adds	r1, #20
 8008104:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008108:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800810c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008110:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008114:	42a5      	cmp	r5, r4
 8008116:	d003      	beq.n	8008120 <__mcmp+0x2c>
 8008118:	d305      	bcc.n	8008126 <__mcmp+0x32>
 800811a:	2201      	movs	r2, #1
 800811c:	4610      	mov	r0, r2
 800811e:	bd30      	pop	{r4, r5, pc}
 8008120:	4283      	cmp	r3, r0
 8008122:	d3f3      	bcc.n	800810c <__mcmp+0x18>
 8008124:	e7fa      	b.n	800811c <__mcmp+0x28>
 8008126:	f04f 32ff 	mov.w	r2, #4294967295
 800812a:	e7f7      	b.n	800811c <__mcmp+0x28>

0800812c <__mdiff>:
 800812c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008130:	460c      	mov	r4, r1
 8008132:	4606      	mov	r6, r0
 8008134:	4611      	mov	r1, r2
 8008136:	4620      	mov	r0, r4
 8008138:	4690      	mov	r8, r2
 800813a:	f7ff ffdb 	bl	80080f4 <__mcmp>
 800813e:	1e05      	subs	r5, r0, #0
 8008140:	d110      	bne.n	8008164 <__mdiff+0x38>
 8008142:	4629      	mov	r1, r5
 8008144:	4630      	mov	r0, r6
 8008146:	f7ff fd53 	bl	8007bf0 <_Balloc>
 800814a:	b930      	cbnz	r0, 800815a <__mdiff+0x2e>
 800814c:	4b3a      	ldr	r3, [pc, #232]	; (8008238 <__mdiff+0x10c>)
 800814e:	4602      	mov	r2, r0
 8008150:	f240 2132 	movw	r1, #562	; 0x232
 8008154:	4839      	ldr	r0, [pc, #228]	; (800823c <__mdiff+0x110>)
 8008156:	f000 fb31 	bl	80087bc <__assert_func>
 800815a:	2301      	movs	r3, #1
 800815c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008160:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008164:	bfa4      	itt	ge
 8008166:	4643      	movge	r3, r8
 8008168:	46a0      	movge	r8, r4
 800816a:	4630      	mov	r0, r6
 800816c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008170:	bfa6      	itte	ge
 8008172:	461c      	movge	r4, r3
 8008174:	2500      	movge	r5, #0
 8008176:	2501      	movlt	r5, #1
 8008178:	f7ff fd3a 	bl	8007bf0 <_Balloc>
 800817c:	b920      	cbnz	r0, 8008188 <__mdiff+0x5c>
 800817e:	4b2e      	ldr	r3, [pc, #184]	; (8008238 <__mdiff+0x10c>)
 8008180:	4602      	mov	r2, r0
 8008182:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008186:	e7e5      	b.n	8008154 <__mdiff+0x28>
 8008188:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800818c:	6926      	ldr	r6, [r4, #16]
 800818e:	60c5      	str	r5, [r0, #12]
 8008190:	f104 0914 	add.w	r9, r4, #20
 8008194:	f108 0514 	add.w	r5, r8, #20
 8008198:	f100 0e14 	add.w	lr, r0, #20
 800819c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80081a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80081a4:	f108 0210 	add.w	r2, r8, #16
 80081a8:	46f2      	mov	sl, lr
 80081aa:	2100      	movs	r1, #0
 80081ac:	f859 3b04 	ldr.w	r3, [r9], #4
 80081b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80081b4:	fa1f f883 	uxth.w	r8, r3
 80081b8:	fa11 f18b 	uxtah	r1, r1, fp
 80081bc:	0c1b      	lsrs	r3, r3, #16
 80081be:	eba1 0808 	sub.w	r8, r1, r8
 80081c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80081c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80081ca:	fa1f f888 	uxth.w	r8, r8
 80081ce:	1419      	asrs	r1, r3, #16
 80081d0:	454e      	cmp	r6, r9
 80081d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80081d6:	f84a 3b04 	str.w	r3, [sl], #4
 80081da:	d8e7      	bhi.n	80081ac <__mdiff+0x80>
 80081dc:	1b33      	subs	r3, r6, r4
 80081de:	3b15      	subs	r3, #21
 80081e0:	f023 0303 	bic.w	r3, r3, #3
 80081e4:	3304      	adds	r3, #4
 80081e6:	3415      	adds	r4, #21
 80081e8:	42a6      	cmp	r6, r4
 80081ea:	bf38      	it	cc
 80081ec:	2304      	movcc	r3, #4
 80081ee:	441d      	add	r5, r3
 80081f0:	4473      	add	r3, lr
 80081f2:	469e      	mov	lr, r3
 80081f4:	462e      	mov	r6, r5
 80081f6:	4566      	cmp	r6, ip
 80081f8:	d30e      	bcc.n	8008218 <__mdiff+0xec>
 80081fa:	f10c 0203 	add.w	r2, ip, #3
 80081fe:	1b52      	subs	r2, r2, r5
 8008200:	f022 0203 	bic.w	r2, r2, #3
 8008204:	3d03      	subs	r5, #3
 8008206:	45ac      	cmp	ip, r5
 8008208:	bf38      	it	cc
 800820a:	2200      	movcc	r2, #0
 800820c:	441a      	add	r2, r3
 800820e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008212:	b17b      	cbz	r3, 8008234 <__mdiff+0x108>
 8008214:	6107      	str	r7, [r0, #16]
 8008216:	e7a3      	b.n	8008160 <__mdiff+0x34>
 8008218:	f856 8b04 	ldr.w	r8, [r6], #4
 800821c:	fa11 f288 	uxtah	r2, r1, r8
 8008220:	1414      	asrs	r4, r2, #16
 8008222:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008226:	b292      	uxth	r2, r2
 8008228:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800822c:	f84e 2b04 	str.w	r2, [lr], #4
 8008230:	1421      	asrs	r1, r4, #16
 8008232:	e7e0      	b.n	80081f6 <__mdiff+0xca>
 8008234:	3f01      	subs	r7, #1
 8008236:	e7ea      	b.n	800820e <__mdiff+0xe2>
 8008238:	08009553 	.word	0x08009553
 800823c:	08009564 	.word	0x08009564

08008240 <__d2b>:
 8008240:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008244:	4689      	mov	r9, r1
 8008246:	2101      	movs	r1, #1
 8008248:	ec57 6b10 	vmov	r6, r7, d0
 800824c:	4690      	mov	r8, r2
 800824e:	f7ff fccf 	bl	8007bf0 <_Balloc>
 8008252:	4604      	mov	r4, r0
 8008254:	b930      	cbnz	r0, 8008264 <__d2b+0x24>
 8008256:	4602      	mov	r2, r0
 8008258:	4b25      	ldr	r3, [pc, #148]	; (80082f0 <__d2b+0xb0>)
 800825a:	4826      	ldr	r0, [pc, #152]	; (80082f4 <__d2b+0xb4>)
 800825c:	f240 310a 	movw	r1, #778	; 0x30a
 8008260:	f000 faac 	bl	80087bc <__assert_func>
 8008264:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008268:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800826c:	bb35      	cbnz	r5, 80082bc <__d2b+0x7c>
 800826e:	2e00      	cmp	r6, #0
 8008270:	9301      	str	r3, [sp, #4]
 8008272:	d028      	beq.n	80082c6 <__d2b+0x86>
 8008274:	4668      	mov	r0, sp
 8008276:	9600      	str	r6, [sp, #0]
 8008278:	f7ff fd82 	bl	8007d80 <__lo0bits>
 800827c:	9900      	ldr	r1, [sp, #0]
 800827e:	b300      	cbz	r0, 80082c2 <__d2b+0x82>
 8008280:	9a01      	ldr	r2, [sp, #4]
 8008282:	f1c0 0320 	rsb	r3, r0, #32
 8008286:	fa02 f303 	lsl.w	r3, r2, r3
 800828a:	430b      	orrs	r3, r1
 800828c:	40c2      	lsrs	r2, r0
 800828e:	6163      	str	r3, [r4, #20]
 8008290:	9201      	str	r2, [sp, #4]
 8008292:	9b01      	ldr	r3, [sp, #4]
 8008294:	61a3      	str	r3, [r4, #24]
 8008296:	2b00      	cmp	r3, #0
 8008298:	bf14      	ite	ne
 800829a:	2202      	movne	r2, #2
 800829c:	2201      	moveq	r2, #1
 800829e:	6122      	str	r2, [r4, #16]
 80082a0:	b1d5      	cbz	r5, 80082d8 <__d2b+0x98>
 80082a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80082a6:	4405      	add	r5, r0
 80082a8:	f8c9 5000 	str.w	r5, [r9]
 80082ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80082b0:	f8c8 0000 	str.w	r0, [r8]
 80082b4:	4620      	mov	r0, r4
 80082b6:	b003      	add	sp, #12
 80082b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082c0:	e7d5      	b.n	800826e <__d2b+0x2e>
 80082c2:	6161      	str	r1, [r4, #20]
 80082c4:	e7e5      	b.n	8008292 <__d2b+0x52>
 80082c6:	a801      	add	r0, sp, #4
 80082c8:	f7ff fd5a 	bl	8007d80 <__lo0bits>
 80082cc:	9b01      	ldr	r3, [sp, #4]
 80082ce:	6163      	str	r3, [r4, #20]
 80082d0:	2201      	movs	r2, #1
 80082d2:	6122      	str	r2, [r4, #16]
 80082d4:	3020      	adds	r0, #32
 80082d6:	e7e3      	b.n	80082a0 <__d2b+0x60>
 80082d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80082dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80082e0:	f8c9 0000 	str.w	r0, [r9]
 80082e4:	6918      	ldr	r0, [r3, #16]
 80082e6:	f7ff fd2b 	bl	8007d40 <__hi0bits>
 80082ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80082ee:	e7df      	b.n	80082b0 <__d2b+0x70>
 80082f0:	08009553 	.word	0x08009553
 80082f4:	08009564 	.word	0x08009564

080082f8 <_calloc_r>:
 80082f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082fa:	fba1 2402 	umull	r2, r4, r1, r2
 80082fe:	b94c      	cbnz	r4, 8008314 <_calloc_r+0x1c>
 8008300:	4611      	mov	r1, r2
 8008302:	9201      	str	r2, [sp, #4]
 8008304:	f000 f87a 	bl	80083fc <_malloc_r>
 8008308:	9a01      	ldr	r2, [sp, #4]
 800830a:	4605      	mov	r5, r0
 800830c:	b930      	cbnz	r0, 800831c <_calloc_r+0x24>
 800830e:	4628      	mov	r0, r5
 8008310:	b003      	add	sp, #12
 8008312:	bd30      	pop	{r4, r5, pc}
 8008314:	220c      	movs	r2, #12
 8008316:	6002      	str	r2, [r0, #0]
 8008318:	2500      	movs	r5, #0
 800831a:	e7f8      	b.n	800830e <_calloc_r+0x16>
 800831c:	4621      	mov	r1, r4
 800831e:	f7fe f941 	bl	80065a4 <memset>
 8008322:	e7f4      	b.n	800830e <_calloc_r+0x16>

08008324 <_free_r>:
 8008324:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008326:	2900      	cmp	r1, #0
 8008328:	d044      	beq.n	80083b4 <_free_r+0x90>
 800832a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800832e:	9001      	str	r0, [sp, #4]
 8008330:	2b00      	cmp	r3, #0
 8008332:	f1a1 0404 	sub.w	r4, r1, #4
 8008336:	bfb8      	it	lt
 8008338:	18e4      	addlt	r4, r4, r3
 800833a:	f000 fa9b 	bl	8008874 <__malloc_lock>
 800833e:	4a1e      	ldr	r2, [pc, #120]	; (80083b8 <_free_r+0x94>)
 8008340:	9801      	ldr	r0, [sp, #4]
 8008342:	6813      	ldr	r3, [r2, #0]
 8008344:	b933      	cbnz	r3, 8008354 <_free_r+0x30>
 8008346:	6063      	str	r3, [r4, #4]
 8008348:	6014      	str	r4, [r2, #0]
 800834a:	b003      	add	sp, #12
 800834c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008350:	f000 ba96 	b.w	8008880 <__malloc_unlock>
 8008354:	42a3      	cmp	r3, r4
 8008356:	d908      	bls.n	800836a <_free_r+0x46>
 8008358:	6825      	ldr	r5, [r4, #0]
 800835a:	1961      	adds	r1, r4, r5
 800835c:	428b      	cmp	r3, r1
 800835e:	bf01      	itttt	eq
 8008360:	6819      	ldreq	r1, [r3, #0]
 8008362:	685b      	ldreq	r3, [r3, #4]
 8008364:	1949      	addeq	r1, r1, r5
 8008366:	6021      	streq	r1, [r4, #0]
 8008368:	e7ed      	b.n	8008346 <_free_r+0x22>
 800836a:	461a      	mov	r2, r3
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	b10b      	cbz	r3, 8008374 <_free_r+0x50>
 8008370:	42a3      	cmp	r3, r4
 8008372:	d9fa      	bls.n	800836a <_free_r+0x46>
 8008374:	6811      	ldr	r1, [r2, #0]
 8008376:	1855      	adds	r5, r2, r1
 8008378:	42a5      	cmp	r5, r4
 800837a:	d10b      	bne.n	8008394 <_free_r+0x70>
 800837c:	6824      	ldr	r4, [r4, #0]
 800837e:	4421      	add	r1, r4
 8008380:	1854      	adds	r4, r2, r1
 8008382:	42a3      	cmp	r3, r4
 8008384:	6011      	str	r1, [r2, #0]
 8008386:	d1e0      	bne.n	800834a <_free_r+0x26>
 8008388:	681c      	ldr	r4, [r3, #0]
 800838a:	685b      	ldr	r3, [r3, #4]
 800838c:	6053      	str	r3, [r2, #4]
 800838e:	4421      	add	r1, r4
 8008390:	6011      	str	r1, [r2, #0]
 8008392:	e7da      	b.n	800834a <_free_r+0x26>
 8008394:	d902      	bls.n	800839c <_free_r+0x78>
 8008396:	230c      	movs	r3, #12
 8008398:	6003      	str	r3, [r0, #0]
 800839a:	e7d6      	b.n	800834a <_free_r+0x26>
 800839c:	6825      	ldr	r5, [r4, #0]
 800839e:	1961      	adds	r1, r4, r5
 80083a0:	428b      	cmp	r3, r1
 80083a2:	bf04      	itt	eq
 80083a4:	6819      	ldreq	r1, [r3, #0]
 80083a6:	685b      	ldreq	r3, [r3, #4]
 80083a8:	6063      	str	r3, [r4, #4]
 80083aa:	bf04      	itt	eq
 80083ac:	1949      	addeq	r1, r1, r5
 80083ae:	6021      	streq	r1, [r4, #0]
 80083b0:	6054      	str	r4, [r2, #4]
 80083b2:	e7ca      	b.n	800834a <_free_r+0x26>
 80083b4:	b003      	add	sp, #12
 80083b6:	bd30      	pop	{r4, r5, pc}
 80083b8:	2000060c 	.word	0x2000060c

080083bc <sbrk_aligned>:
 80083bc:	b570      	push	{r4, r5, r6, lr}
 80083be:	4e0e      	ldr	r6, [pc, #56]	; (80083f8 <sbrk_aligned+0x3c>)
 80083c0:	460c      	mov	r4, r1
 80083c2:	6831      	ldr	r1, [r6, #0]
 80083c4:	4605      	mov	r5, r0
 80083c6:	b911      	cbnz	r1, 80083ce <sbrk_aligned+0x12>
 80083c8:	f000 f9e8 	bl	800879c <_sbrk_r>
 80083cc:	6030      	str	r0, [r6, #0]
 80083ce:	4621      	mov	r1, r4
 80083d0:	4628      	mov	r0, r5
 80083d2:	f000 f9e3 	bl	800879c <_sbrk_r>
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	d00a      	beq.n	80083f0 <sbrk_aligned+0x34>
 80083da:	1cc4      	adds	r4, r0, #3
 80083dc:	f024 0403 	bic.w	r4, r4, #3
 80083e0:	42a0      	cmp	r0, r4
 80083e2:	d007      	beq.n	80083f4 <sbrk_aligned+0x38>
 80083e4:	1a21      	subs	r1, r4, r0
 80083e6:	4628      	mov	r0, r5
 80083e8:	f000 f9d8 	bl	800879c <_sbrk_r>
 80083ec:	3001      	adds	r0, #1
 80083ee:	d101      	bne.n	80083f4 <sbrk_aligned+0x38>
 80083f0:	f04f 34ff 	mov.w	r4, #4294967295
 80083f4:	4620      	mov	r0, r4
 80083f6:	bd70      	pop	{r4, r5, r6, pc}
 80083f8:	20000610 	.word	0x20000610

080083fc <_malloc_r>:
 80083fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008400:	1ccd      	adds	r5, r1, #3
 8008402:	f025 0503 	bic.w	r5, r5, #3
 8008406:	3508      	adds	r5, #8
 8008408:	2d0c      	cmp	r5, #12
 800840a:	bf38      	it	cc
 800840c:	250c      	movcc	r5, #12
 800840e:	2d00      	cmp	r5, #0
 8008410:	4607      	mov	r7, r0
 8008412:	db01      	blt.n	8008418 <_malloc_r+0x1c>
 8008414:	42a9      	cmp	r1, r5
 8008416:	d905      	bls.n	8008424 <_malloc_r+0x28>
 8008418:	230c      	movs	r3, #12
 800841a:	603b      	str	r3, [r7, #0]
 800841c:	2600      	movs	r6, #0
 800841e:	4630      	mov	r0, r6
 8008420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008424:	4e2e      	ldr	r6, [pc, #184]	; (80084e0 <_malloc_r+0xe4>)
 8008426:	f000 fa25 	bl	8008874 <__malloc_lock>
 800842a:	6833      	ldr	r3, [r6, #0]
 800842c:	461c      	mov	r4, r3
 800842e:	bb34      	cbnz	r4, 800847e <_malloc_r+0x82>
 8008430:	4629      	mov	r1, r5
 8008432:	4638      	mov	r0, r7
 8008434:	f7ff ffc2 	bl	80083bc <sbrk_aligned>
 8008438:	1c43      	adds	r3, r0, #1
 800843a:	4604      	mov	r4, r0
 800843c:	d14d      	bne.n	80084da <_malloc_r+0xde>
 800843e:	6834      	ldr	r4, [r6, #0]
 8008440:	4626      	mov	r6, r4
 8008442:	2e00      	cmp	r6, #0
 8008444:	d140      	bne.n	80084c8 <_malloc_r+0xcc>
 8008446:	6823      	ldr	r3, [r4, #0]
 8008448:	4631      	mov	r1, r6
 800844a:	4638      	mov	r0, r7
 800844c:	eb04 0803 	add.w	r8, r4, r3
 8008450:	f000 f9a4 	bl	800879c <_sbrk_r>
 8008454:	4580      	cmp	r8, r0
 8008456:	d13a      	bne.n	80084ce <_malloc_r+0xd2>
 8008458:	6821      	ldr	r1, [r4, #0]
 800845a:	3503      	adds	r5, #3
 800845c:	1a6d      	subs	r5, r5, r1
 800845e:	f025 0503 	bic.w	r5, r5, #3
 8008462:	3508      	adds	r5, #8
 8008464:	2d0c      	cmp	r5, #12
 8008466:	bf38      	it	cc
 8008468:	250c      	movcc	r5, #12
 800846a:	4629      	mov	r1, r5
 800846c:	4638      	mov	r0, r7
 800846e:	f7ff ffa5 	bl	80083bc <sbrk_aligned>
 8008472:	3001      	adds	r0, #1
 8008474:	d02b      	beq.n	80084ce <_malloc_r+0xd2>
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	442b      	add	r3, r5
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	e00e      	b.n	800849c <_malloc_r+0xa0>
 800847e:	6822      	ldr	r2, [r4, #0]
 8008480:	1b52      	subs	r2, r2, r5
 8008482:	d41e      	bmi.n	80084c2 <_malloc_r+0xc6>
 8008484:	2a0b      	cmp	r2, #11
 8008486:	d916      	bls.n	80084b6 <_malloc_r+0xba>
 8008488:	1961      	adds	r1, r4, r5
 800848a:	42a3      	cmp	r3, r4
 800848c:	6025      	str	r5, [r4, #0]
 800848e:	bf18      	it	ne
 8008490:	6059      	strne	r1, [r3, #4]
 8008492:	6863      	ldr	r3, [r4, #4]
 8008494:	bf08      	it	eq
 8008496:	6031      	streq	r1, [r6, #0]
 8008498:	5162      	str	r2, [r4, r5]
 800849a:	604b      	str	r3, [r1, #4]
 800849c:	4638      	mov	r0, r7
 800849e:	f104 060b 	add.w	r6, r4, #11
 80084a2:	f000 f9ed 	bl	8008880 <__malloc_unlock>
 80084a6:	f026 0607 	bic.w	r6, r6, #7
 80084aa:	1d23      	adds	r3, r4, #4
 80084ac:	1af2      	subs	r2, r6, r3
 80084ae:	d0b6      	beq.n	800841e <_malloc_r+0x22>
 80084b0:	1b9b      	subs	r3, r3, r6
 80084b2:	50a3      	str	r3, [r4, r2]
 80084b4:	e7b3      	b.n	800841e <_malloc_r+0x22>
 80084b6:	6862      	ldr	r2, [r4, #4]
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	bf0c      	ite	eq
 80084bc:	6032      	streq	r2, [r6, #0]
 80084be:	605a      	strne	r2, [r3, #4]
 80084c0:	e7ec      	b.n	800849c <_malloc_r+0xa0>
 80084c2:	4623      	mov	r3, r4
 80084c4:	6864      	ldr	r4, [r4, #4]
 80084c6:	e7b2      	b.n	800842e <_malloc_r+0x32>
 80084c8:	4634      	mov	r4, r6
 80084ca:	6876      	ldr	r6, [r6, #4]
 80084cc:	e7b9      	b.n	8008442 <_malloc_r+0x46>
 80084ce:	230c      	movs	r3, #12
 80084d0:	603b      	str	r3, [r7, #0]
 80084d2:	4638      	mov	r0, r7
 80084d4:	f000 f9d4 	bl	8008880 <__malloc_unlock>
 80084d8:	e7a1      	b.n	800841e <_malloc_r+0x22>
 80084da:	6025      	str	r5, [r4, #0]
 80084dc:	e7de      	b.n	800849c <_malloc_r+0xa0>
 80084de:	bf00      	nop
 80084e0:	2000060c 	.word	0x2000060c

080084e4 <__ssputs_r>:
 80084e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084e8:	688e      	ldr	r6, [r1, #8]
 80084ea:	429e      	cmp	r6, r3
 80084ec:	4682      	mov	sl, r0
 80084ee:	460c      	mov	r4, r1
 80084f0:	4690      	mov	r8, r2
 80084f2:	461f      	mov	r7, r3
 80084f4:	d838      	bhi.n	8008568 <__ssputs_r+0x84>
 80084f6:	898a      	ldrh	r2, [r1, #12]
 80084f8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084fc:	d032      	beq.n	8008564 <__ssputs_r+0x80>
 80084fe:	6825      	ldr	r5, [r4, #0]
 8008500:	6909      	ldr	r1, [r1, #16]
 8008502:	eba5 0901 	sub.w	r9, r5, r1
 8008506:	6965      	ldr	r5, [r4, #20]
 8008508:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800850c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008510:	3301      	adds	r3, #1
 8008512:	444b      	add	r3, r9
 8008514:	106d      	asrs	r5, r5, #1
 8008516:	429d      	cmp	r5, r3
 8008518:	bf38      	it	cc
 800851a:	461d      	movcc	r5, r3
 800851c:	0553      	lsls	r3, r2, #21
 800851e:	d531      	bpl.n	8008584 <__ssputs_r+0xa0>
 8008520:	4629      	mov	r1, r5
 8008522:	f7ff ff6b 	bl	80083fc <_malloc_r>
 8008526:	4606      	mov	r6, r0
 8008528:	b950      	cbnz	r0, 8008540 <__ssputs_r+0x5c>
 800852a:	230c      	movs	r3, #12
 800852c:	f8ca 3000 	str.w	r3, [sl]
 8008530:	89a3      	ldrh	r3, [r4, #12]
 8008532:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008536:	81a3      	strh	r3, [r4, #12]
 8008538:	f04f 30ff 	mov.w	r0, #4294967295
 800853c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008540:	6921      	ldr	r1, [r4, #16]
 8008542:	464a      	mov	r2, r9
 8008544:	f7ff fb46 	bl	8007bd4 <memcpy>
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800854e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008552:	81a3      	strh	r3, [r4, #12]
 8008554:	6126      	str	r6, [r4, #16]
 8008556:	6165      	str	r5, [r4, #20]
 8008558:	444e      	add	r6, r9
 800855a:	eba5 0509 	sub.w	r5, r5, r9
 800855e:	6026      	str	r6, [r4, #0]
 8008560:	60a5      	str	r5, [r4, #8]
 8008562:	463e      	mov	r6, r7
 8008564:	42be      	cmp	r6, r7
 8008566:	d900      	bls.n	800856a <__ssputs_r+0x86>
 8008568:	463e      	mov	r6, r7
 800856a:	6820      	ldr	r0, [r4, #0]
 800856c:	4632      	mov	r2, r6
 800856e:	4641      	mov	r1, r8
 8008570:	f000 f966 	bl	8008840 <memmove>
 8008574:	68a3      	ldr	r3, [r4, #8]
 8008576:	1b9b      	subs	r3, r3, r6
 8008578:	60a3      	str	r3, [r4, #8]
 800857a:	6823      	ldr	r3, [r4, #0]
 800857c:	4433      	add	r3, r6
 800857e:	6023      	str	r3, [r4, #0]
 8008580:	2000      	movs	r0, #0
 8008582:	e7db      	b.n	800853c <__ssputs_r+0x58>
 8008584:	462a      	mov	r2, r5
 8008586:	f000 f981 	bl	800888c <_realloc_r>
 800858a:	4606      	mov	r6, r0
 800858c:	2800      	cmp	r0, #0
 800858e:	d1e1      	bne.n	8008554 <__ssputs_r+0x70>
 8008590:	6921      	ldr	r1, [r4, #16]
 8008592:	4650      	mov	r0, sl
 8008594:	f7ff fec6 	bl	8008324 <_free_r>
 8008598:	e7c7      	b.n	800852a <__ssputs_r+0x46>
	...

0800859c <_svfiprintf_r>:
 800859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	4698      	mov	r8, r3
 80085a2:	898b      	ldrh	r3, [r1, #12]
 80085a4:	061b      	lsls	r3, r3, #24
 80085a6:	b09d      	sub	sp, #116	; 0x74
 80085a8:	4607      	mov	r7, r0
 80085aa:	460d      	mov	r5, r1
 80085ac:	4614      	mov	r4, r2
 80085ae:	d50e      	bpl.n	80085ce <_svfiprintf_r+0x32>
 80085b0:	690b      	ldr	r3, [r1, #16]
 80085b2:	b963      	cbnz	r3, 80085ce <_svfiprintf_r+0x32>
 80085b4:	2140      	movs	r1, #64	; 0x40
 80085b6:	f7ff ff21 	bl	80083fc <_malloc_r>
 80085ba:	6028      	str	r0, [r5, #0]
 80085bc:	6128      	str	r0, [r5, #16]
 80085be:	b920      	cbnz	r0, 80085ca <_svfiprintf_r+0x2e>
 80085c0:	230c      	movs	r3, #12
 80085c2:	603b      	str	r3, [r7, #0]
 80085c4:	f04f 30ff 	mov.w	r0, #4294967295
 80085c8:	e0d1      	b.n	800876e <_svfiprintf_r+0x1d2>
 80085ca:	2340      	movs	r3, #64	; 0x40
 80085cc:	616b      	str	r3, [r5, #20]
 80085ce:	2300      	movs	r3, #0
 80085d0:	9309      	str	r3, [sp, #36]	; 0x24
 80085d2:	2320      	movs	r3, #32
 80085d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80085dc:	2330      	movs	r3, #48	; 0x30
 80085de:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008788 <_svfiprintf_r+0x1ec>
 80085e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085e6:	f04f 0901 	mov.w	r9, #1
 80085ea:	4623      	mov	r3, r4
 80085ec:	469a      	mov	sl, r3
 80085ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085f2:	b10a      	cbz	r2, 80085f8 <_svfiprintf_r+0x5c>
 80085f4:	2a25      	cmp	r2, #37	; 0x25
 80085f6:	d1f9      	bne.n	80085ec <_svfiprintf_r+0x50>
 80085f8:	ebba 0b04 	subs.w	fp, sl, r4
 80085fc:	d00b      	beq.n	8008616 <_svfiprintf_r+0x7a>
 80085fe:	465b      	mov	r3, fp
 8008600:	4622      	mov	r2, r4
 8008602:	4629      	mov	r1, r5
 8008604:	4638      	mov	r0, r7
 8008606:	f7ff ff6d 	bl	80084e4 <__ssputs_r>
 800860a:	3001      	adds	r0, #1
 800860c:	f000 80aa 	beq.w	8008764 <_svfiprintf_r+0x1c8>
 8008610:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008612:	445a      	add	r2, fp
 8008614:	9209      	str	r2, [sp, #36]	; 0x24
 8008616:	f89a 3000 	ldrb.w	r3, [sl]
 800861a:	2b00      	cmp	r3, #0
 800861c:	f000 80a2 	beq.w	8008764 <_svfiprintf_r+0x1c8>
 8008620:	2300      	movs	r3, #0
 8008622:	f04f 32ff 	mov.w	r2, #4294967295
 8008626:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800862a:	f10a 0a01 	add.w	sl, sl, #1
 800862e:	9304      	str	r3, [sp, #16]
 8008630:	9307      	str	r3, [sp, #28]
 8008632:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008636:	931a      	str	r3, [sp, #104]	; 0x68
 8008638:	4654      	mov	r4, sl
 800863a:	2205      	movs	r2, #5
 800863c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008640:	4851      	ldr	r0, [pc, #324]	; (8008788 <_svfiprintf_r+0x1ec>)
 8008642:	f7f7 fda5 	bl	8000190 <memchr>
 8008646:	9a04      	ldr	r2, [sp, #16]
 8008648:	b9d8      	cbnz	r0, 8008682 <_svfiprintf_r+0xe6>
 800864a:	06d0      	lsls	r0, r2, #27
 800864c:	bf44      	itt	mi
 800864e:	2320      	movmi	r3, #32
 8008650:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008654:	0711      	lsls	r1, r2, #28
 8008656:	bf44      	itt	mi
 8008658:	232b      	movmi	r3, #43	; 0x2b
 800865a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800865e:	f89a 3000 	ldrb.w	r3, [sl]
 8008662:	2b2a      	cmp	r3, #42	; 0x2a
 8008664:	d015      	beq.n	8008692 <_svfiprintf_r+0xf6>
 8008666:	9a07      	ldr	r2, [sp, #28]
 8008668:	4654      	mov	r4, sl
 800866a:	2000      	movs	r0, #0
 800866c:	f04f 0c0a 	mov.w	ip, #10
 8008670:	4621      	mov	r1, r4
 8008672:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008676:	3b30      	subs	r3, #48	; 0x30
 8008678:	2b09      	cmp	r3, #9
 800867a:	d94e      	bls.n	800871a <_svfiprintf_r+0x17e>
 800867c:	b1b0      	cbz	r0, 80086ac <_svfiprintf_r+0x110>
 800867e:	9207      	str	r2, [sp, #28]
 8008680:	e014      	b.n	80086ac <_svfiprintf_r+0x110>
 8008682:	eba0 0308 	sub.w	r3, r0, r8
 8008686:	fa09 f303 	lsl.w	r3, r9, r3
 800868a:	4313      	orrs	r3, r2
 800868c:	9304      	str	r3, [sp, #16]
 800868e:	46a2      	mov	sl, r4
 8008690:	e7d2      	b.n	8008638 <_svfiprintf_r+0x9c>
 8008692:	9b03      	ldr	r3, [sp, #12]
 8008694:	1d19      	adds	r1, r3, #4
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	9103      	str	r1, [sp, #12]
 800869a:	2b00      	cmp	r3, #0
 800869c:	bfbb      	ittet	lt
 800869e:	425b      	neglt	r3, r3
 80086a0:	f042 0202 	orrlt.w	r2, r2, #2
 80086a4:	9307      	strge	r3, [sp, #28]
 80086a6:	9307      	strlt	r3, [sp, #28]
 80086a8:	bfb8      	it	lt
 80086aa:	9204      	strlt	r2, [sp, #16]
 80086ac:	7823      	ldrb	r3, [r4, #0]
 80086ae:	2b2e      	cmp	r3, #46	; 0x2e
 80086b0:	d10c      	bne.n	80086cc <_svfiprintf_r+0x130>
 80086b2:	7863      	ldrb	r3, [r4, #1]
 80086b4:	2b2a      	cmp	r3, #42	; 0x2a
 80086b6:	d135      	bne.n	8008724 <_svfiprintf_r+0x188>
 80086b8:	9b03      	ldr	r3, [sp, #12]
 80086ba:	1d1a      	adds	r2, r3, #4
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	9203      	str	r2, [sp, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	bfb8      	it	lt
 80086c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80086c8:	3402      	adds	r4, #2
 80086ca:	9305      	str	r3, [sp, #20]
 80086cc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008798 <_svfiprintf_r+0x1fc>
 80086d0:	7821      	ldrb	r1, [r4, #0]
 80086d2:	2203      	movs	r2, #3
 80086d4:	4650      	mov	r0, sl
 80086d6:	f7f7 fd5b 	bl	8000190 <memchr>
 80086da:	b140      	cbz	r0, 80086ee <_svfiprintf_r+0x152>
 80086dc:	2340      	movs	r3, #64	; 0x40
 80086de:	eba0 000a 	sub.w	r0, r0, sl
 80086e2:	fa03 f000 	lsl.w	r0, r3, r0
 80086e6:	9b04      	ldr	r3, [sp, #16]
 80086e8:	4303      	orrs	r3, r0
 80086ea:	3401      	adds	r4, #1
 80086ec:	9304      	str	r3, [sp, #16]
 80086ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086f2:	4826      	ldr	r0, [pc, #152]	; (800878c <_svfiprintf_r+0x1f0>)
 80086f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086f8:	2206      	movs	r2, #6
 80086fa:	f7f7 fd49 	bl	8000190 <memchr>
 80086fe:	2800      	cmp	r0, #0
 8008700:	d038      	beq.n	8008774 <_svfiprintf_r+0x1d8>
 8008702:	4b23      	ldr	r3, [pc, #140]	; (8008790 <_svfiprintf_r+0x1f4>)
 8008704:	bb1b      	cbnz	r3, 800874e <_svfiprintf_r+0x1b2>
 8008706:	9b03      	ldr	r3, [sp, #12]
 8008708:	3307      	adds	r3, #7
 800870a:	f023 0307 	bic.w	r3, r3, #7
 800870e:	3308      	adds	r3, #8
 8008710:	9303      	str	r3, [sp, #12]
 8008712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008714:	4433      	add	r3, r6
 8008716:	9309      	str	r3, [sp, #36]	; 0x24
 8008718:	e767      	b.n	80085ea <_svfiprintf_r+0x4e>
 800871a:	fb0c 3202 	mla	r2, ip, r2, r3
 800871e:	460c      	mov	r4, r1
 8008720:	2001      	movs	r0, #1
 8008722:	e7a5      	b.n	8008670 <_svfiprintf_r+0xd4>
 8008724:	2300      	movs	r3, #0
 8008726:	3401      	adds	r4, #1
 8008728:	9305      	str	r3, [sp, #20]
 800872a:	4619      	mov	r1, r3
 800872c:	f04f 0c0a 	mov.w	ip, #10
 8008730:	4620      	mov	r0, r4
 8008732:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008736:	3a30      	subs	r2, #48	; 0x30
 8008738:	2a09      	cmp	r2, #9
 800873a:	d903      	bls.n	8008744 <_svfiprintf_r+0x1a8>
 800873c:	2b00      	cmp	r3, #0
 800873e:	d0c5      	beq.n	80086cc <_svfiprintf_r+0x130>
 8008740:	9105      	str	r1, [sp, #20]
 8008742:	e7c3      	b.n	80086cc <_svfiprintf_r+0x130>
 8008744:	fb0c 2101 	mla	r1, ip, r1, r2
 8008748:	4604      	mov	r4, r0
 800874a:	2301      	movs	r3, #1
 800874c:	e7f0      	b.n	8008730 <_svfiprintf_r+0x194>
 800874e:	ab03      	add	r3, sp, #12
 8008750:	9300      	str	r3, [sp, #0]
 8008752:	462a      	mov	r2, r5
 8008754:	4b0f      	ldr	r3, [pc, #60]	; (8008794 <_svfiprintf_r+0x1f8>)
 8008756:	a904      	add	r1, sp, #16
 8008758:	4638      	mov	r0, r7
 800875a:	f7fd ffcb 	bl	80066f4 <_printf_float>
 800875e:	1c42      	adds	r2, r0, #1
 8008760:	4606      	mov	r6, r0
 8008762:	d1d6      	bne.n	8008712 <_svfiprintf_r+0x176>
 8008764:	89ab      	ldrh	r3, [r5, #12]
 8008766:	065b      	lsls	r3, r3, #25
 8008768:	f53f af2c 	bmi.w	80085c4 <_svfiprintf_r+0x28>
 800876c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800876e:	b01d      	add	sp, #116	; 0x74
 8008770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008774:	ab03      	add	r3, sp, #12
 8008776:	9300      	str	r3, [sp, #0]
 8008778:	462a      	mov	r2, r5
 800877a:	4b06      	ldr	r3, [pc, #24]	; (8008794 <_svfiprintf_r+0x1f8>)
 800877c:	a904      	add	r1, sp, #16
 800877e:	4638      	mov	r0, r7
 8008780:	f7fe fa5c 	bl	8006c3c <_printf_i>
 8008784:	e7eb      	b.n	800875e <_svfiprintf_r+0x1c2>
 8008786:	bf00      	nop
 8008788:	080096bc 	.word	0x080096bc
 800878c:	080096c6 	.word	0x080096c6
 8008790:	080066f5 	.word	0x080066f5
 8008794:	080084e5 	.word	0x080084e5
 8008798:	080096c2 	.word	0x080096c2

0800879c <_sbrk_r>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4d06      	ldr	r5, [pc, #24]	; (80087b8 <_sbrk_r+0x1c>)
 80087a0:	2300      	movs	r3, #0
 80087a2:	4604      	mov	r4, r0
 80087a4:	4608      	mov	r0, r1
 80087a6:	602b      	str	r3, [r5, #0]
 80087a8:	f7f9 f900 	bl	80019ac <_sbrk>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d102      	bne.n	80087b6 <_sbrk_r+0x1a>
 80087b0:	682b      	ldr	r3, [r5, #0]
 80087b2:	b103      	cbz	r3, 80087b6 <_sbrk_r+0x1a>
 80087b4:	6023      	str	r3, [r4, #0]
 80087b6:	bd38      	pop	{r3, r4, r5, pc}
 80087b8:	20000614 	.word	0x20000614

080087bc <__assert_func>:
 80087bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087be:	4614      	mov	r4, r2
 80087c0:	461a      	mov	r2, r3
 80087c2:	4b09      	ldr	r3, [pc, #36]	; (80087e8 <__assert_func+0x2c>)
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4605      	mov	r5, r0
 80087c8:	68d8      	ldr	r0, [r3, #12]
 80087ca:	b14c      	cbz	r4, 80087e0 <__assert_func+0x24>
 80087cc:	4b07      	ldr	r3, [pc, #28]	; (80087ec <__assert_func+0x30>)
 80087ce:	9100      	str	r1, [sp, #0]
 80087d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087d4:	4906      	ldr	r1, [pc, #24]	; (80087f0 <__assert_func+0x34>)
 80087d6:	462b      	mov	r3, r5
 80087d8:	f000 f80e 	bl	80087f8 <fiprintf>
 80087dc:	f000 faac 	bl	8008d38 <abort>
 80087e0:	4b04      	ldr	r3, [pc, #16]	; (80087f4 <__assert_func+0x38>)
 80087e2:	461c      	mov	r4, r3
 80087e4:	e7f3      	b.n	80087ce <__assert_func+0x12>
 80087e6:	bf00      	nop
 80087e8:	20000010 	.word	0x20000010
 80087ec:	080096cd 	.word	0x080096cd
 80087f0:	080096da 	.word	0x080096da
 80087f4:	08009708 	.word	0x08009708

080087f8 <fiprintf>:
 80087f8:	b40e      	push	{r1, r2, r3}
 80087fa:	b503      	push	{r0, r1, lr}
 80087fc:	4601      	mov	r1, r0
 80087fe:	ab03      	add	r3, sp, #12
 8008800:	4805      	ldr	r0, [pc, #20]	; (8008818 <fiprintf+0x20>)
 8008802:	f853 2b04 	ldr.w	r2, [r3], #4
 8008806:	6800      	ldr	r0, [r0, #0]
 8008808:	9301      	str	r3, [sp, #4]
 800880a:	f000 f897 	bl	800893c <_vfiprintf_r>
 800880e:	b002      	add	sp, #8
 8008810:	f85d eb04 	ldr.w	lr, [sp], #4
 8008814:	b003      	add	sp, #12
 8008816:	4770      	bx	lr
 8008818:	20000010 	.word	0x20000010

0800881c <__ascii_mbtowc>:
 800881c:	b082      	sub	sp, #8
 800881e:	b901      	cbnz	r1, 8008822 <__ascii_mbtowc+0x6>
 8008820:	a901      	add	r1, sp, #4
 8008822:	b142      	cbz	r2, 8008836 <__ascii_mbtowc+0x1a>
 8008824:	b14b      	cbz	r3, 800883a <__ascii_mbtowc+0x1e>
 8008826:	7813      	ldrb	r3, [r2, #0]
 8008828:	600b      	str	r3, [r1, #0]
 800882a:	7812      	ldrb	r2, [r2, #0]
 800882c:	1e10      	subs	r0, r2, #0
 800882e:	bf18      	it	ne
 8008830:	2001      	movne	r0, #1
 8008832:	b002      	add	sp, #8
 8008834:	4770      	bx	lr
 8008836:	4610      	mov	r0, r2
 8008838:	e7fb      	b.n	8008832 <__ascii_mbtowc+0x16>
 800883a:	f06f 0001 	mvn.w	r0, #1
 800883e:	e7f8      	b.n	8008832 <__ascii_mbtowc+0x16>

08008840 <memmove>:
 8008840:	4288      	cmp	r0, r1
 8008842:	b510      	push	{r4, lr}
 8008844:	eb01 0402 	add.w	r4, r1, r2
 8008848:	d902      	bls.n	8008850 <memmove+0x10>
 800884a:	4284      	cmp	r4, r0
 800884c:	4623      	mov	r3, r4
 800884e:	d807      	bhi.n	8008860 <memmove+0x20>
 8008850:	1e43      	subs	r3, r0, #1
 8008852:	42a1      	cmp	r1, r4
 8008854:	d008      	beq.n	8008868 <memmove+0x28>
 8008856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800885a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800885e:	e7f8      	b.n	8008852 <memmove+0x12>
 8008860:	4402      	add	r2, r0
 8008862:	4601      	mov	r1, r0
 8008864:	428a      	cmp	r2, r1
 8008866:	d100      	bne.n	800886a <memmove+0x2a>
 8008868:	bd10      	pop	{r4, pc}
 800886a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800886e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008872:	e7f7      	b.n	8008864 <memmove+0x24>

08008874 <__malloc_lock>:
 8008874:	4801      	ldr	r0, [pc, #4]	; (800887c <__malloc_lock+0x8>)
 8008876:	f000 bc1f 	b.w	80090b8 <__retarget_lock_acquire_recursive>
 800887a:	bf00      	nop
 800887c:	20000618 	.word	0x20000618

08008880 <__malloc_unlock>:
 8008880:	4801      	ldr	r0, [pc, #4]	; (8008888 <__malloc_unlock+0x8>)
 8008882:	f000 bc1a 	b.w	80090ba <__retarget_lock_release_recursive>
 8008886:	bf00      	nop
 8008888:	20000618 	.word	0x20000618

0800888c <_realloc_r>:
 800888c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008890:	4680      	mov	r8, r0
 8008892:	4614      	mov	r4, r2
 8008894:	460e      	mov	r6, r1
 8008896:	b921      	cbnz	r1, 80088a2 <_realloc_r+0x16>
 8008898:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800889c:	4611      	mov	r1, r2
 800889e:	f7ff bdad 	b.w	80083fc <_malloc_r>
 80088a2:	b92a      	cbnz	r2, 80088b0 <_realloc_r+0x24>
 80088a4:	f7ff fd3e 	bl	8008324 <_free_r>
 80088a8:	4625      	mov	r5, r4
 80088aa:	4628      	mov	r0, r5
 80088ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b0:	f000 fc6a 	bl	8009188 <_malloc_usable_size_r>
 80088b4:	4284      	cmp	r4, r0
 80088b6:	4607      	mov	r7, r0
 80088b8:	d802      	bhi.n	80088c0 <_realloc_r+0x34>
 80088ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80088be:	d812      	bhi.n	80088e6 <_realloc_r+0x5a>
 80088c0:	4621      	mov	r1, r4
 80088c2:	4640      	mov	r0, r8
 80088c4:	f7ff fd9a 	bl	80083fc <_malloc_r>
 80088c8:	4605      	mov	r5, r0
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d0ed      	beq.n	80088aa <_realloc_r+0x1e>
 80088ce:	42bc      	cmp	r4, r7
 80088d0:	4622      	mov	r2, r4
 80088d2:	4631      	mov	r1, r6
 80088d4:	bf28      	it	cs
 80088d6:	463a      	movcs	r2, r7
 80088d8:	f7ff f97c 	bl	8007bd4 <memcpy>
 80088dc:	4631      	mov	r1, r6
 80088de:	4640      	mov	r0, r8
 80088e0:	f7ff fd20 	bl	8008324 <_free_r>
 80088e4:	e7e1      	b.n	80088aa <_realloc_r+0x1e>
 80088e6:	4635      	mov	r5, r6
 80088e8:	e7df      	b.n	80088aa <_realloc_r+0x1e>

080088ea <__sfputc_r>:
 80088ea:	6893      	ldr	r3, [r2, #8]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	b410      	push	{r4}
 80088f2:	6093      	str	r3, [r2, #8]
 80088f4:	da08      	bge.n	8008908 <__sfputc_r+0x1e>
 80088f6:	6994      	ldr	r4, [r2, #24]
 80088f8:	42a3      	cmp	r3, r4
 80088fa:	db01      	blt.n	8008900 <__sfputc_r+0x16>
 80088fc:	290a      	cmp	r1, #10
 80088fe:	d103      	bne.n	8008908 <__sfputc_r+0x1e>
 8008900:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008904:	f000 b94a 	b.w	8008b9c <__swbuf_r>
 8008908:	6813      	ldr	r3, [r2, #0]
 800890a:	1c58      	adds	r0, r3, #1
 800890c:	6010      	str	r0, [r2, #0]
 800890e:	7019      	strb	r1, [r3, #0]
 8008910:	4608      	mov	r0, r1
 8008912:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008916:	4770      	bx	lr

08008918 <__sfputs_r>:
 8008918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800891a:	4606      	mov	r6, r0
 800891c:	460f      	mov	r7, r1
 800891e:	4614      	mov	r4, r2
 8008920:	18d5      	adds	r5, r2, r3
 8008922:	42ac      	cmp	r4, r5
 8008924:	d101      	bne.n	800892a <__sfputs_r+0x12>
 8008926:	2000      	movs	r0, #0
 8008928:	e007      	b.n	800893a <__sfputs_r+0x22>
 800892a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800892e:	463a      	mov	r2, r7
 8008930:	4630      	mov	r0, r6
 8008932:	f7ff ffda 	bl	80088ea <__sfputc_r>
 8008936:	1c43      	adds	r3, r0, #1
 8008938:	d1f3      	bne.n	8008922 <__sfputs_r+0xa>
 800893a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800893c <_vfiprintf_r>:
 800893c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008940:	460d      	mov	r5, r1
 8008942:	b09d      	sub	sp, #116	; 0x74
 8008944:	4614      	mov	r4, r2
 8008946:	4698      	mov	r8, r3
 8008948:	4606      	mov	r6, r0
 800894a:	b118      	cbz	r0, 8008954 <_vfiprintf_r+0x18>
 800894c:	6983      	ldr	r3, [r0, #24]
 800894e:	b90b      	cbnz	r3, 8008954 <_vfiprintf_r+0x18>
 8008950:	f000 fb14 	bl	8008f7c <__sinit>
 8008954:	4b89      	ldr	r3, [pc, #548]	; (8008b7c <_vfiprintf_r+0x240>)
 8008956:	429d      	cmp	r5, r3
 8008958:	d11b      	bne.n	8008992 <_vfiprintf_r+0x56>
 800895a:	6875      	ldr	r5, [r6, #4]
 800895c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800895e:	07d9      	lsls	r1, r3, #31
 8008960:	d405      	bmi.n	800896e <_vfiprintf_r+0x32>
 8008962:	89ab      	ldrh	r3, [r5, #12]
 8008964:	059a      	lsls	r2, r3, #22
 8008966:	d402      	bmi.n	800896e <_vfiprintf_r+0x32>
 8008968:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800896a:	f000 fba5 	bl	80090b8 <__retarget_lock_acquire_recursive>
 800896e:	89ab      	ldrh	r3, [r5, #12]
 8008970:	071b      	lsls	r3, r3, #28
 8008972:	d501      	bpl.n	8008978 <_vfiprintf_r+0x3c>
 8008974:	692b      	ldr	r3, [r5, #16]
 8008976:	b9eb      	cbnz	r3, 80089b4 <_vfiprintf_r+0x78>
 8008978:	4629      	mov	r1, r5
 800897a:	4630      	mov	r0, r6
 800897c:	f000 f96e 	bl	8008c5c <__swsetup_r>
 8008980:	b1c0      	cbz	r0, 80089b4 <_vfiprintf_r+0x78>
 8008982:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008984:	07dc      	lsls	r4, r3, #31
 8008986:	d50e      	bpl.n	80089a6 <_vfiprintf_r+0x6a>
 8008988:	f04f 30ff 	mov.w	r0, #4294967295
 800898c:	b01d      	add	sp, #116	; 0x74
 800898e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008992:	4b7b      	ldr	r3, [pc, #492]	; (8008b80 <_vfiprintf_r+0x244>)
 8008994:	429d      	cmp	r5, r3
 8008996:	d101      	bne.n	800899c <_vfiprintf_r+0x60>
 8008998:	68b5      	ldr	r5, [r6, #8]
 800899a:	e7df      	b.n	800895c <_vfiprintf_r+0x20>
 800899c:	4b79      	ldr	r3, [pc, #484]	; (8008b84 <_vfiprintf_r+0x248>)
 800899e:	429d      	cmp	r5, r3
 80089a0:	bf08      	it	eq
 80089a2:	68f5      	ldreq	r5, [r6, #12]
 80089a4:	e7da      	b.n	800895c <_vfiprintf_r+0x20>
 80089a6:	89ab      	ldrh	r3, [r5, #12]
 80089a8:	0598      	lsls	r0, r3, #22
 80089aa:	d4ed      	bmi.n	8008988 <_vfiprintf_r+0x4c>
 80089ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089ae:	f000 fb84 	bl	80090ba <__retarget_lock_release_recursive>
 80089b2:	e7e9      	b.n	8008988 <_vfiprintf_r+0x4c>
 80089b4:	2300      	movs	r3, #0
 80089b6:	9309      	str	r3, [sp, #36]	; 0x24
 80089b8:	2320      	movs	r3, #32
 80089ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089be:	f8cd 800c 	str.w	r8, [sp, #12]
 80089c2:	2330      	movs	r3, #48	; 0x30
 80089c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008b88 <_vfiprintf_r+0x24c>
 80089c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089cc:	f04f 0901 	mov.w	r9, #1
 80089d0:	4623      	mov	r3, r4
 80089d2:	469a      	mov	sl, r3
 80089d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d8:	b10a      	cbz	r2, 80089de <_vfiprintf_r+0xa2>
 80089da:	2a25      	cmp	r2, #37	; 0x25
 80089dc:	d1f9      	bne.n	80089d2 <_vfiprintf_r+0x96>
 80089de:	ebba 0b04 	subs.w	fp, sl, r4
 80089e2:	d00b      	beq.n	80089fc <_vfiprintf_r+0xc0>
 80089e4:	465b      	mov	r3, fp
 80089e6:	4622      	mov	r2, r4
 80089e8:	4629      	mov	r1, r5
 80089ea:	4630      	mov	r0, r6
 80089ec:	f7ff ff94 	bl	8008918 <__sfputs_r>
 80089f0:	3001      	adds	r0, #1
 80089f2:	f000 80aa 	beq.w	8008b4a <_vfiprintf_r+0x20e>
 80089f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089f8:	445a      	add	r2, fp
 80089fa:	9209      	str	r2, [sp, #36]	; 0x24
 80089fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	f000 80a2 	beq.w	8008b4a <_vfiprintf_r+0x20e>
 8008a06:	2300      	movs	r3, #0
 8008a08:	f04f 32ff 	mov.w	r2, #4294967295
 8008a0c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a10:	f10a 0a01 	add.w	sl, sl, #1
 8008a14:	9304      	str	r3, [sp, #16]
 8008a16:	9307      	str	r3, [sp, #28]
 8008a18:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a1c:	931a      	str	r3, [sp, #104]	; 0x68
 8008a1e:	4654      	mov	r4, sl
 8008a20:	2205      	movs	r2, #5
 8008a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a26:	4858      	ldr	r0, [pc, #352]	; (8008b88 <_vfiprintf_r+0x24c>)
 8008a28:	f7f7 fbb2 	bl	8000190 <memchr>
 8008a2c:	9a04      	ldr	r2, [sp, #16]
 8008a2e:	b9d8      	cbnz	r0, 8008a68 <_vfiprintf_r+0x12c>
 8008a30:	06d1      	lsls	r1, r2, #27
 8008a32:	bf44      	itt	mi
 8008a34:	2320      	movmi	r3, #32
 8008a36:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a3a:	0713      	lsls	r3, r2, #28
 8008a3c:	bf44      	itt	mi
 8008a3e:	232b      	movmi	r3, #43	; 0x2b
 8008a40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a44:	f89a 3000 	ldrb.w	r3, [sl]
 8008a48:	2b2a      	cmp	r3, #42	; 0x2a
 8008a4a:	d015      	beq.n	8008a78 <_vfiprintf_r+0x13c>
 8008a4c:	9a07      	ldr	r2, [sp, #28]
 8008a4e:	4654      	mov	r4, sl
 8008a50:	2000      	movs	r0, #0
 8008a52:	f04f 0c0a 	mov.w	ip, #10
 8008a56:	4621      	mov	r1, r4
 8008a58:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a5c:	3b30      	subs	r3, #48	; 0x30
 8008a5e:	2b09      	cmp	r3, #9
 8008a60:	d94e      	bls.n	8008b00 <_vfiprintf_r+0x1c4>
 8008a62:	b1b0      	cbz	r0, 8008a92 <_vfiprintf_r+0x156>
 8008a64:	9207      	str	r2, [sp, #28]
 8008a66:	e014      	b.n	8008a92 <_vfiprintf_r+0x156>
 8008a68:	eba0 0308 	sub.w	r3, r0, r8
 8008a6c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a70:	4313      	orrs	r3, r2
 8008a72:	9304      	str	r3, [sp, #16]
 8008a74:	46a2      	mov	sl, r4
 8008a76:	e7d2      	b.n	8008a1e <_vfiprintf_r+0xe2>
 8008a78:	9b03      	ldr	r3, [sp, #12]
 8008a7a:	1d19      	adds	r1, r3, #4
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	9103      	str	r1, [sp, #12]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	bfbb      	ittet	lt
 8008a84:	425b      	neglt	r3, r3
 8008a86:	f042 0202 	orrlt.w	r2, r2, #2
 8008a8a:	9307      	strge	r3, [sp, #28]
 8008a8c:	9307      	strlt	r3, [sp, #28]
 8008a8e:	bfb8      	it	lt
 8008a90:	9204      	strlt	r2, [sp, #16]
 8008a92:	7823      	ldrb	r3, [r4, #0]
 8008a94:	2b2e      	cmp	r3, #46	; 0x2e
 8008a96:	d10c      	bne.n	8008ab2 <_vfiprintf_r+0x176>
 8008a98:	7863      	ldrb	r3, [r4, #1]
 8008a9a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a9c:	d135      	bne.n	8008b0a <_vfiprintf_r+0x1ce>
 8008a9e:	9b03      	ldr	r3, [sp, #12]
 8008aa0:	1d1a      	adds	r2, r3, #4
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	9203      	str	r2, [sp, #12]
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	bfb8      	it	lt
 8008aaa:	f04f 33ff 	movlt.w	r3, #4294967295
 8008aae:	3402      	adds	r4, #2
 8008ab0:	9305      	str	r3, [sp, #20]
 8008ab2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b98 <_vfiprintf_r+0x25c>
 8008ab6:	7821      	ldrb	r1, [r4, #0]
 8008ab8:	2203      	movs	r2, #3
 8008aba:	4650      	mov	r0, sl
 8008abc:	f7f7 fb68 	bl	8000190 <memchr>
 8008ac0:	b140      	cbz	r0, 8008ad4 <_vfiprintf_r+0x198>
 8008ac2:	2340      	movs	r3, #64	; 0x40
 8008ac4:	eba0 000a 	sub.w	r0, r0, sl
 8008ac8:	fa03 f000 	lsl.w	r0, r3, r0
 8008acc:	9b04      	ldr	r3, [sp, #16]
 8008ace:	4303      	orrs	r3, r0
 8008ad0:	3401      	adds	r4, #1
 8008ad2:	9304      	str	r3, [sp, #16]
 8008ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ad8:	482c      	ldr	r0, [pc, #176]	; (8008b8c <_vfiprintf_r+0x250>)
 8008ada:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ade:	2206      	movs	r2, #6
 8008ae0:	f7f7 fb56 	bl	8000190 <memchr>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d03f      	beq.n	8008b68 <_vfiprintf_r+0x22c>
 8008ae8:	4b29      	ldr	r3, [pc, #164]	; (8008b90 <_vfiprintf_r+0x254>)
 8008aea:	bb1b      	cbnz	r3, 8008b34 <_vfiprintf_r+0x1f8>
 8008aec:	9b03      	ldr	r3, [sp, #12]
 8008aee:	3307      	adds	r3, #7
 8008af0:	f023 0307 	bic.w	r3, r3, #7
 8008af4:	3308      	adds	r3, #8
 8008af6:	9303      	str	r3, [sp, #12]
 8008af8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008afa:	443b      	add	r3, r7
 8008afc:	9309      	str	r3, [sp, #36]	; 0x24
 8008afe:	e767      	b.n	80089d0 <_vfiprintf_r+0x94>
 8008b00:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b04:	460c      	mov	r4, r1
 8008b06:	2001      	movs	r0, #1
 8008b08:	e7a5      	b.n	8008a56 <_vfiprintf_r+0x11a>
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	3401      	adds	r4, #1
 8008b0e:	9305      	str	r3, [sp, #20]
 8008b10:	4619      	mov	r1, r3
 8008b12:	f04f 0c0a 	mov.w	ip, #10
 8008b16:	4620      	mov	r0, r4
 8008b18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b1c:	3a30      	subs	r2, #48	; 0x30
 8008b1e:	2a09      	cmp	r2, #9
 8008b20:	d903      	bls.n	8008b2a <_vfiprintf_r+0x1ee>
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d0c5      	beq.n	8008ab2 <_vfiprintf_r+0x176>
 8008b26:	9105      	str	r1, [sp, #20]
 8008b28:	e7c3      	b.n	8008ab2 <_vfiprintf_r+0x176>
 8008b2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b2e:	4604      	mov	r4, r0
 8008b30:	2301      	movs	r3, #1
 8008b32:	e7f0      	b.n	8008b16 <_vfiprintf_r+0x1da>
 8008b34:	ab03      	add	r3, sp, #12
 8008b36:	9300      	str	r3, [sp, #0]
 8008b38:	462a      	mov	r2, r5
 8008b3a:	4b16      	ldr	r3, [pc, #88]	; (8008b94 <_vfiprintf_r+0x258>)
 8008b3c:	a904      	add	r1, sp, #16
 8008b3e:	4630      	mov	r0, r6
 8008b40:	f7fd fdd8 	bl	80066f4 <_printf_float>
 8008b44:	4607      	mov	r7, r0
 8008b46:	1c78      	adds	r0, r7, #1
 8008b48:	d1d6      	bne.n	8008af8 <_vfiprintf_r+0x1bc>
 8008b4a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b4c:	07d9      	lsls	r1, r3, #31
 8008b4e:	d405      	bmi.n	8008b5c <_vfiprintf_r+0x220>
 8008b50:	89ab      	ldrh	r3, [r5, #12]
 8008b52:	059a      	lsls	r2, r3, #22
 8008b54:	d402      	bmi.n	8008b5c <_vfiprintf_r+0x220>
 8008b56:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b58:	f000 faaf 	bl	80090ba <__retarget_lock_release_recursive>
 8008b5c:	89ab      	ldrh	r3, [r5, #12]
 8008b5e:	065b      	lsls	r3, r3, #25
 8008b60:	f53f af12 	bmi.w	8008988 <_vfiprintf_r+0x4c>
 8008b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b66:	e711      	b.n	800898c <_vfiprintf_r+0x50>
 8008b68:	ab03      	add	r3, sp, #12
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	462a      	mov	r2, r5
 8008b6e:	4b09      	ldr	r3, [pc, #36]	; (8008b94 <_vfiprintf_r+0x258>)
 8008b70:	a904      	add	r1, sp, #16
 8008b72:	4630      	mov	r0, r6
 8008b74:	f7fe f862 	bl	8006c3c <_printf_i>
 8008b78:	e7e4      	b.n	8008b44 <_vfiprintf_r+0x208>
 8008b7a:	bf00      	nop
 8008b7c:	08009834 	.word	0x08009834
 8008b80:	08009854 	.word	0x08009854
 8008b84:	08009814 	.word	0x08009814
 8008b88:	080096bc 	.word	0x080096bc
 8008b8c:	080096c6 	.word	0x080096c6
 8008b90:	080066f5 	.word	0x080066f5
 8008b94:	08008919 	.word	0x08008919
 8008b98:	080096c2 	.word	0x080096c2

08008b9c <__swbuf_r>:
 8008b9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b9e:	460e      	mov	r6, r1
 8008ba0:	4614      	mov	r4, r2
 8008ba2:	4605      	mov	r5, r0
 8008ba4:	b118      	cbz	r0, 8008bae <__swbuf_r+0x12>
 8008ba6:	6983      	ldr	r3, [r0, #24]
 8008ba8:	b90b      	cbnz	r3, 8008bae <__swbuf_r+0x12>
 8008baa:	f000 f9e7 	bl	8008f7c <__sinit>
 8008bae:	4b21      	ldr	r3, [pc, #132]	; (8008c34 <__swbuf_r+0x98>)
 8008bb0:	429c      	cmp	r4, r3
 8008bb2:	d12b      	bne.n	8008c0c <__swbuf_r+0x70>
 8008bb4:	686c      	ldr	r4, [r5, #4]
 8008bb6:	69a3      	ldr	r3, [r4, #24]
 8008bb8:	60a3      	str	r3, [r4, #8]
 8008bba:	89a3      	ldrh	r3, [r4, #12]
 8008bbc:	071a      	lsls	r2, r3, #28
 8008bbe:	d52f      	bpl.n	8008c20 <__swbuf_r+0x84>
 8008bc0:	6923      	ldr	r3, [r4, #16]
 8008bc2:	b36b      	cbz	r3, 8008c20 <__swbuf_r+0x84>
 8008bc4:	6923      	ldr	r3, [r4, #16]
 8008bc6:	6820      	ldr	r0, [r4, #0]
 8008bc8:	1ac0      	subs	r0, r0, r3
 8008bca:	6963      	ldr	r3, [r4, #20]
 8008bcc:	b2f6      	uxtb	r6, r6
 8008bce:	4283      	cmp	r3, r0
 8008bd0:	4637      	mov	r7, r6
 8008bd2:	dc04      	bgt.n	8008bde <__swbuf_r+0x42>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	f000 f93c 	bl	8008e54 <_fflush_r>
 8008bdc:	bb30      	cbnz	r0, 8008c2c <__swbuf_r+0x90>
 8008bde:	68a3      	ldr	r3, [r4, #8]
 8008be0:	3b01      	subs	r3, #1
 8008be2:	60a3      	str	r3, [r4, #8]
 8008be4:	6823      	ldr	r3, [r4, #0]
 8008be6:	1c5a      	adds	r2, r3, #1
 8008be8:	6022      	str	r2, [r4, #0]
 8008bea:	701e      	strb	r6, [r3, #0]
 8008bec:	6963      	ldr	r3, [r4, #20]
 8008bee:	3001      	adds	r0, #1
 8008bf0:	4283      	cmp	r3, r0
 8008bf2:	d004      	beq.n	8008bfe <__swbuf_r+0x62>
 8008bf4:	89a3      	ldrh	r3, [r4, #12]
 8008bf6:	07db      	lsls	r3, r3, #31
 8008bf8:	d506      	bpl.n	8008c08 <__swbuf_r+0x6c>
 8008bfa:	2e0a      	cmp	r6, #10
 8008bfc:	d104      	bne.n	8008c08 <__swbuf_r+0x6c>
 8008bfe:	4621      	mov	r1, r4
 8008c00:	4628      	mov	r0, r5
 8008c02:	f000 f927 	bl	8008e54 <_fflush_r>
 8008c06:	b988      	cbnz	r0, 8008c2c <__swbuf_r+0x90>
 8008c08:	4638      	mov	r0, r7
 8008c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c0c:	4b0a      	ldr	r3, [pc, #40]	; (8008c38 <__swbuf_r+0x9c>)
 8008c0e:	429c      	cmp	r4, r3
 8008c10:	d101      	bne.n	8008c16 <__swbuf_r+0x7a>
 8008c12:	68ac      	ldr	r4, [r5, #8]
 8008c14:	e7cf      	b.n	8008bb6 <__swbuf_r+0x1a>
 8008c16:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <__swbuf_r+0xa0>)
 8008c18:	429c      	cmp	r4, r3
 8008c1a:	bf08      	it	eq
 8008c1c:	68ec      	ldreq	r4, [r5, #12]
 8008c1e:	e7ca      	b.n	8008bb6 <__swbuf_r+0x1a>
 8008c20:	4621      	mov	r1, r4
 8008c22:	4628      	mov	r0, r5
 8008c24:	f000 f81a 	bl	8008c5c <__swsetup_r>
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	d0cb      	beq.n	8008bc4 <__swbuf_r+0x28>
 8008c2c:	f04f 37ff 	mov.w	r7, #4294967295
 8008c30:	e7ea      	b.n	8008c08 <__swbuf_r+0x6c>
 8008c32:	bf00      	nop
 8008c34:	08009834 	.word	0x08009834
 8008c38:	08009854 	.word	0x08009854
 8008c3c:	08009814 	.word	0x08009814

08008c40 <__ascii_wctomb>:
 8008c40:	b149      	cbz	r1, 8008c56 <__ascii_wctomb+0x16>
 8008c42:	2aff      	cmp	r2, #255	; 0xff
 8008c44:	bf85      	ittet	hi
 8008c46:	238a      	movhi	r3, #138	; 0x8a
 8008c48:	6003      	strhi	r3, [r0, #0]
 8008c4a:	700a      	strbls	r2, [r1, #0]
 8008c4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008c50:	bf98      	it	ls
 8008c52:	2001      	movls	r0, #1
 8008c54:	4770      	bx	lr
 8008c56:	4608      	mov	r0, r1
 8008c58:	4770      	bx	lr
	...

08008c5c <__swsetup_r>:
 8008c5c:	4b32      	ldr	r3, [pc, #200]	; (8008d28 <__swsetup_r+0xcc>)
 8008c5e:	b570      	push	{r4, r5, r6, lr}
 8008c60:	681d      	ldr	r5, [r3, #0]
 8008c62:	4606      	mov	r6, r0
 8008c64:	460c      	mov	r4, r1
 8008c66:	b125      	cbz	r5, 8008c72 <__swsetup_r+0x16>
 8008c68:	69ab      	ldr	r3, [r5, #24]
 8008c6a:	b913      	cbnz	r3, 8008c72 <__swsetup_r+0x16>
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	f000 f985 	bl	8008f7c <__sinit>
 8008c72:	4b2e      	ldr	r3, [pc, #184]	; (8008d2c <__swsetup_r+0xd0>)
 8008c74:	429c      	cmp	r4, r3
 8008c76:	d10f      	bne.n	8008c98 <__swsetup_r+0x3c>
 8008c78:	686c      	ldr	r4, [r5, #4]
 8008c7a:	89a3      	ldrh	r3, [r4, #12]
 8008c7c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c80:	0719      	lsls	r1, r3, #28
 8008c82:	d42c      	bmi.n	8008cde <__swsetup_r+0x82>
 8008c84:	06dd      	lsls	r5, r3, #27
 8008c86:	d411      	bmi.n	8008cac <__swsetup_r+0x50>
 8008c88:	2309      	movs	r3, #9
 8008c8a:	6033      	str	r3, [r6, #0]
 8008c8c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c90:	81a3      	strh	r3, [r4, #12]
 8008c92:	f04f 30ff 	mov.w	r0, #4294967295
 8008c96:	e03e      	b.n	8008d16 <__swsetup_r+0xba>
 8008c98:	4b25      	ldr	r3, [pc, #148]	; (8008d30 <__swsetup_r+0xd4>)
 8008c9a:	429c      	cmp	r4, r3
 8008c9c:	d101      	bne.n	8008ca2 <__swsetup_r+0x46>
 8008c9e:	68ac      	ldr	r4, [r5, #8]
 8008ca0:	e7eb      	b.n	8008c7a <__swsetup_r+0x1e>
 8008ca2:	4b24      	ldr	r3, [pc, #144]	; (8008d34 <__swsetup_r+0xd8>)
 8008ca4:	429c      	cmp	r4, r3
 8008ca6:	bf08      	it	eq
 8008ca8:	68ec      	ldreq	r4, [r5, #12]
 8008caa:	e7e6      	b.n	8008c7a <__swsetup_r+0x1e>
 8008cac:	0758      	lsls	r0, r3, #29
 8008cae:	d512      	bpl.n	8008cd6 <__swsetup_r+0x7a>
 8008cb0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cb2:	b141      	cbz	r1, 8008cc6 <__swsetup_r+0x6a>
 8008cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008cb8:	4299      	cmp	r1, r3
 8008cba:	d002      	beq.n	8008cc2 <__swsetup_r+0x66>
 8008cbc:	4630      	mov	r0, r6
 8008cbe:	f7ff fb31 	bl	8008324 <_free_r>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	6363      	str	r3, [r4, #52]	; 0x34
 8008cc6:	89a3      	ldrh	r3, [r4, #12]
 8008cc8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008ccc:	81a3      	strh	r3, [r4, #12]
 8008cce:	2300      	movs	r3, #0
 8008cd0:	6063      	str	r3, [r4, #4]
 8008cd2:	6923      	ldr	r3, [r4, #16]
 8008cd4:	6023      	str	r3, [r4, #0]
 8008cd6:	89a3      	ldrh	r3, [r4, #12]
 8008cd8:	f043 0308 	orr.w	r3, r3, #8
 8008cdc:	81a3      	strh	r3, [r4, #12]
 8008cde:	6923      	ldr	r3, [r4, #16]
 8008ce0:	b94b      	cbnz	r3, 8008cf6 <__swsetup_r+0x9a>
 8008ce2:	89a3      	ldrh	r3, [r4, #12]
 8008ce4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ce8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cec:	d003      	beq.n	8008cf6 <__swsetup_r+0x9a>
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	f000 fa09 	bl	8009108 <__smakebuf_r>
 8008cf6:	89a0      	ldrh	r0, [r4, #12]
 8008cf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008cfc:	f010 0301 	ands.w	r3, r0, #1
 8008d00:	d00a      	beq.n	8008d18 <__swsetup_r+0xbc>
 8008d02:	2300      	movs	r3, #0
 8008d04:	60a3      	str	r3, [r4, #8]
 8008d06:	6963      	ldr	r3, [r4, #20]
 8008d08:	425b      	negs	r3, r3
 8008d0a:	61a3      	str	r3, [r4, #24]
 8008d0c:	6923      	ldr	r3, [r4, #16]
 8008d0e:	b943      	cbnz	r3, 8008d22 <__swsetup_r+0xc6>
 8008d10:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008d14:	d1ba      	bne.n	8008c8c <__swsetup_r+0x30>
 8008d16:	bd70      	pop	{r4, r5, r6, pc}
 8008d18:	0781      	lsls	r1, r0, #30
 8008d1a:	bf58      	it	pl
 8008d1c:	6963      	ldrpl	r3, [r4, #20]
 8008d1e:	60a3      	str	r3, [r4, #8]
 8008d20:	e7f4      	b.n	8008d0c <__swsetup_r+0xb0>
 8008d22:	2000      	movs	r0, #0
 8008d24:	e7f7      	b.n	8008d16 <__swsetup_r+0xba>
 8008d26:	bf00      	nop
 8008d28:	20000010 	.word	0x20000010
 8008d2c:	08009834 	.word	0x08009834
 8008d30:	08009854 	.word	0x08009854
 8008d34:	08009814 	.word	0x08009814

08008d38 <abort>:
 8008d38:	b508      	push	{r3, lr}
 8008d3a:	2006      	movs	r0, #6
 8008d3c:	f000 fa54 	bl	80091e8 <raise>
 8008d40:	2001      	movs	r0, #1
 8008d42:	f7f8 fdbb 	bl	80018bc <_exit>
	...

08008d48 <__sflush_r>:
 8008d48:	898a      	ldrh	r2, [r1, #12]
 8008d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d4e:	4605      	mov	r5, r0
 8008d50:	0710      	lsls	r0, r2, #28
 8008d52:	460c      	mov	r4, r1
 8008d54:	d458      	bmi.n	8008e08 <__sflush_r+0xc0>
 8008d56:	684b      	ldr	r3, [r1, #4]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	dc05      	bgt.n	8008d68 <__sflush_r+0x20>
 8008d5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	dc02      	bgt.n	8008d68 <__sflush_r+0x20>
 8008d62:	2000      	movs	r0, #0
 8008d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d6a:	2e00      	cmp	r6, #0
 8008d6c:	d0f9      	beq.n	8008d62 <__sflush_r+0x1a>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d74:	682f      	ldr	r7, [r5, #0]
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	d032      	beq.n	8008de0 <__sflush_r+0x98>
 8008d7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d7c:	89a3      	ldrh	r3, [r4, #12]
 8008d7e:	075a      	lsls	r2, r3, #29
 8008d80:	d505      	bpl.n	8008d8e <__sflush_r+0x46>
 8008d82:	6863      	ldr	r3, [r4, #4]
 8008d84:	1ac0      	subs	r0, r0, r3
 8008d86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d88:	b10b      	cbz	r3, 8008d8e <__sflush_r+0x46>
 8008d8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d8c:	1ac0      	subs	r0, r0, r3
 8008d8e:	2300      	movs	r3, #0
 8008d90:	4602      	mov	r2, r0
 8008d92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d94:	6a21      	ldr	r1, [r4, #32]
 8008d96:	4628      	mov	r0, r5
 8008d98:	47b0      	blx	r6
 8008d9a:	1c43      	adds	r3, r0, #1
 8008d9c:	89a3      	ldrh	r3, [r4, #12]
 8008d9e:	d106      	bne.n	8008dae <__sflush_r+0x66>
 8008da0:	6829      	ldr	r1, [r5, #0]
 8008da2:	291d      	cmp	r1, #29
 8008da4:	d82c      	bhi.n	8008e00 <__sflush_r+0xb8>
 8008da6:	4a2a      	ldr	r2, [pc, #168]	; (8008e50 <__sflush_r+0x108>)
 8008da8:	40ca      	lsrs	r2, r1
 8008daa:	07d6      	lsls	r6, r2, #31
 8008dac:	d528      	bpl.n	8008e00 <__sflush_r+0xb8>
 8008dae:	2200      	movs	r2, #0
 8008db0:	6062      	str	r2, [r4, #4]
 8008db2:	04d9      	lsls	r1, r3, #19
 8008db4:	6922      	ldr	r2, [r4, #16]
 8008db6:	6022      	str	r2, [r4, #0]
 8008db8:	d504      	bpl.n	8008dc4 <__sflush_r+0x7c>
 8008dba:	1c42      	adds	r2, r0, #1
 8008dbc:	d101      	bne.n	8008dc2 <__sflush_r+0x7a>
 8008dbe:	682b      	ldr	r3, [r5, #0]
 8008dc0:	b903      	cbnz	r3, 8008dc4 <__sflush_r+0x7c>
 8008dc2:	6560      	str	r0, [r4, #84]	; 0x54
 8008dc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dc6:	602f      	str	r7, [r5, #0]
 8008dc8:	2900      	cmp	r1, #0
 8008dca:	d0ca      	beq.n	8008d62 <__sflush_r+0x1a>
 8008dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dd0:	4299      	cmp	r1, r3
 8008dd2:	d002      	beq.n	8008dda <__sflush_r+0x92>
 8008dd4:	4628      	mov	r0, r5
 8008dd6:	f7ff faa5 	bl	8008324 <_free_r>
 8008dda:	2000      	movs	r0, #0
 8008ddc:	6360      	str	r0, [r4, #52]	; 0x34
 8008dde:	e7c1      	b.n	8008d64 <__sflush_r+0x1c>
 8008de0:	6a21      	ldr	r1, [r4, #32]
 8008de2:	2301      	movs	r3, #1
 8008de4:	4628      	mov	r0, r5
 8008de6:	47b0      	blx	r6
 8008de8:	1c41      	adds	r1, r0, #1
 8008dea:	d1c7      	bne.n	8008d7c <__sflush_r+0x34>
 8008dec:	682b      	ldr	r3, [r5, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d0c4      	beq.n	8008d7c <__sflush_r+0x34>
 8008df2:	2b1d      	cmp	r3, #29
 8008df4:	d001      	beq.n	8008dfa <__sflush_r+0xb2>
 8008df6:	2b16      	cmp	r3, #22
 8008df8:	d101      	bne.n	8008dfe <__sflush_r+0xb6>
 8008dfa:	602f      	str	r7, [r5, #0]
 8008dfc:	e7b1      	b.n	8008d62 <__sflush_r+0x1a>
 8008dfe:	89a3      	ldrh	r3, [r4, #12]
 8008e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e04:	81a3      	strh	r3, [r4, #12]
 8008e06:	e7ad      	b.n	8008d64 <__sflush_r+0x1c>
 8008e08:	690f      	ldr	r7, [r1, #16]
 8008e0a:	2f00      	cmp	r7, #0
 8008e0c:	d0a9      	beq.n	8008d62 <__sflush_r+0x1a>
 8008e0e:	0793      	lsls	r3, r2, #30
 8008e10:	680e      	ldr	r6, [r1, #0]
 8008e12:	bf08      	it	eq
 8008e14:	694b      	ldreq	r3, [r1, #20]
 8008e16:	600f      	str	r7, [r1, #0]
 8008e18:	bf18      	it	ne
 8008e1a:	2300      	movne	r3, #0
 8008e1c:	eba6 0807 	sub.w	r8, r6, r7
 8008e20:	608b      	str	r3, [r1, #8]
 8008e22:	f1b8 0f00 	cmp.w	r8, #0
 8008e26:	dd9c      	ble.n	8008d62 <__sflush_r+0x1a>
 8008e28:	6a21      	ldr	r1, [r4, #32]
 8008e2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e2c:	4643      	mov	r3, r8
 8008e2e:	463a      	mov	r2, r7
 8008e30:	4628      	mov	r0, r5
 8008e32:	47b0      	blx	r6
 8008e34:	2800      	cmp	r0, #0
 8008e36:	dc06      	bgt.n	8008e46 <__sflush_r+0xfe>
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e3e:	81a3      	strh	r3, [r4, #12]
 8008e40:	f04f 30ff 	mov.w	r0, #4294967295
 8008e44:	e78e      	b.n	8008d64 <__sflush_r+0x1c>
 8008e46:	4407      	add	r7, r0
 8008e48:	eba8 0800 	sub.w	r8, r8, r0
 8008e4c:	e7e9      	b.n	8008e22 <__sflush_r+0xda>
 8008e4e:	bf00      	nop
 8008e50:	20400001 	.word	0x20400001

08008e54 <_fflush_r>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	690b      	ldr	r3, [r1, #16]
 8008e58:	4605      	mov	r5, r0
 8008e5a:	460c      	mov	r4, r1
 8008e5c:	b913      	cbnz	r3, 8008e64 <_fflush_r+0x10>
 8008e5e:	2500      	movs	r5, #0
 8008e60:	4628      	mov	r0, r5
 8008e62:	bd38      	pop	{r3, r4, r5, pc}
 8008e64:	b118      	cbz	r0, 8008e6e <_fflush_r+0x1a>
 8008e66:	6983      	ldr	r3, [r0, #24]
 8008e68:	b90b      	cbnz	r3, 8008e6e <_fflush_r+0x1a>
 8008e6a:	f000 f887 	bl	8008f7c <__sinit>
 8008e6e:	4b14      	ldr	r3, [pc, #80]	; (8008ec0 <_fflush_r+0x6c>)
 8008e70:	429c      	cmp	r4, r3
 8008e72:	d11b      	bne.n	8008eac <_fflush_r+0x58>
 8008e74:	686c      	ldr	r4, [r5, #4]
 8008e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d0ef      	beq.n	8008e5e <_fflush_r+0xa>
 8008e7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e80:	07d0      	lsls	r0, r2, #31
 8008e82:	d404      	bmi.n	8008e8e <_fflush_r+0x3a>
 8008e84:	0599      	lsls	r1, r3, #22
 8008e86:	d402      	bmi.n	8008e8e <_fflush_r+0x3a>
 8008e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e8a:	f000 f915 	bl	80090b8 <__retarget_lock_acquire_recursive>
 8008e8e:	4628      	mov	r0, r5
 8008e90:	4621      	mov	r1, r4
 8008e92:	f7ff ff59 	bl	8008d48 <__sflush_r>
 8008e96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e98:	07da      	lsls	r2, r3, #31
 8008e9a:	4605      	mov	r5, r0
 8008e9c:	d4e0      	bmi.n	8008e60 <_fflush_r+0xc>
 8008e9e:	89a3      	ldrh	r3, [r4, #12]
 8008ea0:	059b      	lsls	r3, r3, #22
 8008ea2:	d4dd      	bmi.n	8008e60 <_fflush_r+0xc>
 8008ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ea6:	f000 f908 	bl	80090ba <__retarget_lock_release_recursive>
 8008eaa:	e7d9      	b.n	8008e60 <_fflush_r+0xc>
 8008eac:	4b05      	ldr	r3, [pc, #20]	; (8008ec4 <_fflush_r+0x70>)
 8008eae:	429c      	cmp	r4, r3
 8008eb0:	d101      	bne.n	8008eb6 <_fflush_r+0x62>
 8008eb2:	68ac      	ldr	r4, [r5, #8]
 8008eb4:	e7df      	b.n	8008e76 <_fflush_r+0x22>
 8008eb6:	4b04      	ldr	r3, [pc, #16]	; (8008ec8 <_fflush_r+0x74>)
 8008eb8:	429c      	cmp	r4, r3
 8008eba:	bf08      	it	eq
 8008ebc:	68ec      	ldreq	r4, [r5, #12]
 8008ebe:	e7da      	b.n	8008e76 <_fflush_r+0x22>
 8008ec0:	08009834 	.word	0x08009834
 8008ec4:	08009854 	.word	0x08009854
 8008ec8:	08009814 	.word	0x08009814

08008ecc <std>:
 8008ecc:	2300      	movs	r3, #0
 8008ece:	b510      	push	{r4, lr}
 8008ed0:	4604      	mov	r4, r0
 8008ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8008ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008eda:	6083      	str	r3, [r0, #8]
 8008edc:	8181      	strh	r1, [r0, #12]
 8008ede:	6643      	str	r3, [r0, #100]	; 0x64
 8008ee0:	81c2      	strh	r2, [r0, #14]
 8008ee2:	6183      	str	r3, [r0, #24]
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	2208      	movs	r2, #8
 8008ee8:	305c      	adds	r0, #92	; 0x5c
 8008eea:	f7fd fb5b 	bl	80065a4 <memset>
 8008eee:	4b05      	ldr	r3, [pc, #20]	; (8008f04 <std+0x38>)
 8008ef0:	6263      	str	r3, [r4, #36]	; 0x24
 8008ef2:	4b05      	ldr	r3, [pc, #20]	; (8008f08 <std+0x3c>)
 8008ef4:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ef6:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <std+0x40>)
 8008ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008efa:	4b05      	ldr	r3, [pc, #20]	; (8008f10 <std+0x44>)
 8008efc:	6224      	str	r4, [r4, #32]
 8008efe:	6323      	str	r3, [r4, #48]	; 0x30
 8008f00:	bd10      	pop	{r4, pc}
 8008f02:	bf00      	nop
 8008f04:	08009221 	.word	0x08009221
 8008f08:	08009243 	.word	0x08009243
 8008f0c:	0800927b 	.word	0x0800927b
 8008f10:	0800929f 	.word	0x0800929f

08008f14 <_cleanup_r>:
 8008f14:	4901      	ldr	r1, [pc, #4]	; (8008f1c <_cleanup_r+0x8>)
 8008f16:	f000 b8af 	b.w	8009078 <_fwalk_reent>
 8008f1a:	bf00      	nop
 8008f1c:	08008e55 	.word	0x08008e55

08008f20 <__sfmoreglue>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	2268      	movs	r2, #104	; 0x68
 8008f24:	1e4d      	subs	r5, r1, #1
 8008f26:	4355      	muls	r5, r2
 8008f28:	460e      	mov	r6, r1
 8008f2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f2e:	f7ff fa65 	bl	80083fc <_malloc_r>
 8008f32:	4604      	mov	r4, r0
 8008f34:	b140      	cbz	r0, 8008f48 <__sfmoreglue+0x28>
 8008f36:	2100      	movs	r1, #0
 8008f38:	e9c0 1600 	strd	r1, r6, [r0]
 8008f3c:	300c      	adds	r0, #12
 8008f3e:	60a0      	str	r0, [r4, #8]
 8008f40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f44:	f7fd fb2e 	bl	80065a4 <memset>
 8008f48:	4620      	mov	r0, r4
 8008f4a:	bd70      	pop	{r4, r5, r6, pc}

08008f4c <__sfp_lock_acquire>:
 8008f4c:	4801      	ldr	r0, [pc, #4]	; (8008f54 <__sfp_lock_acquire+0x8>)
 8008f4e:	f000 b8b3 	b.w	80090b8 <__retarget_lock_acquire_recursive>
 8008f52:	bf00      	nop
 8008f54:	20000619 	.word	0x20000619

08008f58 <__sfp_lock_release>:
 8008f58:	4801      	ldr	r0, [pc, #4]	; (8008f60 <__sfp_lock_release+0x8>)
 8008f5a:	f000 b8ae 	b.w	80090ba <__retarget_lock_release_recursive>
 8008f5e:	bf00      	nop
 8008f60:	20000619 	.word	0x20000619

08008f64 <__sinit_lock_acquire>:
 8008f64:	4801      	ldr	r0, [pc, #4]	; (8008f6c <__sinit_lock_acquire+0x8>)
 8008f66:	f000 b8a7 	b.w	80090b8 <__retarget_lock_acquire_recursive>
 8008f6a:	bf00      	nop
 8008f6c:	2000061a 	.word	0x2000061a

08008f70 <__sinit_lock_release>:
 8008f70:	4801      	ldr	r0, [pc, #4]	; (8008f78 <__sinit_lock_release+0x8>)
 8008f72:	f000 b8a2 	b.w	80090ba <__retarget_lock_release_recursive>
 8008f76:	bf00      	nop
 8008f78:	2000061a 	.word	0x2000061a

08008f7c <__sinit>:
 8008f7c:	b510      	push	{r4, lr}
 8008f7e:	4604      	mov	r4, r0
 8008f80:	f7ff fff0 	bl	8008f64 <__sinit_lock_acquire>
 8008f84:	69a3      	ldr	r3, [r4, #24]
 8008f86:	b11b      	cbz	r3, 8008f90 <__sinit+0x14>
 8008f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f8c:	f7ff bff0 	b.w	8008f70 <__sinit_lock_release>
 8008f90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f94:	6523      	str	r3, [r4, #80]	; 0x50
 8008f96:	4b13      	ldr	r3, [pc, #76]	; (8008fe4 <__sinit+0x68>)
 8008f98:	4a13      	ldr	r2, [pc, #76]	; (8008fe8 <__sinit+0x6c>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f9e:	42a3      	cmp	r3, r4
 8008fa0:	bf04      	itt	eq
 8008fa2:	2301      	moveq	r3, #1
 8008fa4:	61a3      	streq	r3, [r4, #24]
 8008fa6:	4620      	mov	r0, r4
 8008fa8:	f000 f820 	bl	8008fec <__sfp>
 8008fac:	6060      	str	r0, [r4, #4]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f000 f81c 	bl	8008fec <__sfp>
 8008fb4:	60a0      	str	r0, [r4, #8]
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f000 f818 	bl	8008fec <__sfp>
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	60e0      	str	r0, [r4, #12]
 8008fc0:	2104      	movs	r1, #4
 8008fc2:	6860      	ldr	r0, [r4, #4]
 8008fc4:	f7ff ff82 	bl	8008ecc <std>
 8008fc8:	68a0      	ldr	r0, [r4, #8]
 8008fca:	2201      	movs	r2, #1
 8008fcc:	2109      	movs	r1, #9
 8008fce:	f7ff ff7d 	bl	8008ecc <std>
 8008fd2:	68e0      	ldr	r0, [r4, #12]
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	2112      	movs	r1, #18
 8008fd8:	f7ff ff78 	bl	8008ecc <std>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	61a3      	str	r3, [r4, #24]
 8008fe0:	e7d2      	b.n	8008f88 <__sinit+0xc>
 8008fe2:	bf00      	nop
 8008fe4:	0800949c 	.word	0x0800949c
 8008fe8:	08008f15 	.word	0x08008f15

08008fec <__sfp>:
 8008fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fee:	4607      	mov	r7, r0
 8008ff0:	f7ff ffac 	bl	8008f4c <__sfp_lock_acquire>
 8008ff4:	4b1e      	ldr	r3, [pc, #120]	; (8009070 <__sfp+0x84>)
 8008ff6:	681e      	ldr	r6, [r3, #0]
 8008ff8:	69b3      	ldr	r3, [r6, #24]
 8008ffa:	b913      	cbnz	r3, 8009002 <__sfp+0x16>
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	f7ff ffbd 	bl	8008f7c <__sinit>
 8009002:	3648      	adds	r6, #72	; 0x48
 8009004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009008:	3b01      	subs	r3, #1
 800900a:	d503      	bpl.n	8009014 <__sfp+0x28>
 800900c:	6833      	ldr	r3, [r6, #0]
 800900e:	b30b      	cbz	r3, 8009054 <__sfp+0x68>
 8009010:	6836      	ldr	r6, [r6, #0]
 8009012:	e7f7      	b.n	8009004 <__sfp+0x18>
 8009014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009018:	b9d5      	cbnz	r5, 8009050 <__sfp+0x64>
 800901a:	4b16      	ldr	r3, [pc, #88]	; (8009074 <__sfp+0x88>)
 800901c:	60e3      	str	r3, [r4, #12]
 800901e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009022:	6665      	str	r5, [r4, #100]	; 0x64
 8009024:	f000 f847 	bl	80090b6 <__retarget_lock_init_recursive>
 8009028:	f7ff ff96 	bl	8008f58 <__sfp_lock_release>
 800902c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009030:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009034:	6025      	str	r5, [r4, #0]
 8009036:	61a5      	str	r5, [r4, #24]
 8009038:	2208      	movs	r2, #8
 800903a:	4629      	mov	r1, r5
 800903c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009040:	f7fd fab0 	bl	80065a4 <memset>
 8009044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800904c:	4620      	mov	r0, r4
 800904e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009050:	3468      	adds	r4, #104	; 0x68
 8009052:	e7d9      	b.n	8009008 <__sfp+0x1c>
 8009054:	2104      	movs	r1, #4
 8009056:	4638      	mov	r0, r7
 8009058:	f7ff ff62 	bl	8008f20 <__sfmoreglue>
 800905c:	4604      	mov	r4, r0
 800905e:	6030      	str	r0, [r6, #0]
 8009060:	2800      	cmp	r0, #0
 8009062:	d1d5      	bne.n	8009010 <__sfp+0x24>
 8009064:	f7ff ff78 	bl	8008f58 <__sfp_lock_release>
 8009068:	230c      	movs	r3, #12
 800906a:	603b      	str	r3, [r7, #0]
 800906c:	e7ee      	b.n	800904c <__sfp+0x60>
 800906e:	bf00      	nop
 8009070:	0800949c 	.word	0x0800949c
 8009074:	ffff0001 	.word	0xffff0001

08009078 <_fwalk_reent>:
 8009078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800907c:	4606      	mov	r6, r0
 800907e:	4688      	mov	r8, r1
 8009080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009084:	2700      	movs	r7, #0
 8009086:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800908a:	f1b9 0901 	subs.w	r9, r9, #1
 800908e:	d505      	bpl.n	800909c <_fwalk_reent+0x24>
 8009090:	6824      	ldr	r4, [r4, #0]
 8009092:	2c00      	cmp	r4, #0
 8009094:	d1f7      	bne.n	8009086 <_fwalk_reent+0xe>
 8009096:	4638      	mov	r0, r7
 8009098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800909c:	89ab      	ldrh	r3, [r5, #12]
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d907      	bls.n	80090b2 <_fwalk_reent+0x3a>
 80090a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090a6:	3301      	adds	r3, #1
 80090a8:	d003      	beq.n	80090b2 <_fwalk_reent+0x3a>
 80090aa:	4629      	mov	r1, r5
 80090ac:	4630      	mov	r0, r6
 80090ae:	47c0      	blx	r8
 80090b0:	4307      	orrs	r7, r0
 80090b2:	3568      	adds	r5, #104	; 0x68
 80090b4:	e7e9      	b.n	800908a <_fwalk_reent+0x12>

080090b6 <__retarget_lock_init_recursive>:
 80090b6:	4770      	bx	lr

080090b8 <__retarget_lock_acquire_recursive>:
 80090b8:	4770      	bx	lr

080090ba <__retarget_lock_release_recursive>:
 80090ba:	4770      	bx	lr

080090bc <__swhatbuf_r>:
 80090bc:	b570      	push	{r4, r5, r6, lr}
 80090be:	460e      	mov	r6, r1
 80090c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c4:	2900      	cmp	r1, #0
 80090c6:	b096      	sub	sp, #88	; 0x58
 80090c8:	4614      	mov	r4, r2
 80090ca:	461d      	mov	r5, r3
 80090cc:	da08      	bge.n	80090e0 <__swhatbuf_r+0x24>
 80090ce:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	602a      	str	r2, [r5, #0]
 80090d6:	061a      	lsls	r2, r3, #24
 80090d8:	d410      	bmi.n	80090fc <__swhatbuf_r+0x40>
 80090da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090de:	e00e      	b.n	80090fe <__swhatbuf_r+0x42>
 80090e0:	466a      	mov	r2, sp
 80090e2:	f000 f903 	bl	80092ec <_fstat_r>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	dbf1      	blt.n	80090ce <__swhatbuf_r+0x12>
 80090ea:	9a01      	ldr	r2, [sp, #4]
 80090ec:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090f0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090f4:	425a      	negs	r2, r3
 80090f6:	415a      	adcs	r2, r3
 80090f8:	602a      	str	r2, [r5, #0]
 80090fa:	e7ee      	b.n	80090da <__swhatbuf_r+0x1e>
 80090fc:	2340      	movs	r3, #64	; 0x40
 80090fe:	2000      	movs	r0, #0
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	b016      	add	sp, #88	; 0x58
 8009104:	bd70      	pop	{r4, r5, r6, pc}
	...

08009108 <__smakebuf_r>:
 8009108:	898b      	ldrh	r3, [r1, #12]
 800910a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800910c:	079d      	lsls	r5, r3, #30
 800910e:	4606      	mov	r6, r0
 8009110:	460c      	mov	r4, r1
 8009112:	d507      	bpl.n	8009124 <__smakebuf_r+0x1c>
 8009114:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009118:	6023      	str	r3, [r4, #0]
 800911a:	6123      	str	r3, [r4, #16]
 800911c:	2301      	movs	r3, #1
 800911e:	6163      	str	r3, [r4, #20]
 8009120:	b002      	add	sp, #8
 8009122:	bd70      	pop	{r4, r5, r6, pc}
 8009124:	ab01      	add	r3, sp, #4
 8009126:	466a      	mov	r2, sp
 8009128:	f7ff ffc8 	bl	80090bc <__swhatbuf_r>
 800912c:	9900      	ldr	r1, [sp, #0]
 800912e:	4605      	mov	r5, r0
 8009130:	4630      	mov	r0, r6
 8009132:	f7ff f963 	bl	80083fc <_malloc_r>
 8009136:	b948      	cbnz	r0, 800914c <__smakebuf_r+0x44>
 8009138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800913c:	059a      	lsls	r2, r3, #22
 800913e:	d4ef      	bmi.n	8009120 <__smakebuf_r+0x18>
 8009140:	f023 0303 	bic.w	r3, r3, #3
 8009144:	f043 0302 	orr.w	r3, r3, #2
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	e7e3      	b.n	8009114 <__smakebuf_r+0xc>
 800914c:	4b0d      	ldr	r3, [pc, #52]	; (8009184 <__smakebuf_r+0x7c>)
 800914e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	6020      	str	r0, [r4, #0]
 8009154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009158:	81a3      	strh	r3, [r4, #12]
 800915a:	9b00      	ldr	r3, [sp, #0]
 800915c:	6163      	str	r3, [r4, #20]
 800915e:	9b01      	ldr	r3, [sp, #4]
 8009160:	6120      	str	r0, [r4, #16]
 8009162:	b15b      	cbz	r3, 800917c <__smakebuf_r+0x74>
 8009164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009168:	4630      	mov	r0, r6
 800916a:	f000 f8d1 	bl	8009310 <_isatty_r>
 800916e:	b128      	cbz	r0, 800917c <__smakebuf_r+0x74>
 8009170:	89a3      	ldrh	r3, [r4, #12]
 8009172:	f023 0303 	bic.w	r3, r3, #3
 8009176:	f043 0301 	orr.w	r3, r3, #1
 800917a:	81a3      	strh	r3, [r4, #12]
 800917c:	89a0      	ldrh	r0, [r4, #12]
 800917e:	4305      	orrs	r5, r0
 8009180:	81a5      	strh	r5, [r4, #12]
 8009182:	e7cd      	b.n	8009120 <__smakebuf_r+0x18>
 8009184:	08008f15 	.word	0x08008f15

08009188 <_malloc_usable_size_r>:
 8009188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800918c:	1f18      	subs	r0, r3, #4
 800918e:	2b00      	cmp	r3, #0
 8009190:	bfbc      	itt	lt
 8009192:	580b      	ldrlt	r3, [r1, r0]
 8009194:	18c0      	addlt	r0, r0, r3
 8009196:	4770      	bx	lr

08009198 <_raise_r>:
 8009198:	291f      	cmp	r1, #31
 800919a:	b538      	push	{r3, r4, r5, lr}
 800919c:	4604      	mov	r4, r0
 800919e:	460d      	mov	r5, r1
 80091a0:	d904      	bls.n	80091ac <_raise_r+0x14>
 80091a2:	2316      	movs	r3, #22
 80091a4:	6003      	str	r3, [r0, #0]
 80091a6:	f04f 30ff 	mov.w	r0, #4294967295
 80091aa:	bd38      	pop	{r3, r4, r5, pc}
 80091ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80091ae:	b112      	cbz	r2, 80091b6 <_raise_r+0x1e>
 80091b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091b4:	b94b      	cbnz	r3, 80091ca <_raise_r+0x32>
 80091b6:	4620      	mov	r0, r4
 80091b8:	f000 f830 	bl	800921c <_getpid_r>
 80091bc:	462a      	mov	r2, r5
 80091be:	4601      	mov	r1, r0
 80091c0:	4620      	mov	r0, r4
 80091c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091c6:	f000 b817 	b.w	80091f8 <_kill_r>
 80091ca:	2b01      	cmp	r3, #1
 80091cc:	d00a      	beq.n	80091e4 <_raise_r+0x4c>
 80091ce:	1c59      	adds	r1, r3, #1
 80091d0:	d103      	bne.n	80091da <_raise_r+0x42>
 80091d2:	2316      	movs	r3, #22
 80091d4:	6003      	str	r3, [r0, #0]
 80091d6:	2001      	movs	r0, #1
 80091d8:	e7e7      	b.n	80091aa <_raise_r+0x12>
 80091da:	2400      	movs	r4, #0
 80091dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091e0:	4628      	mov	r0, r5
 80091e2:	4798      	blx	r3
 80091e4:	2000      	movs	r0, #0
 80091e6:	e7e0      	b.n	80091aa <_raise_r+0x12>

080091e8 <raise>:
 80091e8:	4b02      	ldr	r3, [pc, #8]	; (80091f4 <raise+0xc>)
 80091ea:	4601      	mov	r1, r0
 80091ec:	6818      	ldr	r0, [r3, #0]
 80091ee:	f7ff bfd3 	b.w	8009198 <_raise_r>
 80091f2:	bf00      	nop
 80091f4:	20000010 	.word	0x20000010

080091f8 <_kill_r>:
 80091f8:	b538      	push	{r3, r4, r5, lr}
 80091fa:	4d07      	ldr	r5, [pc, #28]	; (8009218 <_kill_r+0x20>)
 80091fc:	2300      	movs	r3, #0
 80091fe:	4604      	mov	r4, r0
 8009200:	4608      	mov	r0, r1
 8009202:	4611      	mov	r1, r2
 8009204:	602b      	str	r3, [r5, #0]
 8009206:	f7f8 fb49 	bl	800189c <_kill>
 800920a:	1c43      	adds	r3, r0, #1
 800920c:	d102      	bne.n	8009214 <_kill_r+0x1c>
 800920e:	682b      	ldr	r3, [r5, #0]
 8009210:	b103      	cbz	r3, 8009214 <_kill_r+0x1c>
 8009212:	6023      	str	r3, [r4, #0]
 8009214:	bd38      	pop	{r3, r4, r5, pc}
 8009216:	bf00      	nop
 8009218:	20000614 	.word	0x20000614

0800921c <_getpid_r>:
 800921c:	f7f8 bb36 	b.w	800188c <_getpid>

08009220 <__sread>:
 8009220:	b510      	push	{r4, lr}
 8009222:	460c      	mov	r4, r1
 8009224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009228:	f000 f894 	bl	8009354 <_read_r>
 800922c:	2800      	cmp	r0, #0
 800922e:	bfab      	itete	ge
 8009230:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009232:	89a3      	ldrhlt	r3, [r4, #12]
 8009234:	181b      	addge	r3, r3, r0
 8009236:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800923a:	bfac      	ite	ge
 800923c:	6563      	strge	r3, [r4, #84]	; 0x54
 800923e:	81a3      	strhlt	r3, [r4, #12]
 8009240:	bd10      	pop	{r4, pc}

08009242 <__swrite>:
 8009242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009246:	461f      	mov	r7, r3
 8009248:	898b      	ldrh	r3, [r1, #12]
 800924a:	05db      	lsls	r3, r3, #23
 800924c:	4605      	mov	r5, r0
 800924e:	460c      	mov	r4, r1
 8009250:	4616      	mov	r6, r2
 8009252:	d505      	bpl.n	8009260 <__swrite+0x1e>
 8009254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009258:	2302      	movs	r3, #2
 800925a:	2200      	movs	r2, #0
 800925c:	f000 f868 	bl	8009330 <_lseek_r>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009266:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	4632      	mov	r2, r6
 800926e:	463b      	mov	r3, r7
 8009270:	4628      	mov	r0, r5
 8009272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009276:	f000 b817 	b.w	80092a8 <_write_r>

0800927a <__sseek>:
 800927a:	b510      	push	{r4, lr}
 800927c:	460c      	mov	r4, r1
 800927e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009282:	f000 f855 	bl	8009330 <_lseek_r>
 8009286:	1c43      	adds	r3, r0, #1
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	bf15      	itete	ne
 800928c:	6560      	strne	r0, [r4, #84]	; 0x54
 800928e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009292:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009296:	81a3      	strheq	r3, [r4, #12]
 8009298:	bf18      	it	ne
 800929a:	81a3      	strhne	r3, [r4, #12]
 800929c:	bd10      	pop	{r4, pc}

0800929e <__sclose>:
 800929e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a2:	f000 b813 	b.w	80092cc <_close_r>
	...

080092a8 <_write_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4d07      	ldr	r5, [pc, #28]	; (80092c8 <_write_r+0x20>)
 80092ac:	4604      	mov	r4, r0
 80092ae:	4608      	mov	r0, r1
 80092b0:	4611      	mov	r1, r2
 80092b2:	2200      	movs	r2, #0
 80092b4:	602a      	str	r2, [r5, #0]
 80092b6:	461a      	mov	r2, r3
 80092b8:	f7f8 fb27 	bl	800190a <_write>
 80092bc:	1c43      	adds	r3, r0, #1
 80092be:	d102      	bne.n	80092c6 <_write_r+0x1e>
 80092c0:	682b      	ldr	r3, [r5, #0]
 80092c2:	b103      	cbz	r3, 80092c6 <_write_r+0x1e>
 80092c4:	6023      	str	r3, [r4, #0]
 80092c6:	bd38      	pop	{r3, r4, r5, pc}
 80092c8:	20000614 	.word	0x20000614

080092cc <_close_r>:
 80092cc:	b538      	push	{r3, r4, r5, lr}
 80092ce:	4d06      	ldr	r5, [pc, #24]	; (80092e8 <_close_r+0x1c>)
 80092d0:	2300      	movs	r3, #0
 80092d2:	4604      	mov	r4, r0
 80092d4:	4608      	mov	r0, r1
 80092d6:	602b      	str	r3, [r5, #0]
 80092d8:	f7f8 fb33 	bl	8001942 <_close>
 80092dc:	1c43      	adds	r3, r0, #1
 80092de:	d102      	bne.n	80092e6 <_close_r+0x1a>
 80092e0:	682b      	ldr	r3, [r5, #0]
 80092e2:	b103      	cbz	r3, 80092e6 <_close_r+0x1a>
 80092e4:	6023      	str	r3, [r4, #0]
 80092e6:	bd38      	pop	{r3, r4, r5, pc}
 80092e8:	20000614 	.word	0x20000614

080092ec <_fstat_r>:
 80092ec:	b538      	push	{r3, r4, r5, lr}
 80092ee:	4d07      	ldr	r5, [pc, #28]	; (800930c <_fstat_r+0x20>)
 80092f0:	2300      	movs	r3, #0
 80092f2:	4604      	mov	r4, r0
 80092f4:	4608      	mov	r0, r1
 80092f6:	4611      	mov	r1, r2
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	f7f8 fb2e 	bl	800195a <_fstat>
 80092fe:	1c43      	adds	r3, r0, #1
 8009300:	d102      	bne.n	8009308 <_fstat_r+0x1c>
 8009302:	682b      	ldr	r3, [r5, #0]
 8009304:	b103      	cbz	r3, 8009308 <_fstat_r+0x1c>
 8009306:	6023      	str	r3, [r4, #0]
 8009308:	bd38      	pop	{r3, r4, r5, pc}
 800930a:	bf00      	nop
 800930c:	20000614 	.word	0x20000614

08009310 <_isatty_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d06      	ldr	r5, [pc, #24]	; (800932c <_isatty_r+0x1c>)
 8009314:	2300      	movs	r3, #0
 8009316:	4604      	mov	r4, r0
 8009318:	4608      	mov	r0, r1
 800931a:	602b      	str	r3, [r5, #0]
 800931c:	f7f8 fb2d 	bl	800197a <_isatty>
 8009320:	1c43      	adds	r3, r0, #1
 8009322:	d102      	bne.n	800932a <_isatty_r+0x1a>
 8009324:	682b      	ldr	r3, [r5, #0]
 8009326:	b103      	cbz	r3, 800932a <_isatty_r+0x1a>
 8009328:	6023      	str	r3, [r4, #0]
 800932a:	bd38      	pop	{r3, r4, r5, pc}
 800932c:	20000614 	.word	0x20000614

08009330 <_lseek_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	4d07      	ldr	r5, [pc, #28]	; (8009350 <_lseek_r+0x20>)
 8009334:	4604      	mov	r4, r0
 8009336:	4608      	mov	r0, r1
 8009338:	4611      	mov	r1, r2
 800933a:	2200      	movs	r2, #0
 800933c:	602a      	str	r2, [r5, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	f7f8 fb26 	bl	8001990 <_lseek>
 8009344:	1c43      	adds	r3, r0, #1
 8009346:	d102      	bne.n	800934e <_lseek_r+0x1e>
 8009348:	682b      	ldr	r3, [r5, #0]
 800934a:	b103      	cbz	r3, 800934e <_lseek_r+0x1e>
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	bd38      	pop	{r3, r4, r5, pc}
 8009350:	20000614 	.word	0x20000614

08009354 <_read_r>:
 8009354:	b538      	push	{r3, r4, r5, lr}
 8009356:	4d07      	ldr	r5, [pc, #28]	; (8009374 <_read_r+0x20>)
 8009358:	4604      	mov	r4, r0
 800935a:	4608      	mov	r0, r1
 800935c:	4611      	mov	r1, r2
 800935e:	2200      	movs	r2, #0
 8009360:	602a      	str	r2, [r5, #0]
 8009362:	461a      	mov	r2, r3
 8009364:	f7f8 fab4 	bl	80018d0 <_read>
 8009368:	1c43      	adds	r3, r0, #1
 800936a:	d102      	bne.n	8009372 <_read_r+0x1e>
 800936c:	682b      	ldr	r3, [r5, #0]
 800936e:	b103      	cbz	r3, 8009372 <_read_r+0x1e>
 8009370:	6023      	str	r3, [r4, #0]
 8009372:	bd38      	pop	{r3, r4, r5, pc}
 8009374:	20000614 	.word	0x20000614

08009378 <_init>:
 8009378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800937a:	bf00      	nop
 800937c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800937e:	bc08      	pop	{r3}
 8009380:	469e      	mov	lr, r3
 8009382:	4770      	bx	lr

08009384 <_fini>:
 8009384:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009386:	bf00      	nop
 8009388:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800938a:	bc08      	pop	{r3}
 800938c:	469e      	mov	lr, r3
 800938e:	4770      	bx	lr
