// Seed: 1674898358
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  uwire id_4;
  wire  id_5;
  assign id_4 = 1;
  wire id_6;
  assign id_3 = id_4 ? 1 : 1 << id_1;
  wand id_7 = id_2;
  assign id_3 = 1;
  wire id_8;
  assign {1 == id_2, 1'b0 && 1, 1, id_3, id_7} = 1;
  assign id_5 = id_5 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  final id_1 <= #id_4 1;
  wire id_11;
  wire id_12, id_13;
  assign id_4 = 1;
  module_0(
      id_12, id_5
  );
  wor id_14 = id_4;
endmodule
