// Seed: 3064590553
module module_0 (
    output wand id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3
);
  wire id_5;
endmodule
module module_1 (
    input  wand id_0,
    output wire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_2 = 0;
  assign id_1 = 1 && 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  output wire id_32;
  output wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  input wire id_26;
  inout wire id_25;
  inout wire id_24;
  output wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire  id_24;
  uwire id_25 = 1;
  wire  id_26;
  wire  id_27;
  assign id_18 = id_23;
  assign id_22[1] = id_14;
  wire id_28;
  wire  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
  module_2 modCall_1 (
      id_41,
      id_25,
      id_36,
      id_33,
      id_33,
      id_34,
      id_26,
      id_29,
      id_14,
      id_26,
      id_39,
      id_23,
      id_31,
      id_29,
      id_1,
      id_24,
      id_43,
      id_38,
      id_28,
      id_30,
      id_27,
      id_11,
      id_38,
      id_17,
      id_34,
      id_28,
      id_32,
      id_5,
      id_35,
      id_27,
      id_23,
      id_12,
      id_5
  );
  wire id_46;
  always @(posedge 1'b0 or negedge id_5) release id_14[1 : 1];
endmodule
