* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 7 2022 10:06:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : POWERLED.count_clkZ0Z_1
T_11_10_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g3_3
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_39
T_12_12_lc_trk_g1_7
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_wire_logic_cluster/lc_1/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g1_3
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g0_3
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_clk_RNIZ0Z_0_cascade_
T_11_10_wire_logic_cluster/lc_2/ltout
T_11_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_clkZ0Z_3
T_11_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g0_0
T_12_9_input_2_2
T_12_9_wire_logic_cluster/lc_2/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_12_11_sp4_v_t_37
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_12_11_sp4_v_t_37
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_clkZ0Z_0_cascade_
T_11_10_wire_logic_cluster/lc_1/ltout
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_2
T_12_9_wire_logic_cluster/lc_1/cout
T_12_9_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_clk_2_cry_2_c_RNIMDIZ0Z2
T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_3_c_RNINFJZ0Z2
T_12_9_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g1_3
T_11_10_wire_logic_cluster/lc_5/in_3

T_12_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clkZ0Z_4
T_11_10_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g2_5
T_12_9_input_2_3
T_12_9_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_42
T_12_13_sp4_h_l_1
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.func_state_RNIH9594_0_1
T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g2_0
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_input_2_5
T_11_10_wire_logic_cluster/lc_5/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_6_sp4_v_t_41
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_4/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_4/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_6_sp4_v_t_41
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_6/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_6_sp4_v_t_41
T_12_9_lc_trk_g0_1
T_12_9_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g2_6
T_12_10_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g3_0
T_11_9_input_2_5
T_11_9_wire_logic_cluster/lc_5/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g3_0
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_5_sp12_v_t_23
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_5/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g3_6
T_12_12_wire_logic_cluster/lc_0/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_4/in_3

T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g1_6
T_11_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_clk_RNI_0Z0Z_0_cascade_
T_11_10_wire_logic_cluster/lc_0/ltout
T_11_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_352
T_12_12_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g2_3
T_11_11_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_3
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_3
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_3
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_1/in_0

T_12_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_3
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_4/in_3

End 

Net : COUNTER.un4_counter_0_and
T_4_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_5
T_6_2_lc_trk_g2_0
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_3
T_12_9_wire_logic_cluster/lc_2/cout
T_12_9_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counterZ0Z_2
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g2_4
T_5_1_wire_logic_cluster/lc_1/in_1

T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_4
T_12_9_wire_logic_cluster/lc_3/cout
T_12_9_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1
T_12_13_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_3/in_3

End 

Net : COUNTER_un4_counter_7_THRU_CO
T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_44
T_7_9_sp4_v_t_44
T_7_12_lc_trk_g1_4
T_7_12_wire_logic_cluster/lc_0/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_44
T_7_9_sp4_v_t_44
T_7_13_sp4_v_t_44
T_7_16_lc_trk_g1_4
T_7_16_wire_logic_cluster/lc_6/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_44
T_7_9_sp4_v_t_44
T_7_10_lc_trk_g3_4
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_44
T_7_9_sp4_v_t_44
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_9_3_sp4_v_t_40
T_9_7_sp4_v_t_40
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_5/in_3

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_5/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_1/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_5/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_7/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_3/in_1

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_input_2_2
T_4_2_wire_logic_cluster/lc_2/in_2

T_6_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_5
T_5_0_span4_vert_34
T_4_2_lc_trk_g3_7
T_4_2_input_2_4
T_4_2_wire_logic_cluster/lc_4/in_2

T_6_3_wire_logic_cluster/lc_0/out
T_7_1_sp4_v_t_44
T_7_5_sp4_v_t_44
T_7_9_sp4_v_t_44
T_7_11_lc_trk_g2_1
T_7_11_wire_logic_cluster/lc_6/in_1

End 

Net : G_155
T_7_12_wire_logic_cluster/lc_0/out
T_4_12_sp12_h_l_0
T_11_12_lc_trk_g1_0
T_11_12_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_8_8_sp4_h_l_5
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_8_8_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_3
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_3
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_41
T_5_9_sp4_h_l_10
T_0_9_span4_horz_10
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_6/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_8_9_sp4_v_t_41
T_8_5_sp4_v_t_42
T_8_1_sp4_v_t_38
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_8_8_sp4_v_t_36
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_0/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_7_lc_trk_g0_1
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_4_8_sp4_h_l_6
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_3/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_37
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_5/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_37
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_7_6_lc_trk_g2_3
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_3
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_7_4_sp4_v_t_38
T_8_4_sp4_h_l_3
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_6/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_7_lc_trk_g0_1
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_45
T_5_4_sp4_v_t_41
T_5_6_lc_trk_g3_4
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_7_8_sp4_v_t_37
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_6_3_0_
T_6_3_wire_logic_cluster/carry_in_mux/cout
T_6_3_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.count_clk_en
T_11_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_1/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g2_4
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_10_lc_trk_g2_0
T_11_10_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_9_8_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_9_8_sp4_v_t_40
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_12_12_lc_trk_g2_5
T_12_12_input_2_1
T_12_12_wire_logic_cluster/lc_1/in_2

T_11_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_0/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_5/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_45
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_3/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_11_6_sp4_v_t_43
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_11_6_sp4_v_t_43
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_11_6_sp4_v_t_43
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_11_4_sp12_v_t_23
T_11_6_sp4_v_t_43
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_9_8_sp4_v_t_43
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_10_12_sp4_h_l_0
T_6_12_sp4_h_l_0
T_9_8_sp4_v_t_43
T_9_9_lc_trk_g3_3
T_9_9_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_13_11_span4_horz_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_13_11_span4_horz_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_13_11_span4_horz_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_13_11_span4_horz_10
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_1/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_12_7_sp4_v_t_42
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_12_11_sp4_v_t_38
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_41
T_9_11_sp4_h_l_10
T_12_11_sp4_v_t_38
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_12_sp12_h_l_0
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_44
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_0/cen

T_11_12_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_44
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_0/cen

End 

Net : POWERLED.count_clkZ0Z_2_cascade_
T_12_13_wire_logic_cluster/lc_5/ltout
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_4_c_RNIOHKZ0Z2
T_12_9_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_37
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_37
T_12_11_lc_trk_g1_0
T_12_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.count_clkZ0Z_5
T_12_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_40
T_12_9_lc_trk_g2_0
T_12_9_input_2_4
T_12_9_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g2_0
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.count_clkZ0Z_6
T_11_10_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g3_4
T_12_9_input_2_5
T_12_9_wire_logic_cluster/lc_5/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g0_4
T_11_11_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_5_c_RNIPJLZ0Z2
T_12_9_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_6
T_12_9_wire_logic_cluster/lc_5/cout
T_12_9_wire_logic_cluster/lc_6/in_3

Net : POWERLED.un1_count_clk_2_cry_5
T_12_9_wire_logic_cluster/lc_4/cout
T_12_9_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_count_clk_2_cry_6_c_RNIQLMZ0Z2
T_12_9_wire_logic_cluster/lc_6/out
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_12_9_wire_logic_cluster/lc_6/out
T_10_9_sp4_h_l_9
T_9_9_lc_trk_g1_1
T_9_9_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.count_clkZ0Z_7
T_9_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_0
T_12_9_lc_trk_g3_5
T_12_9_input_2_6
T_12_9_wire_logic_cluster/lc_6/in_2

T_9_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_0
T_9_9_sp4_v_t_37
T_10_13_sp4_h_l_0
T_12_13_lc_trk_g2_5
T_12_13_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_44
T_11_11_sp4_h_l_3
T_11_11_lc_trk_g1_6
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_9_9_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_44
T_11_11_sp4_h_l_3
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_7
T_12_9_wire_logic_cluster/lc_6/cout
T_12_9_wire_logic_cluster/lc_7/in_3

Net : POWERLED.count_clkZ0Z_8
T_12_11_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_36
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_7/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_7_c_RNIRNNZ0Z2
T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_7/out
T_12_8_sp4_v_t_46
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_8_c_RNISPOZ0Z2
T_12_10_wire_logic_cluster/lc_0/out
T_11_10_sp4_h_l_8
T_10_6_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_11_10_sp4_h_l_8
T_10_6_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_12_10_0_
T_12_10_wire_logic_cluster/carry_in_mux/cout
T_12_10_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_count_clk_2_cry_9
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_clkZ0Z_9
T_9_9_wire_logic_cluster/lc_2/out
T_10_6_sp4_v_t_45
T_11_10_sp4_h_l_2
T_12_10_lc_trk_g2_2
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

T_9_9_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_37
T_11_12_sp4_h_l_0
T_12_12_lc_trk_g2_0
T_12_12_wire_logic_cluster/lc_7/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_12_9_sp4_v_t_44
T_11_11_lc_trk_g0_2
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_9_c_RNITRPZ0Z2
T_12_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_47
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_47
T_12_12_lc_trk_g0_2
T_12_12_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_clkZ0Z_10
T_12_12_wire_logic_cluster/lc_1/out
T_12_9_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_10
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_clk_2_cry_10_c_RNI50BZ0Z2
T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_2/out
T_12_9_sp4_v_t_36
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clkZ0Z_11
T_12_13_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_43
T_12_10_lc_trk_g3_3
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g2_3
T_12_13_wire_logic_cluster/lc_2/in_3

T_12_13_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_11
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_count_clk_2_cry_11_c_RNI62CZ0Z2
T_12_10_wire_logic_cluster/lc_3/out
T_12_9_sp4_v_t_38
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g0_3
T_12_10_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_clkZ0Z_12
T_12_13_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_37
T_12_10_lc_trk_g2_5
T_12_10_input_2_3
T_12_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_12
T_12_10_wire_logic_cluster/lc_3/cout
T_12_10_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_count_clk_2_cry_12_c_RNI74DZ0Z2
T_12_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/in_3

T_12_10_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_clkZ0Z_13
T_11_9_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_input_2_4
T_12_10_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g0_5
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_count_cry_14_c_RNIVKKZ0Z7
T_2_11_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un2_count_clk_15_1
T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_7
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_0/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_7
T_8_7_sp4_v_t_42
T_8_3_sp4_v_t_42
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_43
T_8_3_sp4_v_t_43
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_6/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_5
T_6_12_lc_trk_g0_5
T_6_12_wire_logic_cluster/lc_6/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_36
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_4/in_1

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_36
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_4/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_36
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_5/in_0

T_12_12_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_11_sp4_v_t_36
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_5/out
T_12_11_sp4_v_t_42
T_9_11_sp4_h_l_1
T_8_7_sp4_v_t_36
T_8_10_lc_trk_g0_4
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_5/out
T_11_12_sp4_h_l_2
T_7_12_sp4_h_l_10
T_6_8_sp4_v_t_47
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_13
T_12_10_wire_logic_cluster/lc_4/cout
T_12_10_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_clkZ0Z_14
T_11_9_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g2_3
T_12_10_input_2_5
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_13_c_RNI86EZ0Z2
T_12_10_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g3_5
T_11_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un1_count_cry_14
T_2_11_wire_logic_cluster/lc_5/cout
T_2_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un79_clk_100khzlto15_7_cascade_
T_1_12_wire_logic_cluster/lc_3/ltout
T_1_12_wire_logic_cluster/lc_4/in_2

End 

Net : func_state_RNI_7_1
T_9_11_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_45
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_45
T_6_9_sp4_h_l_2
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_8_7_sp4_v_t_47
T_8_3_sp4_v_t_47
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_14
T_12_10_wire_logic_cluster/lc_5/cout
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_clkZ0Z_15_cascade_
T_12_11_wire_logic_cluster/lc_3/ltout
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_14_c_RNI98FZ0Z2
T_12_10_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_clk_RNIZ0Z_15
T_12_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_3

T_12_11_wire_logic_cluster/lc_4/out
T_12_10_sp4_v_t_40
T_12_13_lc_trk_g1_0
T_12_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un2_count_clk_15_0_9_cascade_
T_12_12_wire_logic_cluster/lc_4/ltout
T_12_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCBZ0Z1
T_7_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_9
T_6_4_sp4_v_t_39
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_9
T_6_4_sp4_v_t_39
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_RNIZ0Z_8
T_1_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g0_4
T_1_11_wire_logic_cluster/lc_3/in_3

T_1_12_wire_logic_cluster/lc_4/out
T_2_10_sp4_v_t_36
T_3_10_sp4_h_l_6
T_5_10_lc_trk_g3_3
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g1_4
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycleZ0Z_6_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_1_15_0_
T_1_15_wire_logic_cluster/carry_in_mux/cout
T_1_15_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_9
T_7_8_wire_logic_cluster/lc_1/cout
T_7_8_wire_logic_cluster/lc_2/in_3

Net : POWERLED.dutycycle_fb_15_4_0_cascade_
T_8_11_wire_logic_cluster/lc_1/ltout
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.func_state_1_m2s2_i_1_cascade_
T_8_7_wire_logic_cluster/lc_5/ltout
T_8_7_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED_un1_dutycycle_172_m3_0_0
T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g3_3
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_eena_4_1_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.func_state_1_m2s2_i_a3_0
T_8_12_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_43
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycleZ0Z_5
T_8_11_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g0_2
T_8_12_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_8_4_sp4_v_t_40
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_8_4_sp4_v_t_40
T_7_7_lc_trk_g3_0
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_sp4_h_l_9
T_7_7_sp4_v_t_44
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_5_8_sp4_h_l_3
T_4_4_sp4_v_t_38
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_5_8_sp4_h_l_3
T_0_8_span4_horz_3
T_2_8_lc_trk_g2_3
T_2_8_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_3_11_sp12_h_l_0
T_2_0_span12_vert_20
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_sp4_h_l_9
T_7_7_sp4_v_t_44
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_sp4_h_l_9
T_7_7_sp4_v_t_44
T_6_9_lc_trk_g0_2
T_6_9_input_2_6
T_6_9_wire_logic_cluster/lc_6/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_3/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_12_lc_trk_g1_2
T_8_12_wire_logic_cluster/lc_3/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_37
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_6/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_5_8_sp4_h_l_3
T_4_4_sp4_v_t_38
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_8_sp4_v_t_44
T_5_8_sp4_h_l_3
T_4_4_sp4_v_t_38
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_3/in_3

End 

Net : N_7
T_9_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_36
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.countZ0Z_4
T_1_9_wire_logic_cluster/lc_0/out
T_1_5_sp12_v_t_23
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_0/in_3

T_1_9_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g2_0
T_2_10_wire_logic_cluster/lc_3/in_1

T_1_9_wire_logic_cluster/lc_0/out
T_1_5_sp12_v_t_23
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_0_sqmuxa_i
T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_4/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g3_3
T_2_10_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_4/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_0/in_3

T_1_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

T_1_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_2/in_3

T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un68_sum_s_8
T_5_12_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g3_6
T_6_13_wire_logic_cluster/lc_0/in_3

T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g3_6
T_5_12_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g0_6
T_5_13_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

T_5_12_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g0_6
T_5_13_input_2_4
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_RNIZ0Z_8_cascade_
T_1_12_wire_logic_cluster/lc_4/ltout
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_13_c_RNINLSEZ0
T_7_8_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_36
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_36
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_11_c_RNILHQEZ0
T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.curr_state_3_0_cascade_
T_1_11_wire_logic_cluster/lc_1/ltout
T_1_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un68_sum_cry_7
T_5_12_wire_logic_cluster/lc_5/cout
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.countZ0Z_15
T_2_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g2_2
T_1_12_wire_logic_cluster/lc_3/in_3

T_2_12_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_6/in_0

T_2_12_wire_logic_cluster/lc_2/out
T_2_2_sp12_v_t_23
T_0_14_span12_horz_20
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_CO
T_1_15_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_36
T_0_11_span4_horz_25
T_1_11_lc_trk_g2_4
T_1_11_wire_logic_cluster/lc_1/in_3

T_1_15_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_36
T_0_11_span4_horz_25
T_3_11_sp4_h_l_1
T_6_7_sp4_v_t_42
T_5_10_lc_trk_g3_2
T_5_10_wire_logic_cluster/lc_0/in_1

T_1_15_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_36
T_0_11_span4_horz_25
T_1_11_lc_trk_g2_4
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

T_1_15_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_36
T_0_11_span4_horz_25
T_1_11_lc_trk_g2_4
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un68_sum_i_8
T_6_13_wire_logic_cluster/lc_0/out
T_6_10_sp4_v_t_40
T_3_14_sp4_h_l_10
T_0_14_span4_horz_30
T_1_14_lc_trk_g3_3
T_1_14_input_2_6
T_1_14_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un61_sum_cry_7
T_5_11_wire_logic_cluster/lc_5/cout
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_11
T_7_8_wire_logic_cluster/lc_3/cout
T_7_8_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un79_clk_100khzlt6_cascade_
T_1_12_wire_logic_cluster/lc_0/ltout
T_1_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_10
T_7_8_wire_logic_cluster/lc_2/cout
T_7_8_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPEZ0
T_7_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un79_clk_100khzlto15_3
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g2_1
T_1_12_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycleZ0Z_8
T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_47
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_4_7_sp12_h_l_1
T_4_7_lc_trk_g0_2
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_47
T_6_10_lc_trk_g2_2
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_4_7_sp4_h_l_11
T_3_7_sp4_v_t_46
T_2_8_lc_trk_g3_6
T_2_8_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_8_c_RNIBQZ0Z61
T_7_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_8_cZ0
T_7_8_wire_logic_cluster/lc_0/cout
T_7_8_wire_logic_cluster/lc_1/in_3

Net : POWERLED.dutycycleZ0Z_6
T_5_6_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_0
T_7_8_lc_trk_g2_0
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_37
T_4_8_lc_trk_g1_0
T_4_8_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_3_6_sp4_v_t_37
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_4_9_lc_trk_g1_5
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_42
T_6_11_lc_trk_g2_7
T_6_11_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_4_sp4_v_t_37
T_6_8_sp4_h_l_0
T_2_8_sp4_h_l_3
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_4_6_sp4_h_l_0
T_7_6_sp4_v_t_37
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_5_5_sp4_v_t_40
T_5_9_sp4_v_t_40
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_clk_100khz_42_and_i_0_0
T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g2_5
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.dutycycleZ0Z_3
T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_7/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_3_sp4_v_t_44
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_0_7_span4_horz_4
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_3/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_1/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_3_sp4_v_t_44
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_44
T_5_10_lc_trk_g2_1
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_7_sp4_v_t_41
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_3_sp4_v_t_44
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_3/in_0

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_0_7_span4_horz_4
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_0/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_36
T_3_8_sp4_h_l_6
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_3/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_4/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_5/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_0_7_span4_horz_4
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_0_7_span4_horz_4
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g3_6
T_6_7_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_4
T_4_7_sp4_v_t_41
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_eena_4
T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycleZ0Z_11_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_12
T_7_8_wire_logic_cluster/lc_4/cout
T_7_8_wire_logic_cluster/lc_5/in_3

Net : POWERLED.dutycycle_RNI_1Z0Z_11_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_6_11_0_
T_6_11_wire_logic_cluster/carry_in_mux/cout
T_6_11_wire_logic_cluster/lc_0/in_3

Net : POWERLED.curr_stateZ0Z_0_cascade_
T_1_11_wire_logic_cluster/lc_2/ltout
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un61_sum_i_0_8
T_5_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_input_2_1
T_5_12_wire_logic_cluster/lc_1/in_2

T_5_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g0_7
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un54_sum_i_8
T_5_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g0_7
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un54_sum_s_8
T_4_10_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_45
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_5/in_0

T_4_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g3_6
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

T_4_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_13
T_7_8_wire_logic_cluster/lc_5/cout
T_7_8_wire_logic_cluster/lc_6/in_3

Net : POWERLED.mult1_un47_sum_cry_5
T_5_9_wire_logic_cluster/lc_3/cout
T_5_9_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_dutycycle_53_cry_15_c_RNIKZ0Z854
T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_6_11_wire_logic_cluster/lc_0/out
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycleZ0Z_9_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un61_sum_s_8_cascade_
T_5_11_wire_logic_cluster/lc_6/ltout
T_5_11_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_12_c_RNIMJREZ0
T_7_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycleZ1Z_6
T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_4/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_15
T_0_8_span12_horz_11
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_6_8_lc_trk_g1_4
T_6_8_input_2_7
T_6_8_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_4_6_sp4_h_l_4
T_3_6_sp4_v_t_41
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_0/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_4_6_sp4_h_l_10
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_4_6_sp4_h_l_4
T_3_6_sp4_v_t_41
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_4_6_sp4_h_l_4
T_4_6_lc_trk_g1_1
T_4_6_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_45
T_5_7_sp4_h_l_8
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_15
T_0_8_span12_horz_11
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_2/out
T_8_3_sp4_v_t_45
T_5_7_sp4_h_l_8
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_7_10_sp4_v_t_41
T_6_12_lc_trk_g0_4
T_6_12_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_8_9_sp4_v_t_45
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_input_2_7
T_8_12_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_15
T_0_8_span12_horz_11
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_6/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_37
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_input_2_3
T_8_12_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_10
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_2/out
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_10
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.N_366
T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_41
T_8_12_sp4_v_t_42
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_0_sqmuxa_i_cascade_
T_1_11_wire_logic_cluster/lc_3/ltout
T_1_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_1_0_cascade_
T_1_11_wire_logic_cluster/lc_4/ltout
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.countZ0Z_0
T_1_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g3_5
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

T_1_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_0/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g2_5
T_1_11_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_5/out
T_1_10_sp4_v_t_42
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_7_c_RNICGABZ0Z1
T_7_8_wire_logic_cluster/lc_0/out
T_4_8_sp12_h_l_0
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_4_8_sp12_h_l_0
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycleZ0Z_2
T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp12_h_l_0
T_7_8_lc_trk_g1_3
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_4_2_sp12_v_t_23
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_41
T_5_6_sp4_h_l_9
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g3_6
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_2_sp12_v_t_23
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_4/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_2_sp12_v_t_23
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_0_7_span4_horz_9
T_2_7_lc_trk_g2_1
T_2_7_input_2_3
T_2_7_wire_logic_cluster/lc_3/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_41
T_5_6_sp4_h_l_9
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_0_7_span4_horz_9
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_2_sp12_v_t_23
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_0_7_span4_horz_9
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp12_h_l_0
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_5_11_sp4_h_l_3
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp12_h_l_0
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_6/out
T_4_2_sp12_v_t_23
T_4_12_lc_trk_g2_4
T_4_12_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_7_8_0_
T_7_8_wire_logic_cluster/carry_in_mux/cout
T_7_8_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_dutycycle_94_cry_5_c_RNI4LZ0Z823
T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_en_9
T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_5_THRU_CO
T_5_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.pwm_out_1_sqmuxa
T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_5/s_r

End 

Net : POWERLED.un1_dutycycle_53_axb_11_cascade_
T_6_6_wire_logic_cluster/lc_5/ltout
T_6_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_14
T_6_6_wire_logic_cluster/lc_6/out
T_6_0_span12_vert_23
T_6_10_lc_trk_g3_4
T_6_10_input_2_3
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycleZ1Z_5
T_5_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_7
T_7_7_lc_trk_g3_2
T_7_7_input_2_7
T_7_7_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_39
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_39
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_7
T_0_7_span4_horz_10
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_3_sp4_v_t_39
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_7
T_4_7_lc_trk_g0_7
T_4_7_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_7
T_0_7_span4_horz_10
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_42
T_2_8_sp4_h_l_0
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g2_1
T_6_8_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_7
T_0_7_span4_horz_10
T_2_7_lc_trk_g2_2
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_47
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_42
T_2_8_sp4_h_l_0
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_47
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_42
T_5_8_sp4_v_t_42
T_6_12_sp4_h_l_7
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_42
T_2_8_sp4_h_l_0
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_47
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_47
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_42
T_5_8_sp4_v_t_42
T_6_12_sp4_h_l_7
T_6_12_lc_trk_g1_2
T_6_12_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_5_c_RNI8KZ0Z31
T_7_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_5_cZ0
T_7_7_wire_logic_cluster/lc_5/cout
T_7_7_wire_logic_cluster/lc_6/in_3

Net : POWERLED.N_176_cascade_
T_11_12_wire_logic_cluster/lc_6/ltout
T_11_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_220_cascade_
T_8_7_wire_logic_cluster/lc_0/ltout
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_eena_13
T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_8_6_sp4_v_t_40
T_5_6_sp4_h_l_11
T_7_6_lc_trk_g2_6
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

T_8_14_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_39
T_8_6_sp4_v_t_40
T_5_6_sp4_h_l_11
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_396
T_7_9_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_40
T_8_10_sp4_h_l_5
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_5/in_0

T_7_9_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_5
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_0/out
T_7_6_sp4_v_t_40
T_8_10_sp4_h_l_5
T_11_10_sp4_v_t_40
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycleZ0Z_10
T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_45
T_6_10_lc_trk_g0_0
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_45
T_6_10_lc_trk_g0_0
T_6_10_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_8
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_8
T_4_4_sp4_v_t_45
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_sp4_h_l_8
T_4_8_sp4_v_t_39
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_6_6_sp4_v_t_45
T_3_6_sp4_h_l_8
T_2_6_sp4_v_t_45
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un47_sum_s_6
T_4_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_5/in_0

T_4_9_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g0_4
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un47_sum_s_4_sf
T_5_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_7
T_4_10_wire_logic_cluster/lc_5/cout
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un47_sum_l_fx_6
T_5_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycleZ0Z_11
T_8_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_8_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_40
T_5_8_sp4_h_l_11
T_6_8_lc_trk_g2_3
T_6_8_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g1_6
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_6/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_4/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g1_6
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_37
T_5_7_sp4_h_l_6
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_0/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_40
T_5_8_sp4_h_l_11
T_5_8_lc_trk_g0_6
T_5_8_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_0
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_1/in_1

T_8_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_0
T_4_9_lc_trk_g1_0
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_0
T_6_9_sp4_v_t_37
T_3_9_sp4_h_l_6
T_2_5_sp4_v_t_46
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.N_331
T_7_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_44
T_8_15_lc_trk_g1_1
T_8_15_input_2_6
T_8_15_wire_logic_cluster/lc_6/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_40
T_7_9_lc_trk_g1_5
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_40
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_7_9_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_1/in_0

T_7_13_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_44
T_8_7_sp4_v_t_40
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.N_115_f0_1
T_7_9_wire_logic_cluster/lc_3/out
T_7_0_span12_vert_22
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_0_span12_vert_22
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.func_state_RNIT69J5Z0Z_1
T_7_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.dutycycle_RNIZ0Z_5
T_7_6_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_40
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_40
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_40
T_7_9_sp4_v_t_36
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycle_RNI2O4A1_2Z0Z_2
T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.N_4_0_3
T_9_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_6
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_6
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_sp4_v_t_40
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_46
T_6_7_sp4_h_l_11
T_5_7_sp4_v_t_40
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.func_state_RNI68EU3Z0Z_1
T_7_9_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycle_eena
T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.N_272
T_8_15_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g0_6
T_8_14_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycleZ0Z_1
T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_7_lc_trk_g3_3
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_sp4_v_t_39
T_6_9_lc_trk_g2_7
T_6_9_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_sp4_v_t_39
T_6_9_lc_trk_g2_7
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_3/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_sp4_v_t_39
T_7_10_sp4_v_t_40
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_sp4_h_l_5
T_6_4_sp4_v_t_46
T_6_8_sp4_v_t_42
T_5_9_lc_trk_g3_2
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_sp4_h_l_5
T_3_4_sp4_h_l_1
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_sp4_h_l_5
T_6_4_sp4_v_t_46
T_3_8_sp4_h_l_11
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_6_sp4_v_t_39
T_7_10_sp4_v_t_40
T_6_12_lc_trk_g1_5
T_6_12_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_23
T_7_12_sp12_v_t_23
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycleZ1Z_6_cascade_
T_7_6_wire_logic_cluster/lc_2/ltout
T_7_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_count_off_1_sqmuxa_8_m1_cascade_
T_7_9_wire_logic_cluster/lc_6/ltout
T_7_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_eena_5_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_eena_5_1
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.func_state
T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_11_12_sp4_h_l_11
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_11_12_sp4_h_l_11
T_11_12_lc_trk_g1_6
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_7_8_sp4_h_l_11
T_8_8_lc_trk_g2_3
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_7_8_sp4_h_l_11
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_37
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_10_8_sp4_v_t_40
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_42
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_7/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_6_4_sp4_h_l_10
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_5_10_sp4_h_l_4
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_6_4_sp4_h_l_10
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_37
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_37
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_12_sp4_v_t_42
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_7/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g2_1
T_7_12_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_5_10_sp4_h_l_4
T_8_6_sp4_v_t_47
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_12_10_sp4_v_t_36
T_11_12_lc_trk_g1_1
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_12_10_sp4_v_t_36
T_11_13_lc_trk_g2_4
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.N_76
T_8_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_45
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_45
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.func_state_1_m2_1_cascade_
T_9_10_wire_logic_cluster/lc_5/ltout
T_9_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un34_clk_100khz_9_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.func_state_RNIBQDB2Z0Z_0
T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_5/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_6_4_sp4_h_l_1
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_36
T_6_4_sp4_h_l_1
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_7/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g3_7
T_6_5_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g3_7
T_6_5_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g3_7
T_6_5_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_46
T_7_8_sp4_h_l_5
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_6/in_1

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_6_4_sp4_h_l_6
T_2_4_sp4_h_l_2
T_4_4_lc_trk_g3_7
T_4_4_wire_logic_cluster/lc_1/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_offZ0Z_1_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_297
T_9_11_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.N_284
T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.N_2218_i
T_11_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_6
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_0/in_3

T_11_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_6
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_7/out
T_10_12_sp4_h_l_6
T_9_12_sp4_v_t_43
T_9_13_lc_trk_g3_3
T_9_13_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.func_state_RNI_2Z0Z_1
T_11_12_wire_logic_cluster/lc_5/out
T_11_11_sp4_v_t_42
T_8_11_sp4_h_l_1
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_10_12_sp4_h_l_2
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.count_1_4
T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g2_3
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_off_RNI_0Z0Z_10
T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_10_12_sp4_h_l_7
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_38
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g0_7
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_9_12_lc_trk_g1_7
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_10_12_sp4_h_l_7
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_42
T_9_8_sp4_v_t_42
T_10_12_sp4_h_l_7
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.func_stateZ0Z_0
T_8_10_wire_logic_cluster/lc_7/out
T_8_5_sp12_v_t_22
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_38
T_8_3_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_3/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI_5Z0Z_0_cascade_
T_7_6_wire_logic_cluster/lc_3/ltout
T_7_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un2_count_clk_17_0_a2_5
T_4_9_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_44
T_4_12_lc_trk_g1_1
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

T_4_9_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_44
T_5_12_sp4_h_l_3
T_6_12_lc_trk_g2_3
T_6_12_wire_logic_cluster/lc_6/in_3

T_4_9_wire_logic_cluster/lc_6/out
T_4_8_sp4_v_t_44
T_5_12_sp4_h_l_3
T_6_12_lc_trk_g2_3
T_6_12_input_2_1
T_6_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.func_state_1_m2_0_cascade_
T_8_10_wire_logic_cluster/lc_6/ltout
T_8_10_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.func_state_RNIRAVV2Z0Z_0
T_8_12_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_42
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_10
T_4_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_8
T_8_12_sp4_v_t_45
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_0/in_0

T_4_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_8
T_8_8_sp4_v_t_45
T_8_4_sp4_v_t_41
T_7_6_lc_trk_g1_4
T_7_6_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_8
T_8_8_sp4_v_t_45
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_8
T_8_8_sp4_v_t_45
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_14
T_7_8_wire_logic_cluster/lc_6/cout
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.N_399_N
T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g0_6
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.N_2216_i
T_8_7_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_7/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_7/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_7/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_8_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_7/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_2/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_8_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_6_10_sp4_h_l_10
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_39
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_2/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_39
T_7_12_lc_trk_g2_7
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_9_13_lc_trk_g1_1
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_1/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_41
T_9_10_sp4_v_t_41
T_6_10_sp4_h_l_10
T_10_10_sp4_h_l_6
T_12_10_sp4_h_l_6
T_11_10_sp4_v_t_37
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_1/in_3

T_8_7_wire_logic_cluster/lc_4/out
T_8_0_span12_vert_20
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_47
T_9_13_sp4_h_l_10
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_14_c_RNIONTEZ0
T_7_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_6
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_6
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycleZ0Z_9
T_6_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_39
T_7_8_lc_trk_g1_7
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_8
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_3/out
T_6_5_sp12_v_t_22
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_2/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_6_5_sp12_v_t_22
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_6_5_sp12_v_t_22
T_6_10_lc_trk_g2_6
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_8
T_4_9_sp4_h_l_8
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_39
T_8_9_sp4_h_l_8
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_39
T_4_9_sp4_h_l_2
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycleZ0Z_13
T_5_8_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_6/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_3/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_4/in_1

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_41
T_6_10_lc_trk_g0_1
T_6_10_input_2_7
T_6_10_wire_logic_cluster/lc_7/in_2

T_5_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_41
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp12_h_l_0
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_4/out
T_6_8_sp12_h_l_0
T_11_8_sp4_h_l_7
T_10_8_sp4_v_t_42
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.dutycycle_en_11
T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_5_6_sp4_h_l_3
T_6_6_lc_trk_g2_3
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_8_9_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_38
T_5_6_sp4_h_l_3
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_335
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_5
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_42
T_6_6_sp4_h_l_1
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_5
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_42
T_6_6_sp4_h_l_1
T_5_6_lc_trk_g1_1
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_6
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_6
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_2/in_0

End 

Net : COUNTER.counterZ0Z_4
T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g3_5
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_4_2_wire_logic_cluster/lc_5/out
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_3/in_1

T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_5/in_0

End 

Net : COUNTER.counterZ0Z_3
T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_2_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_2/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.CO2
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.CO2_THRU_CO
T_6_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_3/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un40_sum_i_l_ofx_4
T_5_10_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_6
T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_6/in_1

T_4_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g0_3
T_4_2_wire_logic_cluster/lc_3/in_0

End 

Net : COUNTER.un4_counter_1_and
T_4_2_wire_logic_cluster/lc_6/out
T_4_2_sp4_h_l_1
T_6_2_lc_trk_g3_4
T_6_2_input_2_1
T_6_2_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.countZ0Z_3
T_1_10_wire_logic_cluster/lc_4/out
T_1_9_sp4_v_t_40
T_1_12_lc_trk_g0_0
T_1_12_input_2_0
T_1_12_wire_logic_cluster/lc_0/in_2

T_1_10_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_4/out
T_1_9_sp4_v_t_40
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_1_3
T_2_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_wire_logic_cluster/lc_4/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_5
T_4_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g1_7
T_4_2_input_2_6
T_4_2_wire_logic_cluster/lc_6/in_2

T_4_2_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g2_7
T_5_1_wire_logic_cluster/lc_4/in_1

T_4_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g2_7
T_4_2_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_dutycycle_53_cry_14
T_6_10_wire_logic_cluster/lc_6/cout
T_6_10_wire_logic_cluster/lc_7/in_3

Net : POWERLED.un1_dutycycle_53_i_29
T_5_10_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_14_c_RNIJZ0Z644
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g3_7
T_5_10_wire_logic_cluster/lc_2/in_0

End 

Net : COUNTER.counterZ0Z_1
T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g3_2
T_4_2_wire_logic_cluster/lc_6/in_3

T_4_2_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g3_2
T_5_1_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g3_2
T_4_2_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_0
T_4_3_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_0/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_5_1_sp4_v_t_38
T_5_0_span4_vert_3
T_5_1_lc_trk_g1_3
T_5_1_input_2_0
T_5_1_wire_logic_cluster/lc_0/in_2

T_4_3_wire_logic_cluster/lc_5/out
T_5_1_sp4_v_t_38
T_4_2_lc_trk_g2_6
T_4_2_wire_logic_cluster/lc_2/in_0

T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.countZ0Z_2
T_2_9_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_40
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g0_4
T_2_10_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_40
T_2_12_sp4_v_t_40
T_1_13_lc_trk_g3_0
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_1_2
T_2_10_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g1_1
T_2_9_input_2_4
T_2_9_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g1_1
T_2_9_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.count_clkZ0Z_2
T_12_13_wire_logic_cluster/lc_5/out
T_12_6_sp12_v_t_22
T_12_9_lc_trk_g3_2
T_12_9_input_2_1
T_12_9_wire_logic_cluster/lc_1/in_2

T_12_13_wire_logic_cluster/lc_5/out
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un61_sum_s_8
T_5_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_4/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_5_10_sp4_v_t_44
T_2_14_sp4_h_l_9
T_1_14_sp4_v_t_44
T_1_16_lc_trk_g3_1
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.mult1_un68_sum_axb_8
T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g0_5
T_5_12_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.countZ0Z_5
T_1_9_wire_logic_cluster/lc_4/out
T_1_8_sp4_v_t_40
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_9_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_4/out
T_1_8_sp4_v_t_40
T_1_12_sp4_v_t_36
T_1_13_lc_trk_g3_4
T_1_13_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.count_1_5
T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_4/in_3

T_2_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g3_4
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_1_7
T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_4/in_3

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_2_12_lc_trk_g1_4
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.countZ0Z_7
T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g2_4
T_1_12_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_2_8_sp4_v_t_45
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_6/in_1

T_2_12_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g1_4
T_1_13_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.countZ0Z_6
T_2_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_1/in_3

T_2_12_wire_logic_cluster/lc_0/out
T_3_9_sp4_v_t_41
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_1_6
T_2_10_wire_logic_cluster/lc_5/out
T_2_9_sp4_v_t_42
T_2_12_lc_trk_g1_2
T_2_12_wire_logic_cluster/lc_0/in_3

T_2_10_wire_logic_cluster/lc_5/out
T_2_9_sp4_v_t_42
T_2_12_lc_trk_g1_2
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_clkZ0Z_0
T_11_10_wire_logic_cluster/lc_1/out
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_4/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_1/out
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.dutycycleZ0Z_0
T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_lc_trk_g0_1
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_lc_trk_g1_1
T_7_7_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_4_7_sp4_h_l_9
T_0_7_span4_horz_20
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_7/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_4_7_sp4_h_l_9
T_3_7_sp4_v_t_44
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_4_7_sp4_h_l_9
T_0_7_span4_horz_20
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_6/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_5_4_sp4_h_l_9
T_4_4_sp4_v_t_44
T_4_6_lc_trk_g2_1
T_4_6_input_2_5
T_4_6_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_5/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_40
T_7_11_sp4_v_t_40
T_6_12_lc_trk_g3_0
T_6_12_wire_logic_cluster/lc_4/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_3/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_input_2_5
T_7_4_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_40
T_6_9_lc_trk_g0_5
T_6_9_wire_logic_cluster/lc_0/in_3

T_7_4_wire_logic_cluster/lc_6/out
T_6_4_sp12_h_l_0
T_5_4_sp12_v_t_23
T_5_8_sp4_v_t_41
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_5/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_40
T_7_11_sp4_v_t_40
T_6_12_lc_trk_g3_0
T_6_12_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_40
T_7_11_sp4_v_t_40
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_6_4_sp12_h_l_0
T_5_4_sp12_v_t_23
T_5_8_sp4_v_t_41
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycle_eena_0_cascade_
T_7_4_wire_logic_cluster/lc_5/ltout
T_7_4_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.counterZ0Z_7
T_5_1_wire_logic_cluster/lc_6/out
T_4_2_lc_trk_g0_6
T_4_2_wire_logic_cluster/lc_6/in_0

T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_dutycycle_53_3_2_cascade_
T_6_8_wire_logic_cluster/lc_2/ltout
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNI_4Z0Z_13
T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_7_9_sp4_h_l_11
T_9_9_lc_trk_g2_6
T_9_9_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_11_lc_trk_g0_3
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_15
T_9_9_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_38
T_6_10_sp4_h_l_8
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.un4_counter_2_and
T_6_1_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g0_0
T_6_2_input_2_2
T_6_2_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_10
T_5_2_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g2_1
T_6_1_wire_logic_cluster/lc_0/in_1

T_5_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g1_1
T_5_2_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_6_s
T_5_11_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g0_4
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_3
T_5_11_wire_logic_cluster/lc_1/cout
T_5_11_wire_logic_cluster/lc_2/in_3

Net : POWERLED.mult1_un61_sum_cry_4_s
T_5_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_5
T_5_11_wire_logic_cluster/lc_3/cout
T_5_11_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counterZ0Z_9
T_5_2_wire_logic_cluster/lc_0/out
T_6_1_lc_trk_g2_0
T_6_1_input_2_0
T_6_1_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g3_0
T_5_2_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_4
T_5_11_wire_logic_cluster/lc_2/cout
T_5_11_wire_logic_cluster/lc_3/in_3

Net : POWERLED.mult1_un61_sum_cry_5_s
T_5_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g1_3
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_13
T_6_10_wire_logic_cluster/lc_5/cout
T_6_10_wire_logic_cluster/lc_6/in_3

Net : POWERLED.mult1_un47_sum
T_6_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_36
T_3_11_sp4_h_l_6
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_3/in_3

End 

Net : COUNTER.un4_counter_3_and
T_6_1_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g0_1
T_6_2_input_2_3
T_6_2_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_14
T_5_2_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g2_5
T_6_1_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_11
T_5_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g3_2
T_6_1_wire_logic_cluster/lc_0/in_3

T_5_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g1_2
T_5_2_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_13
T_5_2_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g2_4
T_6_1_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_5_2_lc_trk_g3_4
T_5_2_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_12
T_5_2_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g2_3
T_6_1_input_2_1
T_6_1_wire_logic_cluster/lc_1/in_2

T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un47_sum_cry_3_s
T_5_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_input_2_2
T_4_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un47_sum_l_fx_3
T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_16
T_5_2_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g3_7
T_5_2_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.un4_counter_4_and
T_6_3_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g0_6
T_6_2_input_2_4
T_6_2_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counterZ0Z_15
T_5_2_wire_logic_cluster/lc_6/out
T_6_1_lc_trk_g2_6
T_6_1_wire_logic_cluster/lc_1/in_3

T_5_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g1_6
T_5_2_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un61_sum_axb_8
T_4_10_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g3_5
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_3_0
T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_4_sp4_v_t_45
T_5_7_lc_trk_g3_5
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_4_sp4_v_t_45
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_4_sp4_v_t_45
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_4_sp4_v_t_45
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_4_sp4_v_t_45
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_3_8_sp4_h_l_4
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_1_8
T_2_10_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_46
T_2_12_lc_trk_g0_6
T_2_12_input_2_6
T_2_12_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_9_sp4_v_t_46
T_2_12_lc_trk_g0_6
T_2_12_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.countZ0Z_8
T_2_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_4/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_36
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_7/in_1

T_2_12_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_36
T_2_13_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_0/in_0

End 

Net : COUNTER.counterZ0Z_28
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.un4_counter_7_and
T_5_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_39
T_6_2_lc_trk_g2_7
T_6_2_input_2_7
T_6_2_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_clkZ0Z_14_cascade_
T_11_9_wire_logic_cluster/lc_3/ltout
T_11_9_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_clk_RNIZ0Z_13
T_11_9_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_40
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_40
T_12_12_sp4_h_l_5
T_12_12_lc_trk_g0_0
T_12_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un2_count_clk_15_0_8
T_11_11_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g2_4
T_12_12_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.counterZ0Z_31
T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un40_sum_i_5
T_5_10_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_4/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.counterZ0Z_30
T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_8
T_5_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_wire_logic_cluster/lc_0/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_18
T_5_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g0_1
T_6_3_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_3_s
T_5_11_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g1_1
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_19
T_5_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g0_2
T_6_3_input_2_6
T_6_3_wire_logic_cluster/lc_6/in_2

T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_29
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_7/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_eena_1
T_7_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycle
T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_7_5_sp4_v_t_47
T_7_7_lc_trk_g2_2
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_3_5_sp4_v_t_42
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_1/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_6_9_lc_trk_g3_2
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_7_12_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_2/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_1/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_5/in_3

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g3_1
T_7_12_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_42
T_4_9_sp4_h_l_7
T_3_5_sp4_v_t_42
T_2_7_lc_trk_g1_7
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.un4_counter_5_and
T_6_3_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g1_2
T_6_2_input_2_5
T_6_2_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_23
T_5_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g0_6
T_6_3_wire_logic_cluster/lc_2/in_0

T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g1_6
T_5_3_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_6
T_5_11_wire_logic_cluster/lc_4/cout
T_5_11_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counterZ0Z_17
T_5_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_6/in_3

T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_22
T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g0_5
T_6_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g1_5
T_5_3_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_21
T_5_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g0_4
T_6_3_input_2_2
T_6_3_wire_logic_cluster/lc_2/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g3_4
T_5_3_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_27
T_5_4_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g2_2
T_6_3_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.un4_counter_6_and
T_6_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g1_3
T_6_2_input_2_6
T_6_2_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.counterZ0Z_24
T_5_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_3/in_0

T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_26
T_5_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g2_1
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_20
T_5_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_2/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_1_9
T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g2_0
T_2_11_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_3_8_sp4_v_t_41
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.countZ0Z_9
T_2_11_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g0_7
T_1_12_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g2_7
T_2_11_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_46
T_1_14_lc_trk_g2_3
T_1_14_wire_logic_cluster/lc_1/in_0

End 

Net : COUNTER.counterZ0Z_25
T_5_4_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g3_0
T_5_4_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un47_sum_cry_4
T_5_9_wire_logic_cluster/lc_2/cout
T_5_9_wire_logic_cluster/lc_3/in_3

Net : POWERLED.mult1_un47_sum_cry_5_s
T_5_9_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un61_sum_i_8
T_1_16_wire_logic_cluster/lc_1/out
T_1_13_sp4_v_t_42
T_1_14_lc_trk_g3_2
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_2
T_5_9_wire_logic_cluster/lc_0/cout
T_5_9_wire_logic_cluster/lc_1/in_3

Net : POWERLED.mult1_un47_sum_cry_4_s
T_5_9_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g1_2
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_3
T_5_9_wire_logic_cluster/lc_1/cout
T_5_9_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4AZ0Z1
T_7_7_wire_logic_cluster/lc_7/out
T_6_7_sp4_h_l_6
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_6_7_sp4_h_l_6
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.dutycycleZ1Z_5_cascade_
T_5_7_wire_logic_cluster/lc_1/ltout
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_6_cZ0
T_7_7_wire_logic_cluster/lc_6/cout
T_7_7_wire_logic_cluster/lc_7/in_3

Net : POWERLED.dutycycle_RNIZ0Z_14
T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un47_sum_i
T_4_11_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_13
T_4_7_wire_logic_cluster/lc_2/out
T_4_6_sp4_v_t_36
T_5_10_sp4_h_l_1
T_6_10_lc_trk_g2_1
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_53_8_5_cascade_
T_4_7_wire_logic_cluster/lc_1/ltout
T_4_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_12_cascade_
T_4_7_wire_logic_cluster/lc_3/ltout
T_4_7_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_53_8_3
T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un1_count_cry_13_c_RNIUIJZ0Z7
T_2_11_wire_logic_cluster/lc_5/out
T_2_7_sp4_v_t_47
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_5/out
T_2_7_sp4_v_t_47
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_1_13
T_2_11_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_45
T_1_9_lc_trk_g2_0
T_1_9_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_45
T_1_9_lc_trk_g2_0
T_1_9_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_0
T_7_7_wire_logic_cluster/lc_0/out
T_7_5_sp4_v_t_45
T_7_9_lc_trk_g0_0
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_8_9_sp4_v_t_44
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_1_12
T_2_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un1_dutycycle_53_56_a1_1
T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_1_11
T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_2_9_lc_trk_g2_4
T_2_9_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_44
T_2_9_lc_trk_g2_4
T_2_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_1_10
T_2_11_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_42
T_2_9_lc_trk_g2_2
T_2_9_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.N_162_i
T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g2_5
T_7_7_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.func_state_RNIZ0Z_1_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_5
T_4_10_wire_logic_cluster/lc_3/cout
T_4_10_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un54_sum_cry_6_s
T_4_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g2_4
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.countZ0Z_1_cascade_
T_1_10_wire_logic_cluster/lc_1/ltout
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_1_1_cascade_
T_1_10_wire_logic_cluster/lc_0/ltout
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_5_s
T_4_10_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g3_3
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_4
T_4_10_wire_logic_cluster/lc_2/cout
T_4_10_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_53_56_a0_1
T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_RNIZ0Z_13
T_5_9_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_4_s
T_4_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g2_2
T_5_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_6
T_4_10_wire_logic_cluster/lc_4/cout
T_4_10_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_dutycycle_53_8_2_cascade_
T_4_7_wire_logic_cluster/lc_0/ltout
T_4_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_53_axb_12_cascade_
T_5_8_wire_logic_cluster/lc_6/ltout
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_15
T_5_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_47
T_6_10_lc_trk_g1_7
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_15_cascade_
T_5_8_wire_logic_cluster/lc_5/ltout
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_dutycycle_53_4_0_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_dutycycle_53_4_3
T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un54_sum
T_6_10_wire_logic_cluster/lc_5/out
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g0_2
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g0_5
T_6_11_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_dutycycle_53_cry_12
T_6_10_wire_logic_cluster/lc_4/cout
T_6_10_wire_logic_cluster/lc_5/in_3

Net : POWERLED.func_state_RNIZ0Z_1
T_8_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g3_4
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_8_8_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_37
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_45
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_45
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_0
T_6_8_sp4_v_t_37
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_10_lc_trk_g0_1
T_9_10_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_41
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_clk_en_2_cascade_
T_11_12_wire_logic_cluster/lc_3/ltout
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : slp_s3n_signal
T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_10_8_sp4_v_t_38
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_10_8_sp4_v_t_38
T_7_12_sp4_h_l_3
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_36
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_8_4_sp4_h_l_0
T_7_4_lc_trk_g0_0
T_7_4_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_8_4_sp4_h_l_0
T_7_4_lc_trk_g0_0
T_7_4_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_10_6_sp4_h_l_4
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_10_8_sp4_v_t_38
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_36
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_6_6_sp4_h_l_5
T_5_2_sp4_v_t_47
T_4_3_lc_trk_g3_7
T_4_3_wire_logic_cluster/lc_1/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_8_4_sp4_h_l_0
T_4_4_sp4_h_l_8
T_3_0_span4_vert_36
T_2_3_lc_trk_g2_4
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_36
T_7_12_lc_trk_g1_1
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_4_sp4_v_t_42
T_8_4_sp4_h_l_0
T_4_4_sp4_h_l_8
T_3_0_span4_vert_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g1_1
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_36
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g0_4
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_10
T_10_8_sp4_v_t_38
T_7_12_sp4_h_l_3
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_42
T_6_11_lc_trk_g3_2
T_6_11_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_8_sp4_v_t_36
T_7_12_lc_trk_g1_1
T_7_12_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_11_lc_trk_g1_2
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_9_13_lc_trk_g1_6
T_9_13_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_10_6_sp4_h_l_4
T_12_6_lc_trk_g2_1
T_12_6_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_46
T_9_10_sp4_v_t_46
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_11_8_sp4_v_t_42
T_11_12_lc_trk_g0_7
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.count_clk_en_0_cascade_
T_11_12_wire_logic_cluster/lc_2/ltout
T_11_12_wire_logic_cluster/lc_3/in_2

End 

Net : RSMRSTn_fast
T_9_7_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g0_6
T_8_8_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_9_10_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_9_10_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_44
T_9_10_sp4_v_t_40
T_9_14_lc_trk_g1_5
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un1_dutycycle_53_50_0
T_4_7_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_8
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_8
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_11
T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_4_7_sp4_h_l_4
T_4_7_lc_trk_g0_1
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_4_9_lc_trk_g0_5
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_5/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_4_7_sp4_h_l_4
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_47
T_4_7_sp4_h_l_10
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_3_9_sp12_h_l_1
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.dutycycle_RNI_15Z0Z_9
T_6_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_3
T_4_10_wire_logic_cluster/lc_1/cout
T_4_10_wire_logic_cluster/lc_2/in_3

Net : POWERLED.N_8
T_1_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.mult1_un54_sum_cry_3_s
T_4_10_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

End 

Net : SUSWARN_N_rep1
T_7_11_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNI_11Z0Z_9
T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un1_count_cry_3
T_2_10_wire_logic_cluster/lc_2/cout
T_2_10_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_count_cry_6
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

Net : POWERLED.un1_dutycycle_53_3_2_1_cascade_
T_6_8_wire_logic_cluster/lc_1/ltout
T_6_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_2
T_4_10_wire_logic_cluster/lc_0/cout
T_4_10_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_count_cry_2
T_2_10_wire_logic_cluster/lc_1/cout
T_2_10_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_cry_4
T_2_10_wire_logic_cluster/lc_3/cout
T_2_10_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_count_cry_5
T_2_10_wire_logic_cluster/lc_4/cout
T_2_10_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_clkZ0Z_12_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un2_count_clk_15_0_7
T_12_13_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g1_2
T_12_12_input_2_7
T_12_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_clk_RNIZ0Z_12_cascade_
T_12_13_wire_logic_cluster/lc_1/ltout
T_12_13_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un2_count_clk_15_0_10
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g3_7
T_12_12_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un1_count_cry_1
T_2_10_wire_logic_cluster/lc_0/cout
T_2_10_wire_logic_cluster/lc_1/in_3

Net : POWERLED.mult1_un54_sum_i
T_6_11_wire_logic_cluster/lc_4/out
T_5_11_sp4_h_l_0
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un1_dutycycle_53_4_3_1
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycle_RNI_12Z0Z_9_cascade_
T_6_8_wire_logic_cluster/lc_5/ltout
T_6_8_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_count_cry_7
T_2_10_wire_logic_cluster/lc_6/cout
T_2_10_wire_logic_cluster/lc_7/in_3

Net : POWERLED.count_clk_0_2
T_12_13_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g3_4
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_2_11_0_
T_2_11_wire_logic_cluster/carry_in_mux/cout
T_2_11_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_count_cry_13_cZ0
T_2_11_wire_logic_cluster/lc_4/cout
T_2_11_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_count_cry_12
T_2_11_wire_logic_cluster/lc_3/cout
T_2_11_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_dutycycle_53_cry_11
T_6_10_wire_logic_cluster/lc_3/cout
T_6_10_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un61_sum
T_6_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un1_count_cry_11_cZ0
T_2_11_wire_logic_cluster/lc_2/cout
T_2_11_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_count_cry_10
T_2_11_wire_logic_cluster/lc_1/cout
T_2_11_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_cry_9
T_2_11_wire_logic_cluster/lc_0/cout
T_2_11_wire_logic_cluster/lc_1/in_3

Net : POWERLED.mult1_un61_sum_i
T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_3_12_sp4_h_l_4
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_2
T_5_11_wire_logic_cluster/lc_0/cout
T_5_11_wire_logic_cluster/lc_1/in_3

Net : POWERLED.dutycycle_RNI_9Z0Z_9
T_5_10_wire_logic_cluster/lc_1/out
T_5_7_sp4_v_t_42
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNI_4Z0Z_10
T_4_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_47
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_4
T_6_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_3
T_5_6_sp4_v_t_38
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_7/out
T_6_6_sp4_h_l_3
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_10
T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_dutycycle_53_axb_7_cascade_
T_4_6_wire_logic_cluster/lc_0/ltout
T_4_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_10
T_4_6_wire_logic_cluster/lc_1/out
T_3_6_sp4_h_l_10
T_6_6_sp4_v_t_47
T_6_9_lc_trk_g0_7
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un68_sum
T_6_10_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_38
T_5_12_lc_trk_g2_6
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_6_10_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_38
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_clk_0_0
T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un1_dutycycle_53_8_2_0
T_4_6_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g1_7
T_4_7_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.curr_stateZ0Z_0
T_1_11_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_37
T_3_10_sp4_h_l_0
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_0/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un1_dutycycle_53_2_0
T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_13
T_2_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_4
T_6_7_sp4_v_t_44
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.g0_i_o3_0
T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_6/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g2_7
T_1_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_clk_0_1
T_12_11_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g3_5
T_11_10_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.func_state_RNI2O4A1_1Z0Z_1
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_5_6_sp4_h_l_5
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_39
T_6_8_sp4_h_l_2
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_0/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_2/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_8_2_sp4_v_t_39
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_39
T_6_8_sp4_h_l_2
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_9_sp4_v_t_46
T_8_13_sp4_h_l_11
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_9_sp4_v_t_46
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_sp12_v_t_22
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_5_sp4_v_t_43
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_39
T_6_8_sp4_h_l_2
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_39
T_6_8_sp4_h_l_2
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_sp12_v_t_22
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_7_9_sp4_v_t_46
T_8_13_sp4_h_l_11
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_11_9_sp4_v_t_41
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.count_clk_RNI2O4A1_0Z0Z_10
T_8_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_45
T_8_8_lc_trk_g2_0
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_6_6_sp4_v_t_37
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_45
T_5_6_sp4_h_l_8
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_6_6_sp4_v_t_37
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_45
T_5_6_sp4_h_l_8
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_6
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_0
T_6_6_sp4_v_t_37
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_8_8_sp4_v_t_37
T_5_8_sp4_h_l_6
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.func_state_RNI2O4A1Z0Z_1_cascade_
T_8_9_wire_logic_cluster/lc_2/ltout
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_10
T_6_10_wire_logic_cluster/lc_2/cout
T_6_10_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_53_axb_7_1
T_4_5_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.count_clk_0_3
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_i3_mux
T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_1/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycle_RNI_16Z0Z_9_cascade_
T_2_7_wire_logic_cluster/lc_1/ltout
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_12
T_2_7_wire_logic_cluster/lc_5/out
T_3_6_sp4_v_t_43
T_4_10_sp4_h_l_6
T_6_10_lc_trk_g2_3
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_9
T_4_6_wire_logic_cluster/lc_3/out
T_4_5_sp4_v_t_38
T_5_9_sp4_h_l_3
T_6_9_lc_trk_g2_3
T_6_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.d_i1_mux_cascade_
T_2_7_wire_logic_cluster/lc_0/ltout
T_2_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_9_cascade_
T_2_8_wire_logic_cluster/lc_3/ltout
T_2_8_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_11
T_2_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_8
T_6_8_sp4_v_t_45
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycle_RNI_13Z0Z_9
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.d_i3_mux_cascade_
T_2_7_wire_logic_cluster/lc_4/ltout
T_2_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_53_20_1
T_4_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_47
T_6_8_sp4_h_l_4
T_6_8_lc_trk_g1_1
T_6_8_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_0_7_span4_horz_6
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_4_7_sp4_v_t_43
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycle_eena_3_1_cascade_
T_4_8_wire_logic_cluster/lc_4/ltout
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_eena_3_cascade_
T_4_8_wire_logic_cluster/lc_5/ltout
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycleZ0Z_2_cascade_
T_4_8_wire_logic_cluster/lc_6/ltout
T_4_8_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_dutycycle_53_20_0_0
T_4_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_6/in_1

T_4_5_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_1
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.o2_cascade_
T_4_5_wire_logic_cluster/lc_5/ltout
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_clk_0_4
T_11_9_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g0_7
T_11_10_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_3
T_4_6_wire_logic_cluster/lc_2/out
T_4_0_span12_vert_15
T_0_8_span12_horz_16
T_2_8_lc_trk_g1_4
T_2_8_input_2_3
T_2_8_wire_logic_cluster/lc_3/in_2

T_4_6_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_45
T_2_7_sp4_h_l_8
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_3_cascade_
T_4_6_wire_logic_cluster/lc_2/ltout
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_4
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_11
T_7_5_sp4_v_t_41
T_6_9_lc_trk_g1_4
T_6_9_input_2_5
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_clk_0_5
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g0_1
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycle_eena_6
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycleZ0Z_4
T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_42
T_6_6_lc_trk_g1_2
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_input_2_5
T_4_5_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_2_8_sp4_h_l_4
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_3_7_sp4_h_l_3
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_3_7_sp4_h_l_3
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_6_8_lc_trk_g3_2
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_42
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g2_3
T_4_6_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_43
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_7_6_sp4_h_l_2
T_7_6_lc_trk_g0_7
T_7_6_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_6_10_sp4_v_t_39
T_6_12_lc_trk_g2_2
T_6_12_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_2_8_sp4_h_l_4
T_2_8_lc_trk_g1_1
T_2_8_wire_logic_cluster/lc_7/in_1

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_sp4_h_l_11
T_7_7_lc_trk_g2_6
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_7_10_sp4_h_l_8
T_7_10_lc_trk_g0_5
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_3_7_sp4_h_l_3
T_2_3_sp4_v_t_38
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_6_10_sp4_v_t_39
T_6_12_lc_trk_g2_2
T_6_12_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_eena_6_1_cascade_
T_5_7_wire_logic_cluster/lc_4/ltout
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_eena_8_1_cascade_
T_5_6_wire_logic_cluster/lc_0/ltout
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycleZ0Z_7
T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_2_6_sp4_v_t_42
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_5_9_lc_trk_g1_1
T_5_9_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_37
T_6_9_lc_trk_g0_0
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_7_6_sp4_h_l_4
T_7_6_lc_trk_g1_1
T_7_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_37
T_3_9_sp4_h_l_5
T_6_9_sp4_v_t_47
T_6_12_lc_trk_g1_7
T_6_12_input_2_4
T_6_12_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_2_6_sp4_v_t_42
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_44
T_6_7_sp4_h_l_9
T_7_7_lc_trk_g2_1
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_36
T_2_5_sp4_h_l_1
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_37
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_3_6_sp4_h_l_1
T_2_6_sp4_v_t_42
T_2_8_lc_trk_g3_7
T_2_8_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_37
T_3_9_sp4_h_l_5
T_6_9_sp4_v_t_47
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycle_eena_8_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_53_axb_3_1
T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g0_2
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_1_cascade_
T_2_8_wire_logic_cluster/lc_0/ltout
T_2_8_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_2
T_2_8_wire_logic_cluster/lc_1/out
T_3_5_sp4_v_t_43
T_4_9_sp4_h_l_0
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_0
T_2_7_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_43
T_3_9_sp4_h_l_0
T_7_9_sp4_h_l_3
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_clk_0_6
T_11_10_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g2_6
T_11_10_input_2_4
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_3_cascade_
T_4_5_wire_logic_cluster/lc_2/ltout
T_4_5_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_2
T_2_7_wire_logic_cluster/lc_6/out
T_3_5_sp4_v_t_40
T_4_9_sp4_h_l_5
T_6_9_lc_trk_g2_0
T_6_9_input_2_2
T_6_9_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_53_axb_4_1_cascade_
T_4_6_wire_logic_cluster/lc_5/ltout
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_3
T_4_6_wire_logic_cluster/lc_6/out
T_4_5_sp4_v_t_44
T_5_9_sp4_h_l_9
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_clk_100khz_48_and_i_i_a3_0_0
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.N_4_0_cascade_
T_5_8_wire_logic_cluster/lc_0/ltout
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_en_12
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycleZ0Z_13_cascade_
T_5_8_wire_logic_cluster/lc_4/ltout
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_RNI_4Z0Z_3
T_5_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_5_4_sp12_v_t_22
T_5_3_sp4_v_t_46
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clk_0_7
T_9_9_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_clk_0_8
T_12_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clk_RNIZ0Z_1
T_11_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_43
T_9_12_sp4_h_l_6
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_1/out
T_12_8_sp4_v_t_43
T_9_12_sp4_h_l_6
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_clk_RNI_0Z0Z_1
T_11_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_41
T_9_12_sp4_h_l_9
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_41
T_9_12_sp4_h_l_9
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_6/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_11_lc_trk_g0_0
T_11_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_clk_0_9
T_9_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_en_10
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_sp4_h_l_11
T_6_8_lc_trk_g2_6
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_clk_100khz_45_and_i_i_a3_0_0_cascade_
T_4_8_wire_logic_cluster/lc_1/ltout
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_4_cascade_
T_4_8_wire_logic_cluster/lc_2/ltout
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_off_1_8
T_6_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_6
T_4_4_lc_trk_g0_6
T_4_4_wire_logic_cluster/lc_3/in_1

T_6_4_wire_logic_cluster/lc_7/out
T_5_4_sp4_h_l_6
T_0_4_span4_horz_2
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.count_offZ0Z_8
T_4_4_wire_logic_cluster/lc_3/out
T_4_4_sp4_h_l_11
T_6_4_lc_trk_g2_6
T_6_4_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_6_5_0_
T_6_5_wire_logic_cluster/carry_in_mux/cout
T_6_5_wire_logic_cluster/lc_0/in_3

Net : POWERLED.count_off_1_9
T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un3_count_off_1_cry_10
T_6_5_wire_logic_cluster/lc_1/cout
T_6_5_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_off_1_11
T_6_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un3_count_off_1_cry_11
T_6_5_wire_logic_cluster/lc_2/cout
T_6_5_wire_logic_cluster/lc_3/in_3

Net : POWERLED.count_offZ0Z_11
T_5_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g0_5
T_6_5_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un3_count_off_1_cry_13
T_6_5_wire_logic_cluster/lc_4/cout
T_6_5_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un3_count_off_1_cry_9
T_6_5_wire_logic_cluster/lc_0/cout
T_6_5_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_off_1_10
T_6_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_offZ0Z_12
T_5_5_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g1_7
T_6_5_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un3_count_off_1_cry_7
T_6_4_wire_logic_cluster/lc_6/cout
T_6_4_wire_logic_cluster/lc_7/in_3

Net : POWERLED.un3_count_off_1_cry_6
T_6_4_wire_logic_cluster/lc_5/cout
T_6_4_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_off_1_7
T_6_4_wire_logic_cluster/lc_6/out
T_5_4_sp4_h_l_4
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_7/in_1

T_6_4_wire_logic_cluster/lc_6/out
T_5_4_sp4_h_l_4
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_off_1_6
T_6_4_wire_logic_cluster/lc_5/out
T_6_0_span12_vert_17
T_7_9_sp12_h_l_1
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_5/in_3

T_6_4_wire_logic_cluster/lc_5/out
T_0_4_span12_horz_6
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_off_1_12
T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_offZ0Z_9
T_5_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_offZ0Z_7
T_4_4_wire_logic_cluster/lc_7/out
T_2_4_sp12_h_l_1
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.count_offZ0Z_10
T_5_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_input_2_1
T_6_5_wire_logic_cluster/lc_1/in_2

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_off_1_14
T_6_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.count_offZ0Z_6
T_9_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_43
T_10_4_sp4_v_t_44
T_7_4_sp4_h_l_3
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_sp12_h_l_1
T_8_0_span12_vert_17
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_offZ0Z_14
T_7_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un3_count_off_1_cry_14
T_6_5_wire_logic_cluster/lc_5/cout
T_6_5_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un3_count_off_1_cry_14_c_RNIM08PZ0Z2
T_6_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g0_6
T_7_5_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_off_1_5
T_6_4_wire_logic_cluster/lc_4/out
T_6_3_sp4_v_t_40
T_7_7_sp4_h_l_11
T_10_7_sp4_v_t_41
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_4/in_1

T_6_4_wire_logic_cluster/lc_4/out
T_0_4_span12_horz_4
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_offZ0Z_4
T_4_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_5
T_6_4_lc_trk_g2_0
T_6_4_wire_logic_cluster/lc_3/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_sp4_h_l_5
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.count_offZ0Z_5
T_9_9_wire_logic_cluster/lc_4/out
T_10_8_sp4_v_t_41
T_10_4_sp4_v_t_42
T_7_4_sp4_h_l_1
T_6_4_lc_trk_g0_1
T_6_4_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_3_sp4_v_t_43
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un3_count_off_1_cry_4
T_6_4_wire_logic_cluster/lc_3/cout
T_6_4_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un3_count_off_1_cry_5
T_6_4_wire_logic_cluster/lc_4/cout
T_6_4_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un3_count_off_1_cry_3_c_RNIPB2FZ0
T_6_4_wire_logic_cluster/lc_3/out
T_4_4_sp4_h_l_3
T_4_4_lc_trk_g1_6
T_4_4_wire_logic_cluster/lc_0/in_3

T_6_4_wire_logic_cluster/lc_3/out
T_4_4_sp4_h_l_3
T_4_4_lc_trk_g1_6
T_4_4_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_offZ0Z_3
T_4_4_wire_logic_cluster/lc_5/out
T_5_4_sp4_h_l_10
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un3_count_off_1_cry_3
T_6_4_wire_logic_cluster/lc_2/cout
T_6_4_wire_logic_cluster/lc_3/in_3

Net : POWERLED.func_state_RNI_0Z0Z_0
T_7_10_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_21
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_1/out
T_8_8_sp4_v_t_46
T_8_12_sp4_v_t_46
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.func_state_RNISKPU6Z0Z_0
T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_6/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_1/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_1_sp4_v_t_45
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_1_sp4_v_t_45
T_4_4_lc_trk_g3_5
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_9_9_lc_trk_g1_0
T_9_9_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_1_sp4_v_t_45
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_1_sp4_v_t_45
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_10_5_sp4_h_l_4
T_6_5_sp4_h_l_7
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_7/cen

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_2
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_2
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_45
T_6_5_sp4_h_l_2
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_5_6_sp4_h_l_10
T_4_2_sp4_v_t_47
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_5_6_sp4_h_l_10
T_4_2_sp4_v_t_47
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_5_6_sp4_h_l_10
T_4_2_sp4_v_t_47
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_41
T_9_6_sp4_h_l_10
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_3_5_sp4_h_l_1
T_2_1_sp4_v_t_43
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_3_5_sp4_h_l_1
T_2_1_sp4_v_t_43
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_3_5_sp4_h_l_1
T_2_1_sp4_v_t_43
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_3_5_sp4_h_l_1
T_2_1_sp4_v_t_43
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_0/cen

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_7_5_lc_trk_g0_2
T_7_5_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un3_count_off_1_cry_2_c_RNIO91FZ0
T_6_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_1
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_2/out
T_4_4_sp4_h_l_1
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un3_count_off_1_cry_2
T_6_4_wire_logic_cluster/lc_1/cout
T_6_4_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_offZ0Z_2
T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_9_4_sp4_v_t_37
T_6_4_sp4_h_l_0
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_9_4_sp4_v_t_37
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_offZ0Z_1
T_8_6_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_38
T_6_4_sp4_h_l_9
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_offZ0Z_0
T_8_6_wire_logic_cluster/lc_1/out
T_9_4_sp4_v_t_46
T_6_4_sp4_h_l_5
T_6_4_lc_trk_g0_0
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_clk_0_10
T_12_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un3_count_off_1_cry_12
T_6_5_wire_logic_cluster/lc_3/cout
T_6_5_wire_logic_cluster/lc_4/in_3

Net : POWERLED.count_off_1_13
T_6_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_2/in_3

T_6_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.count_clk_0_11
T_12_13_wire_logic_cluster/lc_7/out
T_12_13_lc_trk_g2_7
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_en_7_cascade_
T_6_7_wire_logic_cluster/lc_0/ltout
T_6_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_clk_100khz_39_and_i_0_0
T_6_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycle_en_14_cascade_
T_8_11_wire_logic_cluster/lc_4/ltout
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_240
T_8_13_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_38
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.g3_1_0
T_6_11_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g1_6
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.g3_1_6_cascade_
T_6_12_wire_logic_cluster/lc_5/ltout
T_6_12_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_dutycycle_172_m3_1_0_cascade_
T_8_14_wire_logic_cluster/lc_2/ltout
T_8_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un2_count_clk_17_0_0
T_6_12_wire_logic_cluster/lc_6/out
T_6_10_sp4_v_t_41
T_7_14_sp4_h_l_10
T_8_14_lc_trk_g3_2
T_8_14_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycle_RNO_3Z0Z_5
T_8_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g1_3
T_8_13_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clk_0_12
T_12_10_wire_logic_cluster/lc_7/out
T_12_5_sp12_v_t_22
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_clk_0_13
T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycle_eena_4_cascade_
T_5_6_wire_logic_cluster/lc_6/ltout
T_5_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_clk_0_14
T_11_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_func_state25_6_0_2
T_9_12_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_46
T_9_5_sp4_v_t_46
T_6_5_sp4_h_l_11
T_7_5_lc_trk_g3_3
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_func_state25_6_0_o_N_296_N_cascade_
T_9_12_wire_logic_cluster/lc_1/ltout
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_func_state25_6_0_1_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.func_state_RNIBVNSZ0Z_0
T_9_13_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_input_2_1
T_9_12_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_38
T_9_12_lc_trk_g3_3
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_7/out
T_9_12_sp4_v_t_46
T_10_12_sp4_h_l_4
T_11_12_lc_trk_g3_4
T_11_12_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un1_func_state25_6_0_a2_1
T_9_10_wire_logic_cluster/lc_7/out
T_10_9_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_RNI4J2O7Z0Z_9
T_6_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_clk_100khz_30_and_i_0_0_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_clk_0_15
T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g2_2
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.func_state_RNI_1Z0Z_0
T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_44
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_func_state25_6_0_o_N_294_N
T_9_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_dutycycle_172_m1_ns_1
T_7_11_wire_logic_cluster/lc_2/out
T_7_10_sp4_v_t_36
T_8_14_sp4_h_l_7
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_9
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.dutycycle_RNI_10Z0Z_3
T_7_6_wire_logic_cluster/lc_0/out
T_7_2_sp12_v_t_23
T_7_11_lc_trk_g3_7
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g0_0
T_7_6_wire_logic_cluster/lc_7/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_2_sp12_v_t_23
T_8_14_sp12_h_l_0
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_2_sp12_v_t_23
T_8_14_sp12_h_l_0
T_11_14_sp4_h_l_5
T_10_10_sp4_v_t_47
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_1/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_2_sp12_v_t_23
T_8_14_sp12_h_l_0
T_11_14_sp4_h_l_5
T_10_10_sp4_v_t_47
T_9_11_lc_trk_g3_7
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_172_m3s4_1
T_7_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_9
T_8_6_sp12_v_t_22
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_9
T_8_6_sp12_v_t_22
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_6
T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_2/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_6_sp12_v_t_23
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.g3_1_4_cascade_
T_6_12_wire_logic_cluster/lc_4/ltout
T_6_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_eena_3
T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.dutycycle_RNI_8Z0Z_0_cascade_
T_8_13_wire_logic_cluster/lc_5/ltout
T_8_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_325
T_2_8_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_38
T_2_9_sp4_v_t_38
T_3_13_sp4_h_l_9
T_7_13_sp4_h_l_5
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_5/in_1

T_2_8_wire_logic_cluster/lc_7/out
T_0_8_span4_horz_6
T_4_8_sp4_v_t_46
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.dutycycle_RNO_2Z0Z_5_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.func_state_enZ0
T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_6_10_sp4_h_l_3
T_8_10_lc_trk_g3_6
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_3_c_RNI886BZ0Z1
T_7_7_wire_logic_cluster/lc_4/out
T_0_7_span12_horz_3
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_4/out
T_0_7_span12_horz_3
T_3_7_sp4_h_l_5
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_2_c_RNI765BZ0Z1
T_7_7_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_3/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_2/in_0

End 

Net : rsmrstn
T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_47
T_7_10_sp4_h_l_3
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_5/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_9_15_sp4_v_t_41
T_8_16_lc_trk_g3_1
T_8_16_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_7_11_lc_trk_g2_4
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_0/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_0/in_0

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_1
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_4/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_10_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_2_11_sp4_h_l_0
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_2_sp12_v_t_22
T_9_11_sp4_v_t_36
T_6_15_sp4_h_l_1
T_5_15_sp4_v_t_42
T_1_17_span4_horz_r_1
T_3_17_lc_trk_g0_1
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : POWERLED.dutycycle_en_12_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_eena_5
T_5_7_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.func_N_5_mux_0
T_8_10_wire_logic_cluster/lc_3/out
T_8_1_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_sp12_v_t_22
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_1_sp12_v_t_22
T_8_0_span4_vert_46
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_1_sp12_v_t_22
T_8_0_span4_vert_46
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_1_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_2_7_sp4_h_l_11
T_5_3_sp4_v_t_40
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_6/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_2_7_sp4_h_l_11
T_5_3_sp4_v_t_40
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_5_7_sp4_v_t_38
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_5_7_sp4_v_t_44
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_5_7_sp4_v_t_44
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_9_11_sp4_v_t_43
T_9_12_lc_trk_g2_3
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_8_1_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_3/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_10_7_sp4_h_l_3
T_6_7_sp4_h_l_3
T_6_7_lc_trk_g0_6
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g0_3
T_8_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_eena_8
T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycle_eena_6_cascade_
T_5_7_wire_logic_cluster/lc_5/ltout
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_183
T_8_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_3/in_0

End 

Net : slp_s3n_signal_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : suswarn_n
T_9_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_11_lc_trk_g0_7
T_9_11_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_3_sp4_v_t_47
T_10_3_sp4_h_l_10
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_3_sp4_v_t_47
T_10_3_sp4_h_l_10
T_11_3_lc_trk_g3_2
T_11_3_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_10_4_sp4_v_t_46
T_11_4_sp4_h_l_4
T_11_4_lc_trk_g1_1
T_11_4_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_10_4_sp4_v_t_46
T_11_4_sp4_h_l_4
T_11_4_lc_trk_g1_1
T_11_4_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_3_sp4_v_t_47
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_5/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_7_8_sp4_v_t_39
T_7_12_sp4_v_t_47
T_7_16_lc_trk_g1_2
T_7_16_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_10_lc_trk_g1_5
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_7_8_sp4_v_t_39
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_10_4_sp4_v_t_46
T_11_4_sp4_h_l_4
T_12_4_lc_trk_g3_4
T_12_4_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_0_12_span4_horz_22
T_1_12_lc_trk_g3_3
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_0_12_span4_horz_22
T_1_12_lc_trk_g3_3
T_1_12_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_4_8_sp4_h_l_5
T_3_8_sp4_v_t_46
T_2_9_lc_trk_g3_6
T_2_9_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_10_lc_trk_g1_5
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_2_11_sp4_h_l_7
T_1_7_sp4_v_t_37
T_1_3_sp4_v_t_45
T_0_3_span4_horz_39
T_0_3_lc_trk_g1_7
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : POWERLED.dutycycle_RNI4G9K2Z0Z_5
T_8_13_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g0_3
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_42
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.dutycycle_RNIZ0Z_6
T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycle_RNI_4Z0Z_6
T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycle_RNI_4Z0Z_6_cascade_
T_8_13_wire_logic_cluster/lc_4/ltout
T_8_13_wire_logic_cluster/lc_5/in_2

End 

Net : vccst_en
T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_9_11_sp4_v_t_46
T_8_15_lc_trk_g2_3
T_8_15_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_10_5_sp4_v_t_47
T_10_9_sp4_v_t_36
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_13_8_span4_horz_2
T_12_8_sp4_v_t_45
T_9_12_sp4_h_l_1
T_5_12_sp4_h_l_1
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_13_8_span4_horz_2
T_12_8_sp4_v_t_45
T_12_12_sp4_v_t_41
T_11_14_lc_trk_g1_4
T_11_14_input_2_1
T_11_14_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_10_5_sp4_v_t_47
T_10_9_sp4_v_t_36
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g1_2
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_13_8_span4_horz_2
T_12_8_sp4_v_t_45
T_12_12_sp4_v_t_41
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_3
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_9_10_lc_trk_g1_6
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_8_10_lc_trk_g2_6
T_8_10_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_13_8_span4_horz_2
T_12_8_sp4_v_t_45
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_10_5_sp4_v_t_47
T_10_9_sp4_v_t_36
T_11_13_sp4_h_l_7
T_11_13_lc_trk_g1_2
T_11_13_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_21
T_0_11_span12_horz_6
T_0_11_lc_trk_g0_6
T_0_11_wire_io_cluster/io_0/D_OUT_0

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_3
T_5_11_sp4_v_t_38
T_4_15_lc_trk_g1_3
T_4_15_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.func_stateZ0Z_1
T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un1_dutycycle_96_0_a3_0
T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_RNI_5Z0Z_0
T_7_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g1_3
T_7_6_input_2_6
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un2_count_clk_17_0_cascade_
T_7_6_wire_logic_cluster/lc_6/ltout
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_4_c_RNI7IZ0Z21
T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_8_10_sp4_h_l_1
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_4_c_RNI919HZ0Z1
T_7_10_wire_logic_cluster/lc_6/out
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycle_1_0_iv_0_1_5_cascade_
T_7_10_wire_logic_cluster/lc_5/ltout
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_4_cZ0
T_7_7_wire_logic_cluster/lc_4/cout
T_7_7_wire_logic_cluster/lc_5/in_3

Net : POWERLED.dutycycle_1_0_5
T_7_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_0/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.N_73_cascade_
T_7_12_wire_logic_cluster/lc_2/ltout
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_1_0_iv_i_0_2
T_7_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_1_c_RNI4CVZ0
T_7_7_wire_logic_cluster/lc_2/out
T_7_5_sp12_v_t_23
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_1_cZ0
T_7_7_wire_logic_cluster/lc_1/cout
T_7_7_wire_logic_cluster/lc_2/in_3

Net : POWERLED.func_state_RNI2O4A1_1Z0Z_1_cascade_
T_8_9_wire_logic_cluster/lc_3/ltout
T_8_9_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.func_state_RNI2O4A1Z0Z_1
T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g2_2
T_8_9_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_7_sp12_v_t_23
T_0_7_span12_horz_8
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_2/out
T_8_7_sp12_v_t_23
T_0_7_span12_horz_8
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g3_2
T_8_9_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_1_0_1_cascade_
T_7_4_wire_logic_cluster/lc_3/ltout
T_7_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_0_c_RNI3AUZ0
T_7_7_wire_logic_cluster/lc_1/out
T_7_3_sp4_v_t_39
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_0_cZ0
T_7_7_wire_logic_cluster/lc_0/cout
T_7_7_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_dutycycle_94_cry_2
T_7_7_wire_logic_cluster/lc_2/cout
T_7_7_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_94_cry_3
T_7_7_wire_logic_cluster/lc_3/cout
T_7_7_wire_logic_cluster/lc_4/in_3

Net : POWERLED.dutycycle_eena_cascade_
T_7_4_wire_logic_cluster/lc_1/ltout
T_7_4_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycleZ0Z_1_cascade_
T_7_4_wire_logic_cluster/lc_0/ltout
T_7_4_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_1_0_0
T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_0/in_0

T_7_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_RNINH5P1Z0Z_2
T_8_13_wire_logic_cluster/lc_1/out
T_8_13_sp4_h_l_7
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g3_2
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_eena_0
T_7_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g1_5
T_7_4_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_off_0_1
T_8_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.func_state_RNISKPU6Z0Z_0_cascade_
T_7_5_wire_logic_cluster/lc_0/ltout
T_7_5_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_offZ0Z_13
T_7_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_off_1_2
T_6_4_wire_logic_cluster/lc_1/out
T_6_4_sp4_h_l_7
T_2_4_sp4_h_l_10
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_1/in_3

T_6_4_wire_logic_cluster/lc_1/out
T_7_4_sp4_h_l_2
T_10_4_sp4_v_t_39
T_10_8_sp4_v_t_39
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un3_count_off_1_cry_1
T_6_4_wire_logic_cluster/lc_0/cout
T_6_4_wire_logic_cluster/lc_1/in_3

Net : POWERLED.func_state_1_m2_am_1_1
T_7_12_wire_logic_cluster/lc_7/out
T_5_12_sp12_h_l_1
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.func_state_1_m2_1
T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.func_state_RNIBL3Q3Z0Z_1
T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.func_state_RNIOGRSZ0Z_0
T_7_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_37
T_7_12_lc_trk_g2_5
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_9
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_2/out
T_8_9_sp4_v_t_37
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_45
T_8_11_sp4_v_t_46
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.func_state_RNI_0Z0Z_0_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_off_RNIZ0Z_1_cascade_
T_8_6_wire_logic_cluster/lc_2/ltout
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_off_RNIBQDB2Z0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_0/ltout
T_8_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_offZ0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_340_cascade_
T_8_12_wire_logic_cluster/lc_0/ltout
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.func_state_RNI91IA4Z0Z_1_cascade_
T_9_10_wire_logic_cluster/lc_4/ltout
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.func_state_RNI91IA4_0Z0Z_1_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.func_state_1_m2_0
T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.func_stateZ1Z_0
T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycle_N_3_mux_0
T_9_8_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_10_5_sp4_v_t_37
T_11_9_sp4_h_l_6
T_7_9_sp4_h_l_6
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_1
T_8_4_sp4_v_t_36
T_5_4_sp4_h_l_1
T_7_4_lc_trk_g3_4
T_7_4_input_2_7
T_7_4_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_9_11_sp4_v_t_37
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_sp4_h_l_1
T_8_4_sp4_v_t_36
T_5_4_sp4_h_l_1
T_7_4_lc_trk_g3_4
T_7_4_input_2_3
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : RSMRSTn_rep1
T_9_7_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g0_5
T_9_8_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_5/out
T_9_0_span12_vert_22
T_9_10_lc_trk_g2_5
T_9_10_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.N_319_0
T_9_11_wire_logic_cluster/lc_5/out
T_9_11_sp12_h_l_1
T_8_0_span12_vert_21
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_39
T_6_9_sp4_h_l_8
T_7_9_lc_trk_g2_0
T_7_9_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_2
T_7_11_lc_trk_g0_2
T_7_11_wire_logic_cluster/lc_7/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_1
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un1_N_3_mux_0
T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_sp4_h_l_11
T_7_8_sp4_v_t_46
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_39
T_6_7_sp4_h_l_2
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_39
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_39
T_6_7_sp4_h_l_2
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_4_8_lc_trk_g2_0
T_4_8_input_2_4
T_4_8_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_5_8_lc_trk_g0_0
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_3/out
T_8_8_sp4_h_l_11
T_4_8_sp4_h_l_2
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycleZ1Z_14
T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycleZ0Z_15
T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

T_5_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.N_239
T_8_14_wire_logic_cluster/lc_7/out
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_off_1_sqmuxa
T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.g3
T_8_14_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g2_0
T_8_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_off_1_sqmuxa_cascade_
T_8_13_wire_logic_cluster/lc_2/ltout
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.func_state_1_ss0_i_0_o2_1
T_8_7_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_39
T_6_10_sp4_h_l_2
T_8_10_lc_trk_g2_7
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_39
T_9_10_lc_trk_g0_2
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_304_cascade_
T_8_7_wire_logic_cluster/lc_2/ltout
T_8_7_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_0_6
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_7
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_7
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_1/in_1

End 

Net : G_155_cascade_
T_7_12_wire_logic_cluster/lc_0/ltout
T_7_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycleZ1Z_2
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_1/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycleZ1Z_0
T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g0_2
T_7_4_input_2_0
T_7_4_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycleZ1Z_1
T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_6/in_1

T_7_4_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.N_160
T_7_10_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_36
T_8_7_lc_trk_g2_4
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_0/out
T_8_6_sp4_v_t_36
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : SUSWARN_N_fast
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_0/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_6/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_10
T_9_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_7
T_12_5_sp4_v_t_37
T_11_7_lc_trk_g0_0
T_11_7_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_sp4_h_l_7
T_12_5_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.count_2_1_12
T_12_7_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFNDZ0
T_11_7_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g0_3
T_12_7_input_2_1
T_12_7_wire_logic_cluster/lc_1/in_2

T_11_7_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g0_3
T_12_7_input_2_5
T_12_7_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_11
T_11_7_wire_logic_cluster/lc_2/cout
T_11_7_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_1_10_cascade_
T_9_5_wire_logic_cluster/lc_0/ltout
T_9_5_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPDZ0
T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_12_5_sp4_h_l_7
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g1_5
T_12_7_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.count_2_1_13
T_11_7_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_12
T_12_7_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g2_0
T_12_7_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGGZ0Z7
T_11_7_wire_logic_cluster/lc_1/out
T_11_5_sp4_v_t_47
T_8_5_sp4_h_l_4
T_9_5_lc_trk_g2_4
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_11_7_wire_logic_cluster/lc_1/out
T_11_7_sp4_h_l_7
T_10_3_sp4_v_t_42
T_9_6_lc_trk_g3_2
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IODZ0
T_11_7_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g3_4
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g0_4
T_12_7_input_2_6
T_12_7_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12
T_11_7_wire_logic_cluster/lc_3/cout
T_11_7_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.count_2_1_9_cascade_
T_9_6_wire_logic_cluster/lc_5/ltout
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2_1_14_cascade_
T_12_5_wire_logic_cluster/lc_0/ltout
T_12_5_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEFZ0Z7
T_11_7_wire_logic_cluster/lc_0/out
T_11_7_sp4_h_l_5
T_10_3_sp4_v_t_40
T_9_6_lc_trk_g3_0
T_9_6_input_2_5
T_9_6_wire_logic_cluster/lc_5/in_2

T_11_7_wire_logic_cluster/lc_0/out
T_11_7_sp4_h_l_5
T_10_3_sp4_v_t_40
T_9_6_lc_trk_g3_0
T_9_6_wire_logic_cluster/lc_4/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9
T_11_7_wire_logic_cluster/lc_0/cout
T_11_7_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_14
T_11_7_wire_logic_cluster/lc_5/cout
T_11_7_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_9
T_9_6_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_37
T_11_7_sp4_h_l_6
T_11_7_lc_trk_g0_3
T_11_7_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_sp4_h_l_1
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQDZ0
T_11_7_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_36
T_11_5_lc_trk_g2_4
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

T_11_7_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_36
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_11_7_0_
T_11_7_wire_logic_cluster/carry_in_mux/cout
T_11_7_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.count_2Z0Z_14
T_12_5_wire_logic_cluster/lc_1/out
T_12_3_sp4_v_t_47
T_11_7_lc_trk_g2_2
T_11_7_wire_logic_cluster/lc_5/in_1

T_12_5_wire_logic_cluster/lc_1/out
T_12_2_sp12_v_t_22
T_12_3_sp4_v_t_44
T_12_7_lc_trk_g1_1
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_13
T_12_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_8
T_9_6_wire_logic_cluster/lc_2/out
T_4_6_sp12_h_l_0
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_36
T_10_5_sp4_h_l_1
T_11_5_lc_trk_g2_1
T_11_5_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_13
T_11_7_wire_logic_cluster/lc_4/cout
T_11_7_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_2_1_axb_1
T_12_8_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_41
T_11_6_lc_trk_g1_4
T_11_6_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.count_2_1_2_cascade_
T_11_5_wire_logic_cluster/lc_1/ltout
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.N_1_i
T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_4/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_2/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_0/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_5/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_6/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_2/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_6/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_0/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_1/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_5/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_0/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g0_6
T_11_7_wire_logic_cluster/lc_7/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g0_6
T_12_5_input_2_0
T_12_5_wire_logic_cluster/lc_0/in_2

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_7/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_3/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_10_6_sp4_h_l_9
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_4/in_1

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_5/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_4/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_3_sp4_v_t_36
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_7/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_4/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g0_6
T_12_5_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_4/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g3_6
T_11_5_input_2_7
T_11_5_wire_logic_cluster/lc_7/in_2

T_12_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_6/in_0

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_4/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g0_6
T_12_7_wire_logic_cluster/lc_7/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_12_5_sp4_v_t_44
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_6/in_3

T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.count_2_1_3_cascade_
T_11_4_wire_logic_cluster/lc_6/ltout
T_11_4_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_1
T_11_6_wire_logic_cluster/lc_0/cout
T_11_6_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_1_c_RNIEZ0Z087
T_11_6_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g0_1
T_11_5_input_2_1
T_11_5_wire_logic_cluster/lc_1/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g0_1
T_11_5_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_2
T_11_6_wire_logic_cluster/lc_1/cout
T_11_6_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_2_c_RNIFZ0Z297
T_11_6_wire_logic_cluster/lc_2/out
T_11_3_sp4_v_t_44
T_11_4_lc_trk_g3_4
T_11_4_wire_logic_cluster/lc_6/in_1

T_11_6_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g0_2
T_11_5_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3
T_11_6_wire_logic_cluster/lc_2/cout
T_11_6_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un9_clk_100khz_13
T_11_8_wire_logic_cluster/lc_2/out
T_12_5_sp4_v_t_45
T_12_6_lc_trk_g2_5
T_12_6_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_2
T_11_5_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_3
T_11_4_wire_logic_cluster/lc_7/out
T_11_3_sp4_v_t_46
T_11_6_lc_trk_g1_6
T_11_6_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.count_2_1_1
T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_2/in_3

T_12_8_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_5
T_11_6_wire_logic_cluster/lc_4/cout
T_11_6_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6BZ0Z7
T_11_6_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g2_4
T_12_5_input_2_6
T_12_5_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g2_4
T_12_5_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_5_c_RNILGZ0Z661
T_11_6_wire_logic_cluster/lc_5/out
T_3_6_sp12_h_l_1
T_9_6_lc_trk_g0_6
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g0_5
T_12_6_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6
T_11_6_wire_logic_cluster/lc_5/cout
T_11_6_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.un1_count_2_1_axb_6
T_12_6_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.curr_state_2Z0Z_1
T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_9_8_sp4_h_l_0
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_2/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_6/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_9_8_sp4_h_l_0
T_11_8_lc_trk_g3_5
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_10_4_sp4_h_l_2
T_9_4_sp4_v_t_39
T_9_5_lc_trk_g3_7
T_9_5_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_43
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_11_7_lc_trk_g2_5
T_11_7_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g2_5
T_12_3_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_39
T_8_6_sp4_h_l_2
T_9_6_lc_trk_g2_2
T_9_6_wire_logic_cluster/lc_3/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_12_6_lc_trk_g2_0
T_12_6_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_9_8_sp4_h_l_0
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_9_8_sp4_h_l_0
T_11_8_lc_trk_g3_5
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_43
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_43
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_43
T_12_7_lc_trk_g1_6
T_12_7_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g2_5
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_7/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_4/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g2_5
T_11_4_input_2_1
T_11_4_wire_logic_cluster/lc_1/in_2

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g2_5
T_11_4_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_4_sp4_v_t_37
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_axb_7
T_11_8_wire_logic_cluster/lc_3/out
T_11_5_sp4_v_t_46
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_4
T_12_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_1_4_cascade_
T_12_5_wire_logic_cluster/lc_2/ltout
T_12_5_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2_1_5_cascade_
T_12_5_wire_logic_cluster/lc_6/ltout
T_12_5_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_5
T_12_5_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g0_7
T_11_6_wire_logic_cluster/lc_4/in_1

T_12_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g3_7
T_11_5_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2_1_6
T_9_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_0
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_0/out
T_10_6_sp4_h_l_0
T_12_6_lc_trk_g3_5
T_12_6_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.count_2_1_7
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g2_0
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4AZ0Z7
T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_13_5_span4_horz_7
T_12_5_lc_trk_g1_7
T_12_5_input_2_2
T_12_5_wire_logic_cluster/lc_2/in_2

T_11_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_39
T_13_5_span4_horz_7
T_12_5_lc_trk_g1_7
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.N_55_cascade_
T_11_4_wire_logic_cluster/lc_4/ltout
T_11_4_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_1_8_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : N_570_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_4_glb2local_0
T_12_4_lc_trk_g0_4
T_12_4_wire_logic_cluster/lc_5/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_3_glb2local_1
T_7_3_lc_trk_g0_5
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_12_4_glb2local_3
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_2/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_7_3_glb2local_1
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_glb2local_2
T_1_11_lc_trk_g0_6
T_1_11_wire_logic_cluster/lc_7/in_1

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_glb2local_0
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_3_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_5_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_10_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_11_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJADZ0Z7
T_11_6_wire_logic_cluster/lc_6/out
T_11_5_sp4_v_t_44
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_6/out
T_11_5_sp4_v_t_44
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_4
T_11_6_wire_logic_cluster/lc_3/cout
T_11_6_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_7
T_11_6_wire_logic_cluster/lc_6/cout
T_11_6_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCEZ0Z7
T_11_6_wire_logic_cluster/lc_7/out
T_10_6_sp4_h_l_6
T_9_6_lc_trk_g1_6
T_9_6_input_2_1
T_9_6_wire_logic_cluster/lc_1/in_2

T_11_6_wire_logic_cluster/lc_7/out
T_10_6_sp4_h_l_6
T_9_6_lc_trk_g1_6
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.N_53_cascade_
T_11_4_wire_logic_cluster/lc_2/ltout
T_11_4_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_11
T_12_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.curr_state_2Z0Z_0
T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp12_v_t_22
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_6/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g0_5
T_9_6_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp12_v_t_22
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_1/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp12_v_t_22
T_11_7_lc_trk_g3_1
T_11_7_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_0/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_12_4_lc_trk_g2_3
T_12_4_wire_logic_cluster/lc_2/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g1_5
T_9_6_input_2_4
T_9_6_wire_logic_cluster/lc_4/in_2

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_4/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g2_0
T_12_8_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_6_lc_trk_g1_7
T_12_6_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp12_v_t_22
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_4/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_5/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_5/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_lc_trk_g1_2
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

T_11_4_wire_logic_cluster/lc_3/out
T_12_5_lc_trk_g2_3
T_12_5_wire_logic_cluster/lc_4/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_wire_logic_cluster/lc_1/in_0

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_lc_trk_g1_2
T_12_7_wire_logic_cluster/lc_6/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_3_sp12_v_t_22
T_11_8_lc_trk_g2_6
T_11_8_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_wire_logic_cluster/lc_7/in_1

T_11_4_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g1_3
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

T_11_4_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_4/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_wire_logic_cluster/lc_0/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_4_lc_trk_g0_3
T_11_4_wire_logic_cluster/lc_2/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g0_3
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_11_4_wire_logic_cluster/lc_3/out
T_12_3_sp4_v_t_39
T_12_7_sp4_v_t_40
T_12_8_lc_trk_g2_0
T_12_8_input_2_6
T_12_8_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.curr_state_2_RNI9DQTZ0Z_0
T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_7/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_6/in_1

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_2/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_2/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g3_5
T_11_4_wire_logic_cluster/lc_7/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_3/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_7/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_lc_trk_g3_6
T_12_6_wire_logic_cluster/lc_4/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_3/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_2/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_11_4_sp4_h_l_2
T_10_4_sp4_v_t_45
T_9_5_lc_trk_g3_5
T_9_5_wire_logic_cluster/lc_1/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_0/in_1

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_2/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_1/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_1/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_lc_trk_g3_6
T_12_6_wire_logic_cluster/lc_5/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_3_sp4_v_t_42
T_12_6_lc_trk_g0_2
T_12_6_wire_logic_cluster/lc_4/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_11_5_lc_trk_g3_3
T_11_5_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_11_5_lc_trk_g3_3
T_11_5_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_11_5_lc_trk_g3_3
T_11_5_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_9_8_sp4_h_l_6
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_9_8_sp4_h_l_6
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_3/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span4_vert_47
T_12_4_sp4_v_t_43
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_0/cen

T_12_4_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_6/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_12_0_span12_vert_17
T_12_6_sp4_v_t_36
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_0
T_11_8_wire_logic_cluster/lc_6/out
T_11_2_sp12_v_t_23
T_11_6_lc_trk_g2_0
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_3/in_3

T_11_8_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_1_0_cascade_
T_11_8_wire_logic_cluster/lc_5/ltout
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.count_1_i_a2_2_0
T_7_1_wire_logic_cluster/lc_4/out
T_6_1_sp4_h_l_0
T_9_1_sp4_v_t_40
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.countZ0Z_15_cascade_
T_7_1_wire_logic_cluster/lc_3/ltout
T_7_1_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQZ0Z7
T_8_2_wire_logic_cluster/lc_5/out
T_7_2_sp4_h_l_2
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_7_2_sp4_h_l_2
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_2_THRU_CO
T_8_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.count_1_i_a2_11_0_cascade_
T_9_2_wire_logic_cluster/lc_6/ltout
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.count_rst_12
T_8_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_1/in_3

T_8_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_4/in_0

T_8_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.count_rst
T_8_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g3_6
T_7_1_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g3_6
T_7_1_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_2
T_8_1_wire_logic_cluster/lc_1/cout
T_8_1_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.countZ0Z_0
T_9_3_wire_logic_cluster/lc_4/out
T_10_1_sp4_v_t_36
T_11_1_sp4_h_l_1
T_11_1_lc_trk_g1_4
T_11_1_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_32
T_8_1_lc_trk_g0_3
T_8_1_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_4/out
T_10_1_sp4_v_t_36
T_11_1_sp4_h_l_1
T_11_1_lc_trk_g1_4
T_11_1_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.count_RNIM6A821Z0Z_1
T_9_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.un2_count_1_axb_1
T_11_1_wire_logic_cluster/lc_1/out
T_7_1_sp12_h_l_1
T_8_1_lc_trk_g1_5
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

T_11_1_wire_logic_cluster/lc_1/out
T_11_1_lc_trk_g2_1
T_11_1_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_2
T_7_2_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_1
T_8_1_wire_logic_cluster/lc_0/cout
T_8_1_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.count_1_i_a2_5_0
T_11_2_wire_logic_cluster/lc_2/out
T_11_1_lc_trk_g1_2
T_11_1_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_14
T_8_2_wire_logic_cluster/lc_5/cout
T_8_2_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.countZ0Z_14
T_7_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_7
T_8_1_wire_logic_cluster/lc_6/cout
T_8_1_wire_logic_cluster/lc_7/in_3

Net : PCH_PWRGD.countZ0Z_5
T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_2/in_3

T_11_2_wire_logic_cluster/lc_5/out
T_10_2_sp4_h_l_2
T_9_0_span4_vert_15
T_8_1_lc_trk_g2_7
T_8_1_wire_logic_cluster/lc_4/in_1

T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g2_5
T_11_2_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.count_rst_9_cascade_
T_11_2_wire_logic_cluster/lc_4/ltout
T_11_2_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_13
T_8_2_wire_logic_cluster/lc_4/cout
T_8_2_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.un2_count_1_axb_13
T_7_1_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g2_1
T_8_2_wire_logic_cluster/lc_4/in_1

End 

Net : N_218
T_11_3_wire_logic_cluster/lc_3/out
T_9_3_sp4_h_l_3
T_8_0_span4_vert_32
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_1/in_3

End 

Net : PCH_PWRGD.count_rst_10_cascade_
T_7_1_wire_logic_cluster/lc_5/ltout
T_7_1_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_9
T_8_2_wire_logic_cluster/lc_0/cout
T_8_2_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.un2_count_1_axb_9
T_11_1_wire_logic_cluster/lc_5/out
T_10_1_sp4_h_l_2
T_9_1_sp4_v_t_39
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_0/in_1

T_11_1_wire_logic_cluster/lc_5/out
T_10_1_sp4_h_l_2
T_9_1_lc_trk_g1_2
T_9_1_input_2_7
T_9_1_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_4
T_7_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g0_6
T_8_1_wire_logic_cluster/lc_3/in_1

T_7_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g1_6
T_7_1_input_2_5
T_7_1_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_3
T_8_1_wire_logic_cluster/lc_2/cout
T_8_1_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.un2_count_1_cry_3_THRU_CO
T_8_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g3_3
T_7_1_wire_logic_cluster/lc_5/in_1

T_8_1_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g3_3
T_7_1_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_7_THRU_CO
T_8_1_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g0_7
T_9_1_wire_logic_cluster/lc_4/in_3

T_8_1_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g0_7
T_9_1_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.countZ0Z_3
T_9_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g3_2
T_8_1_wire_logic_cluster/lc_2/in_1

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g3_2
T_9_1_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g3_2
T_9_1_input_2_1
T_9_1_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.N_364
T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_4/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_1_lc_trk_g0_7
T_11_1_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_1/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_8_0_span4_vert_25
T_7_1_lc_trk_g0_1
T_7_1_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_8_0_span4_vert_25
T_7_1_lc_trk_g0_1
T_7_1_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_36
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_0_span4_vert_31
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_1/in_0

End 

Net : PCH_PWRGD.count_rst_6_cascade_
T_9_1_wire_logic_cluster/lc_4/ltout
T_9_1_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_0
T_9_5_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_38
T_11_3_sp4_h_l_3
T_11_3_lc_trk_g0_6
T_11_3_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g0_5
T_9_4_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_5/out
T_10_3_sp4_v_t_38
T_7_3_sp4_h_l_3
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.count_1_i_a2_12_0
T_11_1_wire_logic_cluster/lc_4/out
T_11_0_span4_vert_24
T_8_3_sp4_h_l_0
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_6/in_3

T_11_1_wire_logic_cluster/lc_4/out
T_10_1_sp4_h_l_0
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_7/in_3

T_11_1_wire_logic_cluster/lc_4/out
T_10_1_sp4_h_l_0
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g3_5
T_9_2_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.count_rst_5
T_11_1_wire_logic_cluster/lc_6/out
T_11_1_lc_trk_g2_6
T_11_1_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_2_0_
T_8_2_wire_logic_cluster/carry_in_mux/cout
T_8_2_wire_logic_cluster/lc_0/in_3

Net : PCH_PWRGD.un2_count_1_cry_5_c_RNISK0DZ0
T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_4/in_1

T_8_1_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_1/in_0

End 

Net : PCH_PWRGD.countZ0Z_11
T_9_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

T_9_3_wire_logic_cluster/lc_1/out
T_8_3_sp4_h_l_10
T_11_0_span4_vert_34
T_11_2_lc_trk_g0_7
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

T_9_3_wire_logic_cluster/lc_1/out
T_8_3_sp4_h_l_10
T_11_0_span4_vert_34
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_5
T_8_1_wire_logic_cluster/lc_4/cout
T_8_1_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.countZ0Z_8
T_9_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g2_5
T_8_1_input_2_7
T_8_1_wire_logic_cluster/lc_7/in_2

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_input_2_4
T_9_1_wire_logic_cluster/lc_4/in_2

T_9_1_wire_logic_cluster/lc_5/out
T_9_1_sp12_h_l_1
T_11_1_lc_trk_g0_6
T_11_1_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_8_THRU_CO
T_8_2_wire_logic_cluster/lc_0/out
T_8_2_sp4_h_l_5
T_11_0_span4_vert_22
T_11_1_lc_trk_g1_6
T_11_1_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.count_rst_1
T_8_2_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g2_4
T_7_1_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g3_4
T_7_1_wire_logic_cluster/lc_4/in_3

T_8_2_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g3_4
T_7_1_wire_logic_cluster/lc_2/in_3

End 

Net : PCH_PWRGD.count_rst_4
T_8_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g0_1
T_9_2_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g1_1
T_9_2_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g0_1
T_9_2_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_12
T_8_2_wire_logic_cluster/lc_3/cout
T_8_2_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.count_rst_2
T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_11
T_8_2_wire_logic_cluster/lc_2/cout
T_8_2_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.un2_count_1_cry_10_THRU_CO
T_8_2_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_0/in_1

T_8_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_4
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_10
T_8_2_wire_logic_cluster/lc_1/cout
T_8_2_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.count_rst_3_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.countZ0Z_12
T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_3/in_1

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_sp4_h_l_3
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_10
T_9_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_rst_11_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.count_rst_13
T_11_1_wire_logic_cluster/lc_2/out
T_11_1_lc_trk_g0_2
T_11_1_wire_logic_cluster/lc_1/in_3

End 

Net : PCH_PWRGD.m4_0_cascade_
T_9_5_wire_logic_cluster/lc_4/ltout
T_9_5_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.N_174
T_12_6_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_37
T_11_3_lc_trk_g2_5
T_11_3_wire_logic_cluster/lc_6/in_1

T_12_6_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_37
T_11_3_lc_trk_g2_5
T_11_3_wire_logic_cluster/lc_3/in_0

T_12_6_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_37
T_9_2_sp4_h_l_0
T_8_2_sp4_v_t_43
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_7/in_1

T_12_6_wire_logic_cluster/lc_0/out
T_12_2_sp4_v_t_37
T_9_2_sp4_h_l_0
T_8_2_sp4_v_t_43
T_7_3_lc_trk_g3_3
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_0_sqmuxa
T_11_3_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_1/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_3/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_9
T_8_0_span4_vert_33
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_4/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_9
T_8_0_span4_vert_33
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_3/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_6/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_2/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_8_1_lc_trk_g2_1
T_8_1_wire_logic_cluster/lc_1/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_1/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_9
T_8_0_span4_vert_33
T_7_1_lc_trk_g0_2
T_7_1_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_input_2_4
T_9_2_wire_logic_cluster/lc_4/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_6/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_1_lc_trk_g3_1
T_9_1_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_37
T_9_4_sp4_h_l_0
T_8_0_span4_vert_40
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_37
T_9_4_sp4_h_l_0
T_8_0_span4_vert_40
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_12_0_span4_vert_37
T_9_4_sp4_h_l_0
T_8_0_span4_vert_40
T_7_2_lc_trk_g1_5
T_7_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_0/in_0

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_7/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g1_4
T_9_2_input_2_3
T_9_2_wire_logic_cluster/lc_3/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_8_1_sp4_h_l_4
T_11_1_sp4_v_t_44
T_11_2_lc_trk_g2_4
T_11_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_9
T_8_0_span4_vert_33
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_0/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_1/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_11_0_span4_vert_36
T_11_1_lc_trk_g2_4
T_11_1_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_10_3_sp4_h_l_4
T_9_0_span4_vert_33
T_9_2_lc_trk_g0_4
T_9_2_wire_logic_cluster/lc_5/s_r

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_11_2_lc_trk_g2_1
T_11_2_wire_logic_cluster/lc_6/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_11_2_lc_trk_g2_1
T_11_2_input_2_3
T_11_2_wire_logic_cluster/lc_3/in_2

T_11_3_wire_logic_cluster/lc_6/out
T_11_1_sp4_v_t_41
T_11_2_lc_trk_g2_1
T_11_2_input_2_1
T_11_2_wire_logic_cluster/lc_1/in_2

End 

Net : G_1939
T_11_3_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_45
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_4/in_3

T_11_3_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_45
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.curr_state_RNIHNMD2Z0Z_1
T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_11_2_lc_trk_g0_5
T_11_2_wire_logic_cluster/lc_0/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g3_7
T_9_1_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_11_0_span4_vert_20
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_2/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_1/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_7/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_1/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_3/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_3/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_11_0_span4_vert_20
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g3_7
T_9_1_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g3_7
T_7_1_wire_logic_cluster/lc_6/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_4/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_4/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_5/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_12_2_sp4_h_l_6
T_11_0_span4_vert_19
T_11_1_lc_trk_g1_3
T_11_1_wire_logic_cluster/lc_3/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span4_vert_27
T_7_1_lc_trk_g1_3
T_7_1_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_26
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_3/cen

T_8_2_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_26
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_3/cen

T_8_2_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_26
T_9_1_lc_trk_g2_2
T_9_1_wire_logic_cluster/lc_3/cen

T_8_2_wire_logic_cluster/lc_7/out
T_6_2_sp12_h_l_1
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_5/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_12_2_sp4_h_l_11
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_7/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_12_2_sp4_h_l_11
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_7/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_12_2_sp4_h_l_11
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_7/cen

T_8_2_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_26
T_9_1_lc_trk_g2_2
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_12_2_sp4_h_l_11
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_2/in_0

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_11_0_span4_vert_20
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_7/in_3

T_8_2_wire_logic_cluster/lc_7/out
T_8_2_sp4_h_l_3
T_11_0_span4_vert_20
T_11_1_lc_trk_g0_4
T_11_1_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.un2_count_1_axb_7
T_11_2_wire_logic_cluster/lc_0/out
T_10_2_sp4_h_l_8
T_9_0_span4_vert_21
T_8_1_lc_trk_g3_5
T_8_1_input_2_6
T_8_1_wire_logic_cluster/lc_6/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_3/in_3

T_11_2_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : PCH_PWRGD.countZ0Z_6
T_9_2_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_6
T_8_1_wire_logic_cluster/lc_5/cout
T_8_1_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un2_count_1_cry_6_THRU_CO
T_8_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_13
T_10_2_sp4_h_l_6
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_3/in_1

T_8_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_13
T_10_2_sp4_h_l_6
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycleZ1Z_7
T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.countZ0Z_6_cascade_
T_9_2_wire_logic_cluster/lc_4/ltout
T_9_2_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.count_1_i_a2_0_0_cascade_
T_9_2_wire_logic_cluster/lc_5/ltout
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.count_1_i_a2_11_0
T_9_2_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_3/in_1

T_9_2_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.N_2190_i_cascade_
T_11_3_wire_logic_cluster/lc_5/ltout
T_11_3_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.curr_state_0_1_cascade_
T_11_3_wire_logic_cluster/lc_4/ltout
T_11_3_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_1
T_11_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_4_THRU_CO
T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_12_1_sp4_v_t_45
T_11_2_lc_trk_g3_5
T_11_2_wire_logic_cluster/lc_6/in_0

T_8_1_wire_logic_cluster/lc_4/out
T_9_1_sp4_h_l_8
T_12_1_sp4_v_t_45
T_11_2_lc_trk_g3_5
T_11_2_input_2_4
T_11_2_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_4
T_8_1_wire_logic_cluster/lc_3/cout
T_8_1_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.count_0_5
T_11_2_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_5/in_0

End 

Net : VPP_VDDQ.curr_state_2Z0Z_1_cascade_
T_11_4_wire_logic_cluster/lc_5/ltout
T_11_4_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_4_cascade_
T_7_1_wire_logic_cluster/lc_6/ltout
T_7_1_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.count_2_0_11
T_12_8_wire_logic_cluster/lc_5/out
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMDZ0
T_11_7_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g3_2
T_12_8_input_2_5
T_12_8_wire_logic_cluster/lc_5/in_2

T_11_7_wire_logic_cluster/lc_2/out
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10
T_11_7_wire_logic_cluster/lc_1/cout
T_11_7_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.count_0_7
T_11_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_2/in_1

T_11_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycleZ1Z_8
T_4_8_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_44
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_44
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.countZ0Z_3_cascade_
T_9_1_wire_logic_cluster/lc_2/ltout
T_9_1_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_1_i_a2_1_0
T_7_2_wire_logic_cluster/lc_4/out
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.curr_state_2_0_1
T_11_4_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g3_1
T_11_4_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycleZ1Z_9
T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_6/in_0

T_6_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.curr_state_2_0_0
T_11_4_wire_logic_cluster/lc_0/out
T_11_4_lc_trk_g0_0
T_11_4_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.N_2190_i
T_11_3_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g3_5
T_11_3_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_5/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_5/out
T_9_3_sp4_h_l_7
T_8_0_span4_vert_24
T_7_3_lc_trk_g1_0
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.curr_state_0_0
T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycleZ1Z_10
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.count_2_0_0
T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_1
T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g3_4
T_12_8_wire_logic_cluster/lc_2/in_1

T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g3_4
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.N_1_i_cascade_
T_12_6_wire_logic_cluster/lc_6/ltout
T_12_6_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un9_clk_100khz_9
T_11_5_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g2_3
T_12_6_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_340_N
T_9_10_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_45
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_45
T_9_12_lc_trk_g1_0
T_9_12_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.N_2173_i
T_9_3_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g0_5
T_9_2_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g0_5
T_9_2_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.countZ0Z_0_cascade_
T_9_3_wire_logic_cluster/lc_4/ltout
T_9_3_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_0_2
T_11_5_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g1_0
T_11_5_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycleZ1Z_11
T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_7/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycleZ0Z_12
T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_4/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2_0_3
T_11_5_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.countZ0Z_14_cascade_
T_7_2_wire_logic_cluster/lc_3/ltout
T_7_2_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_0_8
T_9_1_wire_logic_cluster/lc_6/out
T_9_1_lc_trk_g2_6
T_9_1_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_off_0_2
T_2_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_42
T_2_5_sp4_v_t_42
T_3_9_sp4_h_l_7
T_7_9_sp4_h_l_7
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycleZ1Z_4
T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_off_0_0
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycleZ1Z_3
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g2_3
T_5_6_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2_0_4
T_12_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un9_clk_100khz_0_cascade_
T_12_6_wire_logic_cluster/lc_5/ltout
T_12_6_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.count_0_9
T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_11_1_lc_trk_g3_6
T_11_1_wire_logic_cluster/lc_5/in_0

T_9_1_wire_logic_cluster/lc_7/out
T_9_1_sp4_h_l_3
T_11_1_lc_trk_g3_6
T_11_1_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.dutycycleZ1Z_13
T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g0_4
T_6_8_input_2_4
T_6_8_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.count_2_0_5
T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g0_5
T_12_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_off_0_3
T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_input_2_5
T_4_4_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.count_0_10
T_9_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g0_0
T_9_2_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g0_0
T_9_2_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.count_0_11
T_11_2_wire_logic_cluster/lc_7/out
T_11_0_span4_vert_27
T_8_3_sp4_h_l_3
T_9_3_lc_trk_g3_3
T_9_3_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_off_0_4
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_6
T_12_6_wire_logic_cluster/lc_7/out
T_12_6_lc_trk_g2_7
T_12_6_wire_logic_cluster/lc_4/in_1

T_12_6_wire_logic_cluster/lc_7/out
T_12_6_lc_trk_g2_7
T_12_6_input_2_5
T_12_6_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_off_0_5
T_2_4_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_36
T_3_7_sp4_h_l_7
T_7_7_sp4_h_l_7
T_10_7_sp4_v_t_42
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.count_0_12
T_7_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_7
T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_13
T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.count_off_0_6
T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_5_sp4_v_t_39
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_10
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_2_cascade_
T_11_5_wire_logic_cluster/lc_2/ltout
T_11_5_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_0_14
T_7_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g1_0
T_7_2_input_2_3
T_7_2_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2_0_8
T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un9_clk_100khz_1
T_12_8_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_42
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.countZ0Z_8_cascade_
T_9_1_wire_logic_cluster/lc_5/ltout
T_9_1_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.N_62_i
T_12_4_wire_logic_cluster/lc_6/out
T_12_4_sp4_r_v_b_45
T_12_4_lc_trk_g3_5
T_12_4_wire_logic_cluster/lc_5/s_r

End 

Net : VPP_VDDQ.N_62
T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g2_1
T_12_4_wire_logic_cluster/lc_4/in_3

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g1_1
T_12_4_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.N_2192_i
T_12_3_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_wire_logic_cluster/lc_0/in_3

T_12_3_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g1_0
T_12_4_input_2_5
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.N_361_0_cascade_
T_12_4_wire_logic_cluster/lc_0/ltout
T_12_4_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.count_2_RNIZ0Z_1_cascade_
T_12_8_wire_logic_cluster/lc_3/ltout
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_axb_1_cascade_
T_12_8_wire_logic_cluster/lc_2/ltout
T_12_8_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_0_15
T_7_1_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_off_0_7
T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.N_62_cascade_
T_12_4_wire_logic_cluster/lc_1/ltout
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.delayed_vddq_ok_en
T_12_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g0_2
T_12_4_input_2_4
T_12_4_wire_logic_cluster/lc_4/in_2

End 

Net : HDA_STRAP.N_5_0
T_2_3_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_wire_logic_cluster/lc_7/in_3

End 

Net : pch_pwrok
T_4_3_wire_logic_cluster/lc_1/out
T_3_3_sp4_h_l_10
T_2_3_lc_trk_g1_2
T_2_3_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_3_3_sp4_h_l_10
T_2_0_span4_vert_34
T_2_2_lc_trk_g1_7
T_2_2_wire_logic_cluster/lc_5/in_3

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_7/in_0

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_3_0_span4_vert_31
T_0_1_span4_vert_b_5
T_0_2_lc_trk_g1_1
T_0_2_wire_io_cluster/io_0/D_OUT_0

T_4_3_wire_logic_cluster/lc_1/out
T_4_3_sp4_h_l_7
T_7_3_sp4_v_t_42
T_7_7_sp4_v_t_38
T_7_11_sp4_v_t_43
T_8_15_sp4_h_l_0
T_12_15_sp4_h_l_0
T_13_15_lc_trk_g0_5
T_13_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : PCH_PWRGD_delayed_vccin_ok
T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_4_3_lc_trk_g1_3
T_4_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_0_3_span4_horz_11
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_5_3_sp4_h_l_3
T_0_3_span4_horz_11
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.N_2171_i
T_9_4_wire_logic_cluster/lc_0/out
T_8_4_sp4_h_l_8
T_7_0_span4_vert_36
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_4/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g0_0
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g1_0
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_4_wire_logic_cluster/lc_0/out
T_8_4_sp4_h_l_8
T_11_0_span4_vert_45
T_11_3_lc_trk_g1_5
T_11_3_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.N_250_0
T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g2_4
T_7_3_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2_0_9
T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : HDA_STRAP.curr_state_RNO_0Z0Z_0
T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_0_cascade_
T_11_8_wire_logic_cluster/lc_6/ltout
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.curr_state_RNI2UUH1Z0Z_0
T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_3/in_0

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_5/in_3

T_7_3_wire_logic_cluster/lc_7/out
T_7_1_sp4_v_t_43
T_8_5_sp4_h_l_0
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_7/out
T_7_1_sp4_v_t_43
T_8_5_sp4_h_l_0
T_9_5_lc_trk_g2_0
T_9_5_wire_logic_cluster/lc_4/in_0

End 

Net : HDA_STRAP.curr_state_RNO_1Z0Z_0_cascade_
T_2_3_wire_logic_cluster/lc_3/ltout
T_2_3_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_0_0
T_9_2_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.countZ0Z_5_cascade_
T_11_2_wire_logic_cluster/lc_5/ltout
T_11_2_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_off_0_8
T_2_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_8
T_4_4_lc_trk_g3_0
T_4_4_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.N_250_0_cascade_
T_7_3_wire_logic_cluster/lc_4/ltout
T_7_3_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_1
T_12_9_wire_logic_cluster/lc_0/cout
T_12_9_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_count_clk_2_cry_1_c_RNILBHZ0Z2
T_12_9_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_47
T_12_11_sp4_v_t_47
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_1

T_12_9_wire_logic_cluster/lc_1/out
T_12_7_sp4_v_t_47
T_12_11_sp4_v_t_47
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_5/in_0

End 

Net : G_1939_cascade_
T_11_3_wire_logic_cluster/lc_0/ltout
T_11_3_wire_logic_cluster/lc_1/in_2

End 

Net : N_218_cascade_
T_11_3_wire_logic_cluster/lc_3/ltout
T_11_3_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.curr_state_0_1
T_11_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.count_0_1
T_11_1_wire_logic_cluster/lc_0/out
T_11_1_lc_trk_g1_0
T_11_1_wire_logic_cluster/lc_1/in_0

T_11_1_wire_logic_cluster/lc_0/out
T_11_1_lc_trk_g1_0
T_11_1_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.curr_state_1_0
T_5_10_wire_logic_cluster/lc_0/out
T_2_10_sp12_h_l_0
T_1_10_sp12_v_t_23
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.count_2_0_10
T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_off_0_9
T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.count_0_0
T_1_10_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : RSMRST_PWRGD.N_29_2
T_9_8_wire_logic_cluster/lc_2/out
T_10_5_sp4_v_t_45
T_7_5_sp4_h_l_2
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_3/cen

End 

Net : G_9
T_7_16_wire_logic_cluster/lc_6/out
T_7_17_lc_trk_g1_6
T_7_17_wire_gbuf/in

End 

Net : G_11
T_9_3_wire_logic_cluster/lc_3/out
T_10_2_sp4_v_t_39
T_10_6_sp4_v_t_39
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_9_0_span12_vert_10
T_9_3_sp4_v_t_36
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_3_wire_logic_cluster/lc_3/out
T_3_3_sp12_h_l_1
T_8_3_lc_trk_g1_5
T_8_3_wire_logic_cluster/lc_5/s_r

End 

Net : N_29_g
T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_3_glb2local_2
T_9_3_lc_trk_g0_6
T_9_3_wire_logic_cluster/lc_3/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_8_glb2local_3
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_2/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_14_glb2local_3
T_11_14_lc_trk_g0_7
T_11_14_wire_logic_cluster/lc_2/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_glb2local_1
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_6/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_3
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_3
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_3
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_2
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_2
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_2
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_4_glb2local_2
T_8_4_lc_trk_g0_6
T_8_4_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_glb2local_1
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_7/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_1
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_1
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_1
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_1
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_7/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_0
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_0
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_0
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_8_3_glb2local_0
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_13_glb2local_3
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_4/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_16_glb2local_3
T_11_16_lc_trk_g0_7
T_11_16_wire_logic_cluster/lc_2/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_13_glb2local_3
T_11_13_lc_trk_g0_7
T_11_13_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_4/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_1
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_1
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_1
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_1
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_7/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_0
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_0
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_0
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_5_glb2local_0
T_1_5_lc_trk_g0_4
T_1_5_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_1
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_1
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_1
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_2
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_2
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_2
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_15_glb2local_2
T_12_15_lc_trk_g0_6
T_12_15_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_7_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_3
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_3
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_3
T_1_6_lc_trk_g0_7
T_1_6_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_0
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_0
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_0
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_6_glb2local_0
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_6/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_1/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_3/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_5/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_7/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_0/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_2/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_4/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_12_14_glb2local_0
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_6/in_0

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_9_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_11_14_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_7/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : PCH_PWRGD.count_0_2
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_1/in_0

T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.count_2_0_12
T_12_7_wire_logic_cluster/lc_5/out
T_12_7_lc_trk_g3_5
T_12_7_wire_logic_cluster/lc_0/in_0

End 

Net : G_43
T_11_14_wire_logic_cluster/lc_2/out
T_11_13_sp4_v_t_36
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_11_11_sp4_v_t_44
T_12_15_sp4_h_l_9
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_16_lc_trk_g1_5
T_12_16_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_11_14_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_37
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_5/s_r

End 

Net : VPP_VDDQ.N_29_0
T_11_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_wire_logic_cluster/lc_3/cen

End 

Net : POWERLED.count_off_0_10
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g1_4
T_5_5_wire_logic_cluster/lc_3/in_0

End 

Net : G_27
T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_27
T_2_5_sp4_v_t_45
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_44
T_0_5_span4_horz_33
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_6_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_37
T_0_7_span4_horz_16
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_5/s_r

End 

Net : G_27_cascade_
T_2_6_wire_logic_cluster/lc_6/ltout
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : DSW_PWRGD.N_29_1
T_2_6_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_43
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

End 

Net : VPP_VDDQ.delayed_vddq_pwrgd_0_cascade_
T_11_13_wire_logic_cluster/lc_4/ltout
T_11_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_0_15
T_2_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.count_0_3
T_9_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_off_0_11
T_5_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : RSMRST_PWRGD.m4_0_a2_0
T_7_3_wire_logic_cluster/lc_1/out
T_7_0_span4_vert_42
T_8_4_sp4_h_l_1
T_9_4_lc_trk_g2_1
T_9_4_input_2_5
T_9_4_wire_logic_cluster/lc_5/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_1
T_8_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g3_1
T_7_3_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.m4_0_a2_12
T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_2/in_3

End 

Net : N_382
T_9_4_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_3/in_0

T_9_4_wire_logic_cluster/lc_2/out
T_9_2_sp12_v_t_23
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_3/in_3

T_9_4_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g1_2
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_2
T_8_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_1/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_340
T_8_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.count_2_0_13
T_12_7_wire_logic_cluster/lc_6/out
T_12_7_lc_trk_g2_6
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_eena_14_0Z0Z_0
T_7_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_3/in_1

T_7_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_6/in_0

End 

Net : HDA_STRAP.curr_stateZ0Z_1
T_2_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_2/in_3

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_2_1_lc_trk_g2_7
T_2_1_wire_logic_cluster/lc_3/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_2_1_lc_trk_g2_7
T_2_1_input_2_7
T_2_1_wire_logic_cluster/lc_7/in_2

T_2_2_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_39
T_2_1_lc_trk_g2_7
T_2_1_wire_logic_cluster/lc_6/in_3

T_2_2_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_1/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g1_5
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_wire_logic_cluster/lc_4/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_2/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g2_5
T_2_2_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : HDA_STRAP.curr_state_RNIH91AZ0Z_1
T_1_3_wire_logic_cluster/lc_2/out
T_1_0_span4_vert_44
T_1_1_lc_trk_g2_4
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

T_1_3_wire_logic_cluster/lc_2/out
T_1_0_span4_vert_44
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.un1_count_1_cry_16
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

End 

Net : HDA_STRAP.count_RNO_0Z0Z_17
T_1_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_43
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_1_3_0_
T_1_3_wire_logic_cluster/carry_in_mux/cout
T_1_3_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.count_RNO_0Z0Z_16
T_1_3_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_41
T_2_1_lc_trk_g3_1
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

End 

Net : HDA_STRAP.curr_stateZ0Z_0
T_2_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_6/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_1_lc_trk_g3_4
T_2_1_input_2_3
T_2_1_wire_logic_cluster/lc_3/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_1/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_6/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_input_2_3
T_2_3_wire_logic_cluster/lc_3/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_2_lc_trk_g3_3
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_12
T_2_2_lc_trk_g3_3
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_6/in_1

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_2/in_3

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

T_2_3_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counter_1_cry_30
T_5_4_wire_logic_cluster/lc_5/cout
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : RSMRST_PWRGD.m4_0_a2_10
T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_2/in_0

End 

Net : RSMRST_PWRGD.countZ0Z_15
T_8_5_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g3_0
T_9_4_input_2_3
T_9_4_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counter_1_cry_29
T_5_4_wire_logic_cluster/lc_4/cout
T_5_4_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_28
T_5_4_wire_logic_cluster/lc_3/cout
T_5_4_wire_logic_cluster/lc_4/in_3

Net : DSW_PWRGD.countZ0Z_9
T_1_6_wire_logic_cluster/lc_1/out
T_0_6_span4_horz_7
T_4_2_sp4_v_t_42
T_4_5_lc_trk_g1_2
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : DSW_PWRGD.N_1_i
T_2_5_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_36
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : DSW_PWRGD_un1_curr_state_0_sqmuxa_0_cascade_
T_2_6_wire_logic_cluster/lc_5/ltout
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : DSW_PWRGD.un4_count_8
T_4_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_10
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.m4_0_a2_9
T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_5
T_8_3_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_4/in_0

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_27
T_5_4_wire_logic_cluster/lc_2/cout
T_5_4_wire_logic_cluster/lc_3/in_3

Net : RSMRST_PWRGD.countZ0Z_6
T_8_3_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_4/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_7
T_8_3_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g3_7
T_9_4_input_2_4
T_9_4_wire_logic_cluster/lc_4/in_2

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g3_7
T_8_3_wire_logic_cluster/lc_7/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_3
T_8_3_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counter_1_cry_26
T_5_4_wire_logic_cluster/lc_1/cout
T_5_4_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.curr_state_7_0_cascade_
T_11_13_wire_logic_cluster/lc_6/ltout
T_11_13_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_12_16_0_
T_12_16_wire_logic_cluster/carry_in_mux/cout
T_12_16_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.countZ0Z_1
T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_1/in_1

T_1_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_0
T_8_3_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g2_0
T_9_4_wire_logic_cluster/lc_5/in_3

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.count_0_4
T_7_1_wire_logic_cluster/lc_7/out
T_7_1_lc_trk_g2_7
T_7_1_wire_logic_cluster/lc_6/in_3

T_7_1_wire_logic_cluster/lc_7/out
T_7_1_sp4_h_l_3
T_9_1_lc_trk_g3_6
T_9_1_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_off_0_13
T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : COUNTER.counter_1_cry_25
T_5_4_wire_logic_cluster/lc_0/cout
T_5_4_wire_logic_cluster/lc_1/in_3

Net : HDA_STRAP.un1_count_1_cry_9
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.count_RNO_0Z0Z_10
T_1_2_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g2_2
T_2_1_wire_logic_cluster/lc_7/in_1

End 

Net : HDA_STRAP.countZ0Z_2
T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g1_2
T_1_1_wire_logic_cluster/lc_2/in_1

T_1_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g0_2
T_2_1_wire_logic_cluster/lc_2/in_0

End 

Net : RSMRST_PWRGD.countZ0Z_11
T_8_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_14
T_8_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_3/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : DSW_PWRGD.countZ0Z_6
T_1_5_wire_logic_cluster/lc_6/out
T_0_5_span12_horz_3
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g1_6
T_1_5_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_5_4_0_
T_5_4_wire_logic_cluster/carry_in_mux/cout
T_5_4_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.countZ0Z_3
T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_3/in_1

T_1_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_input_2_2
T_2_1_wire_logic_cluster/lc_2/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_10
T_8_4_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_5/in_0

T_8_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g1_2
T_8_4_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_12
T_8_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_3/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_13
T_12_15_wire_logic_cluster/lc_5/cout
T_12_15_wire_logic_cluster/lc_6/in_3

Net : DSW_PWRGD.countZ0Z_1
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_2
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_13
T_8_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : HDA_STRAP.countZ0Z_4
T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g1_4
T_1_1_wire_logic_cluster/lc_4/in_1

T_1_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g1_4
T_2_1_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_12
T_12_15_wire_logic_cluster/lc_4/cout
T_12_15_wire_logic_cluster/lc_5/in_3

Net : DSW_PWRGD.countZ0Z_4
T_1_5_wire_logic_cluster/lc_4/out
T_2_5_sp4_h_l_8
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_1/in_3

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_23
T_5_3_wire_logic_cluster/lc_6/cout
T_5_3_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un6_count_11
T_11_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g2_3
T_11_15_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.countZ0Z_0
T_12_14_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g1_0
T_11_15_input_2_3
T_11_15_wire_logic_cluster/lc_3/in_2

T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ_un6_count
T_11_15_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_2/in_1

T_11_15_wire_logic_cluster/lc_1/out
T_10_15_sp4_h_l_10
T_9_15_lc_trk_g1_2
T_9_15_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.curr_stateZ0Z_1
T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g0_7
T_9_4_input_2_1
T_9_4_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g2_7
T_9_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : RSMRST_PWRGD.N_254_i
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_40
T_9_2_sp4_v_t_36
T_8_3_lc_trk_g2_4
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_40
T_9_2_sp4_v_t_40
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.countZ0Z_5
T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_5/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_13
T_8_4_wire_logic_cluster/lc_5/cout
T_8_4_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.un1_count_1_cry_11
T_12_15_wire_logic_cluster/lc_3/cout
T_12_15_wire_logic_cluster/lc_4/in_3

Net : POWERLED.count_off_0_12
T_6_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.countZ0Z_6
T_12_14_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_2/in_0

T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un6_count_8
T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_N_3_mux_0_0
T_8_16_wire_logic_cluster/lc_7/out
T_8_11_sp12_v_t_22
T_8_14_lc_trk_g2_2
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.curr_stateZ0Z_1
T_9_15_wire_logic_cluster/lc_2/out
T_9_13_sp12_v_t_23
T_10_13_sp12_h_l_0
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_6/in_0

T_9_15_wire_logic_cluster/lc_2/out
T_9_13_sp12_v_t_23
T_10_13_sp12_h_l_0
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_7/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_3/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_1/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_11_14_sp4_h_l_0
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.func_m2_0_a2_isoZ0
T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_3_11_sp4_h_l_5
T_6_7_sp4_v_t_40
T_6_3_sp4_v_t_45
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_36
T_8_5_sp4_v_t_41
T_8_1_sp4_v_t_37
T_8_5_sp4_v_t_45
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_3_11_sp4_h_l_5
T_6_7_sp4_v_t_40
T_6_3_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_3_11_sp4_h_l_5
T_6_7_sp4_v_t_40
T_6_3_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_2_11_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_3_sp4_v_t_41
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_2_11_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_3_sp4_v_t_41
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_7_3_sp4_v_t_45
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_7_3_sp4_v_t_45
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_4_7_sp4_h_l_8
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_4_7_sp4_h_l_8
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_5_7_sp4_v_t_37
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_2_11_sp4_h_l_8
T_5_7_sp4_v_t_45
T_4_8_lc_trk_g3_5
T_4_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_36
T_8_5_sp4_v_t_41
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_5/s_r

T_7_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/s_r

End 

Net : DSW_PWRGD.un4_count_11
T_2_6_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.countZ0Z_1
T_12_14_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g0_1
T_11_15_wire_logic_cluster/lc_2/in_1

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : DSW_PWRGD.countZ0Z_11
T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counter_1_cry_22
T_5_3_wire_logic_cluster/lc_5/cout
T_5_3_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.m4_0_a2_11_cascade_
T_9_4_wire_logic_cluster/lc_1/ltout
T_9_4_wire_logic_cluster/lc_2/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_4
T_8_3_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_1/in_3

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD_curr_state_0
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_47
T_10_0_span4_vert_36
T_9_3_lc_trk_g2_4
T_9_3_input_2_2
T_9_3_wire_logic_cluster/lc_2/in_2

T_9_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_47
T_10_0_span4_vert_36
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_3/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_47
T_10_0_span4_vert_36
T_9_3_lc_trk_g2_4
T_9_3_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_3/in_0

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_input_2_7
T_9_7_wire_logic_cluster/lc_7/in_2

T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_input_2_5
T_9_7_wire_logic_cluster/lc_5/in_2

End 

Net : RSMRST_PWRGD.un1_count_1_cry_12
T_8_4_wire_logic_cluster/lc_4/cout
T_8_4_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.countZ0Z_15
T_12_16_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g1_0
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un6_count_9
T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_10
T_12_15_wire_logic_cluster/lc_2/cout
T_12_15_wire_logic_cluster/lc_3/in_3

Net : DSW_PWRGD.countZ0Z_10
T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : DSW_PWRGD.countZ0Z_8
T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

End 

Net : HDA_STRAP.count_RNO_0Z0Z_11
T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_10
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : HDA_STRAP.countZ0Z_0
T_2_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g2_1
T_1_1_wire_logic_cluster/lc_0/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_3_0_span4_vert_3
T_0_1_span4_horz_21
T_2_1_lc_trk_g3_5
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.countZ0Z_2
T_12_14_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_5_0_
T_8_5_wire_logic_cluster/carry_in_mux/cout
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.countZ0Z_9
T_12_15_wire_logic_cluster/lc_1/out
T_11_15_lc_trk_g2_1
T_11_15_wire_logic_cluster/lc_3/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counter_1_cry_21
T_5_3_wire_logic_cluster/lc_4/cout
T_5_3_wire_logic_cluster/lc_5/in_3

Net : HDA_STRAP.countZ0Z_6
T_2_2_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.countZ0Z_8
T_12_15_wire_logic_cluster/lc_0/out
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_14
T_12_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

End 

Net : HDA_STRAP.countZ0Z_7
T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g2_7
T_2_2_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_11
T_8_4_wire_logic_cluster/lc_3/cout
T_8_4_wire_logic_cluster/lc_4/in_3

Net : HDA_STRAP.un4_count
T_2_1_wire_logic_cluster/lc_0/out
T_2_0_span4_vert_32
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_0/in_0

T_2_1_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g2_0
T_2_1_wire_logic_cluster/lc_6/in_0

T_2_1_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g2_0
T_2_1_wire_logic_cluster/lc_7/in_3

T_2_1_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g2_0
T_2_1_wire_logic_cluster/lc_3/in_3

T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_6/in_3

T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_5/in_0

T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_3/in_0

T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_2/in_3

End 

Net : HDA_STRAP.countZ0Z_15
T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_wire_logic_cluster/lc_1/in_0

T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_7/in_1

End 

Net : HDA_STRAP.un4_count_12
T_2_2_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_31
T_2_1_lc_trk_g3_7
T_2_1_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_9
T_12_15_wire_logic_cluster/lc_1/cout
T_12_15_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.countZ0Z_8
T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_1/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g2_3
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_13
T_12_15_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g3_5
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : HDA_STRAP.un4_count_13
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.un4_count_9_cascade_
T_2_1_wire_logic_cluster/lc_4/ltout
T_2_1_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.countZ0Z_11
T_12_15_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g3_3
T_11_15_wire_logic_cluster/lc_3/in_3

T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : HDA_STRAP.countZ0Z_14
T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g1_6
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_9
T_8_4_wire_logic_cluster/lc_1/out
T_9_4_lc_trk_g0_1
T_9_4_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_8
T_8_4_wire_logic_cluster/lc_0/out
T_9_4_lc_trk_g0_0
T_9_4_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counter_1_cry_20
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_10
T_8_4_wire_logic_cluster/lc_2/cout
T_8_4_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.countZ0Z_12
T_12_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_4/in_3

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : DSW_PWRGD.countZ0Z_2
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_4/in_0

T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : DSW_PWRGD.un4_count_10
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_8
T_12_15_wire_logic_cluster/lc_0/cout
T_12_15_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.countZ0Z_10
T_12_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g2_2
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : N_253_cascade_
T_9_3_wire_logic_cluster/lc_2/ltout
T_9_3_wire_logic_cluster/lc_3/in_2

End 

Net : DSW_PWRGD.countZ0Z_5
T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_5/in_1

End 

Net : DSW_PWRGD.countZ0Z_7
T_1_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_1_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_7/in_1

End 

Net : DSW_PWRGD.countZ0Z_0
T_1_5_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counter_1_cry_19
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_9
T_8_4_wire_logic_cluster/lc_1/cout
T_8_4_wire_logic_cluster/lc_2/in_3

Net : DSW_PWRGD.un4_count_9_cascade_
T_2_5_wire_logic_cluster/lc_1/ltout
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : DSW_PWRGD.countZ0Z_15
T_1_7_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_41
T_2_5_lc_trk_g2_1
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : DSW_PWRGD.countZ0Z_3
T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_3

T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_12_15_0_
T_12_15_wire_logic_cluster/carry_in_mux/cout
T_12_15_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.un4_count_10
T_2_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g1_2
T_2_1_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_1_2_0_
T_1_2_wire_logic_cluster/carry_in_mux/cout
T_1_2_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.count_RNO_0Z0Z_8
T_1_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : N_246_cascade_
T_11_14_wire_logic_cluster/lc_1/ltout
T_11_14_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counter_1_cry_18
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_8
T_8_4_wire_logic_cluster/lc_0/cout
T_8_4_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un6_count_10_cascade_
T_11_15_wire_logic_cluster/lc_0/ltout
T_11_15_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.countZ0Z_5
T_12_14_wire_logic_cluster/lc_5/out
T_11_15_lc_trk_g1_5
T_11_15_wire_logic_cluster/lc_0/in_0

T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.countZ0Z_4
T_12_14_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g1_4
T_11_15_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.countZ0Z_3
T_12_14_wire_logic_cluster/lc_3/out
T_11_15_lc_trk_g1_3
T_11_15_input_2_0
T_11_15_wire_logic_cluster/lc_0/in_2

T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : HDA_STRAP.un4_count_11
T_2_2_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g0_0
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

End 

Net : HDA_STRAP.countZ0Z_12
T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_0/in_0

T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_14
T_1_2_wire_logic_cluster/lc_6/cout
T_1_2_wire_logic_cluster/lc_7/in_3

Net : DSW_PWRGD.curr_stateZ0Z_0
T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_2/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_3
T_2_6_wire_logic_cluster/lc_3/in_2

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

End 

Net : DSW_PWRGD.curr_stateZ0Z_1
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_1/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_3/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.countZ0Z_9
T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g1_1
T_1_2_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counter_1_cry_17
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.countZ0Z_7
T_12_14_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_7/in_1

End 

Net : HDA_STRAP.countZ0Z_13
T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_0_14
T_12_7_wire_logic_cluster/lc_7/out
T_12_4_sp4_v_t_38
T_12_5_lc_trk_g2_6
T_12_5_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_8_4_0_
T_8_4_wire_logic_cluster/carry_in_mux/cout
T_8_4_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.countZ0Z_11
T_2_2_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : DSW_PWRGD.countZ0Z_14
T_1_6_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : DSW_PWRGD.countZ0Z_13
T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_1/in_1

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_13
T_1_2_wire_logic_cluster/lc_5/cout
T_1_2_wire_logic_cluster/lc_6/in_3

Net : bfn_5_3_0_
T_5_3_wire_logic_cluster/carry_in_mux/cout
T_5_3_wire_logic_cluster/lc_0/in_3

Net : N_381
T_11_14_wire_logic_cluster/lc_3/out
T_11_14_lc_trk_g1_3
T_11_14_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_3/out
T_11_13_lc_trk_g1_3
T_11_13_wire_logic_cluster/lc_3/in_3

End 

Net : DSW_PWRGD.countZ0Z_12
T_1_6_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_12
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_0_2
T_2_9_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_4/in_1

End 

Net : HDA_STRAP.count_RNO_0Z0Z_6
T_1_1_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g3_6
T_2_2_wire_logic_cluster/lc_2/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_5
T_1_1_wire_logic_cluster/lc_5/cout
T_1_1_wire_logic_cluster/lc_6/in_3

Net : N_246
T_11_14_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g0_1
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_14_wire_logic_cluster/lc_1/out
T_11_14_sp4_h_l_7
T_10_14_sp4_v_t_36
T_9_15_lc_trk_g2_4
T_9_15_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.curr_stateZ0Z_0
T_11_14_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_1/in_1

T_11_14_wire_logic_cluster/lc_7/out
T_11_13_lc_trk_g1_7
T_11_13_wire_logic_cluster/lc_3/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_11
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_1_cry_6
T_12_14_wire_logic_cluster/lc_6/cout
T_12_14_wire_logic_cluster/lc_7/in_3

Net : HDA_STRAP.countZ0Z_16
T_2_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g2_6
T_2_1_wire_logic_cluster/lc_4/in_0

T_2_1_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_44
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : DSW_PWRGD.un1_count_1_cry_13
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_0_4
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.count_0_6
T_9_2_wire_logic_cluster/lc_1/out
T_9_2_sp4_h_l_7
T_9_2_lc_trk_g0_2
T_9_2_wire_logic_cluster/lc_4/in_0

End 

Net : HDA_STRAP.countZ0Z_17
T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g2_3
T_2_1_wire_logic_cluster/lc_4/in_3

T_2_1_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_38
T_1_3_lc_trk_g2_6
T_1_3_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counter_1_cry_15
T_5_2_wire_logic_cluster/lc_6/cout
T_5_2_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_1_cry_5
T_12_14_wire_logic_cluster/lc_5/cout
T_12_14_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_0_7
T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g3_5
T_2_12_wire_logic_cluster/lc_4/in_0

End 

Net : DSW_PWRGD.un1_count_1_cry_12
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : HDA_STRAP.count_RNO_0Z0Z_0
T_1_1_wire_logic_cluster/lc_0/out
T_2_1_lc_trk_g1_0
T_2_1_wire_logic_cluster/lc_1/in_0

End 

Net : COUNTER.counter_1_cry_14
T_5_2_wire_logic_cluster/lc_5/cout
T_5_2_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_0_6
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_4
T_12_14_wire_logic_cluster/lc_4/cout
T_12_14_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_0_3
T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_4/in_0

End 

Net : RSMRST_PWRGD.un1_count_1_cry_6
T_8_3_wire_logic_cluster/lc_6/cout
T_8_3_wire_logic_cluster/lc_7/in_3

Net : DSW_PWRGD.un1_count_1_cry_11
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : HDA_STRAP.countZ0Z_10
T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_5/in_3

T_2_1_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g0_7
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_8
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_13
T_5_2_wire_logic_cluster/lc_4/cout
T_5_2_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_1_cry_3
T_12_14_wire_logic_cluster/lc_3/cout
T_12_14_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_5
T_8_3_wire_logic_cluster/lc_5/cout
T_8_3_wire_logic_cluster/lc_6/in_3

Net : DSW_PWRGD.un1_count_1_cry_10
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : POWERLED.count_0_5
T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_wire_logic_cluster/lc_4/in_0

End 

Net : COUNTER.counter_1_cry_12
T_5_2_wire_logic_cluster/lc_3/cout
T_5_2_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_1_cry_2
T_12_14_wire_logic_cluster/lc_2/cout
T_12_14_wire_logic_cluster/lc_3/in_3

Net : HDA_STRAP.N_14_cascade_
T_2_2_wire_logic_cluster/lc_6/ltout
T_2_2_wire_logic_cluster/lc_7/in_2

End 

Net : RSMRST_PWRGD.un1_count_1_cry_4
T_8_3_wire_logic_cluster/lc_4/cout
T_8_3_wire_logic_cluster/lc_5/in_3

Net : DSW_PWRGD.un1_count_1_cry_9
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.curr_state_7_0
T_11_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.counter_1_cry_11
T_5_2_wire_logic_cluster/lc_2/cout
T_5_2_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un1_count_1_cry_1
T_12_14_wire_logic_cluster/lc_1/cout
T_12_14_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.N_64_cascade_
T_11_13_wire_logic_cluster/lc_3/ltout
T_11_13_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.un1_count_1_cry_3
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

Net : DSW_PWRGD.un1_count_1_cry_8
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_0_9
T_2_9_wire_logic_cluster/lc_1/out
T_3_5_sp4_v_t_38
T_3_9_sp4_v_t_46
T_2_11_lc_trk_g0_0
T_2_11_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counter_1_cry_10
T_5_2_wire_logic_cluster/lc_1/cout
T_5_2_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.un1_count_1_cry_0
T_12_14_wire_logic_cluster/lc_0/cout
T_12_14_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_2
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : bfn_1_6_0_
T_1_6_wire_logic_cluster/carry_in_mux/cout
T_1_6_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.un4_count_cascade_
T_2_1_wire_logic_cluster/lc_0/ltout
T_2_1_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counter_1_cry_9
T_5_2_wire_logic_cluster/lc_0/cout
T_5_2_wire_logic_cluster/lc_1/in_3

Net : DSW_PWRGD.un1_count_1_cry_6
T_1_5_wire_logic_cluster/lc_6/cout
T_1_5_wire_logic_cluster/lc_7/in_3

Net : HDA_STRAP.un1_count_1_cry_6
T_1_1_wire_logic_cluster/lc_6/cout
T_1_1_wire_logic_cluster/lc_7/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_1
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_off_0_14
T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_7
T_5_1_wire_logic_cluster/lc_6/cout
T_5_1_wire_logic_cluster/lc_7/in_3

Net : bfn_5_2_0_
T_5_2_wire_logic_cluster/carry_in_mux/cout
T_5_2_wire_logic_cluster/lc_0/in_3

Net : DSW_PWRGD.un1_count_1_cry_5
T_1_5_wire_logic_cluster/lc_5/cout
T_1_5_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_0_8
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_6/in_0

End 

Net : RSMRST_PWRGD.un1_count_1_cry_0
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.delayed_vccin_ok_0
T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_6
T_5_1_wire_logic_cluster/lc_5/cout
T_5_1_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_5_THRU_CO
T_5_1_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g0_5
T_4_2_input_2_3
T_4_2_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counter_1_cry_5
T_5_1_wire_logic_cluster/lc_4/cout
T_5_1_wire_logic_cluster/lc_5/in_3

Net : DSW_PWRGD.un1_count_1_cry_4
T_1_5_wire_logic_cluster/lc_4/cout
T_1_5_wire_logic_cluster/lc_5/in_3

Net : HDA_STRAP.un1_count_1_cry_4
T_1_1_wire_logic_cluster/lc_4/cout
T_1_1_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.N_66_i
T_11_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g3_7
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

T_11_13_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_0/in_3

End 

Net : HDA_STRAP.un1_count_1_cry_3
T_1_1_wire_logic_cluster/lc_3/cout
T_1_1_wire_logic_cluster/lc_4/in_3

Net : DSW_PWRGD.un1_count_1_cry_3
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_4_THRU_CO
T_5_1_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g0_4
T_4_2_wire_logic_cluster/lc_7/in_3

End 

Net : COUNTER.counter_1_cry_4
T_5_1_wire_logic_cluster/lc_3/cout
T_5_1_wire_logic_cluster/lc_4/in_3

Net : HDA_STRAP.un1_count_1_cry_2
T_1_1_wire_logic_cluster/lc_2/cout
T_1_1_wire_logic_cluster/lc_3/in_3

Net : DSW_PWRGD.un1_count_1_cry_2
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_3_THRU_CO
T_5_1_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g1_3
T_4_2_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.counter_1_cry_3
T_5_1_wire_logic_cluster/lc_2/cout
T_5_1_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_1
T_5_1_wire_logic_cluster/lc_0/cout
T_5_1_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_1_THRU_CO
T_5_1_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_4/in_0

End 

Net : HDA_STRAP.un1_count_1_cry_1
T_1_1_wire_logic_cluster/lc_1/cout
T_1_1_wire_logic_cluster/lc_2/in_3

Net : DSW_PWRGD.un1_count_1_cry_1
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_2_THRU_CO
T_5_1_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_1/in_3

End 

Net : COUNTER.counter_1_cry_2
T_5_1_wire_logic_cluster/lc_1/cout
T_5_1_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.un1_count_1_cry_0
T_1_1_wire_logic_cluster/lc_0/cout
T_1_1_wire_logic_cluster/lc_1/in_3

Net : DSW_PWRGD.un1_count_1_cry_0
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : DSW_PWRGD.un1_curr_state10_0
T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g2_2
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.RSMRSTn_0_sqmuxa_cascade_
T_9_7_wire_logic_cluster/lc_2/ltout
T_9_7_wire_logic_cluster/lc_3/in_2

End 

Net : HDA_STRAP.curr_stateZ0Z_2
T_2_2_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g0_7
T_2_3_wire_logic_cluster/lc_2/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_0_1
T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.delayed_vddq_pwrgdZ0
T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_5/out
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.pwm_outZ0
T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.dutycycle_0_5
T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g0_5
T_8_11_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

End 

Net : VPP_VDDQ.delayed_vddq_okZ0
T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_4/in_1

T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g1_4
T_12_4_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.mult1_un82_sum_cry_7
T_5_14_wire_logic_cluster/lc_5/cout
T_5_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un82_sum_i
T_4_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g0_1
T_4_16_input_2_1
T_4_16_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un82_sum_i_0_8
T_4_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g0_3
T_4_16_wire_logic_cluster/lc_2/in_1

T_4_15_wire_logic_cluster/lc_3/out
T_4_16_lc_trk_g1_3
T_4_16_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un82_sum_i_8
T_1_15_wire_logic_cluster/lc_2/out
T_1_13_sp12_v_t_23
T_1_14_lc_trk_g3_7
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un82_sum_s_8
T_5_14_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g1_6
T_5_14_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g0_6
T_4_15_wire_logic_cluster/lc_3/in_3

T_5_14_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_41
T_4_16_lc_trk_g1_4
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

T_5_14_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_41
T_4_16_lc_trk_g1_4
T_4_16_wire_logic_cluster/lc_4/in_1

T_5_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_9
T_2_14_sp4_v_t_38
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un89_sum
T_6_10_wire_logic_cluster/lc_0/out
T_6_6_sp12_v_t_23
T_6_16_lc_trk_g3_4
T_6_16_wire_logic_cluster/lc_0/in_3

T_6_10_wire_logic_cluster/lc_0/out
T_6_6_sp12_v_t_23
T_6_12_sp4_v_t_39
T_3_16_sp4_h_l_7
T_4_16_lc_trk_g2_7
T_4_16_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un89_sum_axb_8
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_4_16_lc_trk_g3_2
T_4_16_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un89_sum_cry_2
Net : POWERLED.mult1_un89_sum_cry_3
Net : POWERLED.mult1_un89_sum_cry_3_s
T_4_16_wire_logic_cluster/lc_1/out
T_3_16_sp4_h_l_10
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un89_sum_cry_4
Net : POWERLED.mult1_un89_sum_cry_4_s
T_4_16_wire_logic_cluster/lc_2/out
T_2_16_sp4_h_l_1
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un89_sum_cry_5
Net : POWERLED.mult1_un89_sum_cry_5_s
T_4_16_wire_logic_cluster/lc_3/out
T_2_16_sp4_h_l_3
T_2_16_lc_trk_g0_6
T_2_16_input_2_4
T_2_16_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un89_sum_cry_6
Net : POWERLED.mult1_un89_sum_cry_6_s
T_4_16_wire_logic_cluster/lc_4/out
T_3_16_sp4_h_l_0
T_2_16_lc_trk_g1_0
T_2_16_input_2_5
T_2_16_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un89_sum_cry_7
T_4_16_wire_logic_cluster/lc_5/cout
T_4_16_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un89_sum_i
T_6_16_wire_logic_cluster/lc_0/out
T_6_16_sp4_h_l_5
T_2_16_sp4_h_l_8
T_2_16_lc_trk_g0_5
T_2_16_input_2_1
T_2_16_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un89_sum_i_0_8
T_1_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_5/in_1

T_1_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_1/in_1

T_1_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g2_4
T_2_16_input_2_2
T_2_16_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un89_sum_i_8
T_1_16_wire_logic_cluster/lc_5/out
T_1_9_sp12_v_t_22
T_1_14_lc_trk_g3_6
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un89_sum_s_8
T_4_16_wire_logic_cluster/lc_6/out
T_4_16_lc_trk_g1_6
T_4_16_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp4_h_l_4
T_2_16_lc_trk_g1_4
T_2_16_input_2_3
T_2_16_wire_logic_cluster/lc_3/in_2

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp4_h_l_4
T_2_16_lc_trk_g1_4
T_2_16_wire_logic_cluster/lc_4/in_1

T_4_16_wire_logic_cluster/lc_6/out
T_2_16_sp4_h_l_9
T_1_16_lc_trk_g0_1
T_1_16_wire_logic_cluster/lc_5/in_0

T_4_16_wire_logic_cluster/lc_6/out
T_3_16_sp4_h_l_4
T_2_12_sp4_v_t_41
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.mult1_un96_sum
T_6_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_11
T_7_9_sp4_v_t_41
T_6_13_lc_trk_g1_4
T_6_13_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_6_4_sp12_v_t_22
T_0_16_span12_horz_13
T_2_16_lc_trk_g0_1
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un96_sum_axb_8
T_4_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_2
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un96_sum_cry_2_c
Net : POWERLED.mult1_un96_sum_cry_3_c
Net : POWERLED.mult1_un96_sum_cry_3_s
T_2_16_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g0_1
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un96_sum_cry_4_c
Net : POWERLED.mult1_un96_sum_cry_4_s
T_2_16_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_input_2_3
T_2_15_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un96_sum_cry_5_c
Net : POWERLED.mult1_un96_sum_cry_5_s
T_2_16_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un96_sum_cry_6_c
Net : POWERLED.mult1_un96_sum_cry_6_s
T_2_16_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g1_4
T_2_15_input_2_5
T_2_15_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un96_sum_cry_7
T_2_16_wire_logic_cluster/lc_5/cout
T_2_16_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un96_sum_i
T_6_13_wire_logic_cluster/lc_7/out
T_4_13_sp4_h_l_11
T_3_13_sp4_v_t_46
T_2_15_lc_trk_g2_3
T_2_15_input_2_1
T_2_15_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un96_sum_i_0_8
T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_1/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_input_2_2
T_2_15_wire_logic_cluster/lc_2/in_2

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g1_7
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un96_sum_s_8
T_2_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_5/in_0

T_2_16_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g0_6
T_2_15_wire_logic_cluster/lc_3/in_1

T_2_16_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g0_6
T_2_15_input_2_4
T_2_15_wire_logic_cluster/lc_4/in_2

T_2_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g3_6
T_1_16_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.mult1_un96_sum_s_8_cascade_
T_2_16_wire_logic_cluster/lc_6/ltout
T_2_16_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.g0_9_1_cascade_
T_8_11_wire_logic_cluster/lc_0/ltout
T_8_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.g0_4_5_cascade_
T_6_12_wire_logic_cluster/lc_1/ltout
T_6_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.g0_4_4
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_sp4_h_l_1
T_5_8_sp4_v_t_36
T_6_12_sp4_h_l_1
T_6_12_lc_trk_g1_4
T_6_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.g0_1_0
T_8_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.func_state_RNIPUGO_0Z0Z_1_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.func_state_RNIPUGOZ0Z_1
T_9_14_wire_logic_cluster/lc_7/out
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.func_state_1_m2s2_i_a2_0_0
T_9_13_wire_logic_cluster/lc_1/out
T_9_11_sp4_v_t_47
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_clk_100khz_47_and_i_0_0_cascade_
T_8_9_wire_logic_cluster/lc_6/ltout
T_8_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_clk_100khz_51_and_i_a2_5_0
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_clk_100khz_51_and_i_a2_5_0_cascade_
T_9_14_wire_logic_cluster/lc_6/ltout
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_clk_100khz_51_and_i_a2_6_0_cascade_
T_9_14_wire_logic_cluster/lc_0/ltout
T_9_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_clk_100khz_51_and_i_a2_6_sx_cascade_
T_9_14_wire_logic_cluster/lc_1/ltout
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_clk_100khz_51_and_i_o2_4_1_cascade_
T_9_14_wire_logic_cluster/lc_4/ltout
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_1_cascade_
T_11_11_wire_logic_cluster/lc_5/ltout
T_11_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_a2_0_0_cascade_
T_11_11_wire_logic_cluster/lc_2/ltout
T_11_11_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.func_m2_0_a2Z0Z_0_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.func_m2_0_a2Z0Z_0
T_8_10_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.dutycycle_fb_15_2_0
T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_fb_15_1_1
T_8_12_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_fb_15_1
T_8_11_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_44
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycle_fb_15_0
T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_fb_14_a4_1
T_8_13_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_40
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.dutycycle_en_7
T_6_7_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g1_0
T_6_7_input_2_7
T_6_7_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI_8Z0Z_0
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_RNI4J2O7Z0Z_9_cascade_
T_6_7_wire_logic_cluster/lc_5/ltout
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI2O4A1Z0Z_6_cascade_
T_7_9_wire_logic_cluster/lc_5/ltout
T_7_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_1_0_5_cascade_
T_7_11_wire_logic_cluster/lc_5/ltout
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_1_0_1
T_7_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g1_3
T_7_4_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycleZ0Z_4_cascade_
T_5_7_wire_logic_cluster/lc_3/ltout
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_off_RNIZ0Z_1
T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_off_0_15
T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g0_3
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_offZ0Z_9_cascade_
T_5_5_wire_logic_cluster/lc_1/ltout
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_offZ0Z_8_cascade_
T_4_4_wire_logic_cluster/lc_3/ltout
T_4_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_offZ0Z_15_cascade_
T_7_5_wire_logic_cluster/lc_6/ltout
T_7_5_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_offZ0Z_15
T_7_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_clk_RNIZ0Z_1_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_clk_RNIZ0Z_12
T_12_13_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clk_RNI2O4A1Z0Z_10
T_8_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_clkZ0Z_15
T_12_11_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_clkZ0Z_10_cascade_
T_12_12_wire_logic_cluster/lc_1/ltout
T_12_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_count_cry_0_i
T_1_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g0_0
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.count_0_14
T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g2_7
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_0_13
T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_0_12
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_0_11
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_0_10
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_2/in_1

End 

Net : CONSTANT_ONE_NET
T_2_5_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_sp4_h_l_3
T_5_5_sp4_v_t_45
T_5_9_sp4_v_t_41
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_6
T_4_5_sp4_v_t_46
T_4_9_sp4_v_t_46
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_sp4_h_l_3
T_6_5_sp4_h_l_3
T_9_1_sp4_v_t_38
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_7/out
T_3_4_sp4_v_t_47
T_4_8_sp4_h_l_4
T_7_8_sp4_v_t_44
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_sp4_h_l_3
T_6_5_sp4_h_l_3
T_9_5_sp4_v_t_38
T_10_9_sp4_h_l_3
T_13_9_lc_trk_g0_6
T_13_9_wire_io_cluster/io_0/D_OUT_0

T_2_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_6
T_4_5_sp4_v_t_46
T_4_9_sp4_v_t_46
T_5_13_sp4_h_l_5
T_9_13_sp4_h_l_1
T_12_13_sp4_v_t_43
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.countZ0Z_14
T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_3/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_40
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_12_sp4_v_t_44
T_1_14_lc_trk_g2_1
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.countZ0Z_13
T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_1_12_lc_trk_g3_7
T_1_12_input_2_2
T_1_12_wire_logic_cluster/lc_2/in_2

T_1_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_37
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_4/in_1

T_1_9_wire_logic_cluster/lc_2/out
T_1_7_sp12_v_t_23
T_1_13_sp4_v_t_39
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.countZ0Z_12
T_1_10_wire_logic_cluster/lc_6/out
T_1_4_sp12_v_t_23
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_2/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_1_4_sp12_v_t_23
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.countZ0Z_11
T_2_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_41
T_2_11_lc_trk_g1_4
T_2_11_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_42
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_6/out
T_2_7_sp4_v_t_41
T_2_11_sp4_v_t_37
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5_cascade_
T_12_12_wire_logic_cluster/lc_2/ltout
T_12_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_count_off_0_sqmuxa_4_i_a3_1_cascade_
T_9_12_wire_logic_cluster/lc_4/ltout
T_9_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.countZ0Z_10
T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_1_12_lc_trk_g1_1
T_1_12_wire_logic_cluster/lc_2/in_0

T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_2_12_sp4_v_t_44
T_1_14_lc_trk_g0_2
T_1_14_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.countZ0Z_1
T_1_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_wire_logic_cluster/lc_0/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_7_sp12_v_t_22
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_8_0
T_8_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.N_73
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_5124_i
T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_5123_i
T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g1_6
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_5122_i
T_1_14_wire_logic_cluster/lc_5/out
T_2_12_sp4_v_t_38
T_1_14_lc_trk_g0_3
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_5121_i
T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.N_5120_i
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_5119_i
T_1_14_wire_logic_cluster/lc_2/out
T_1_14_lc_trk_g1_2
T_1_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_5118_i
T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_5117_i
T_1_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g0_0
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.N_5116_i
T_1_13_wire_logic_cluster/lc_7/out
T_0_13_span4_horz_35
T_1_13_lc_trk_g3_6
T_1_13_input_2_7
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_5115_i
T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_input_2_6
T_1_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_5114_i
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g0_5
T_1_13_input_2_5
T_1_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_5113_i
T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g2_4
T_1_13_input_2_4
T_1_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_5112_i
T_1_13_wire_logic_cluster/lc_3/out
T_2_13_sp4_h_l_6
T_1_13_lc_trk_g1_6
T_1_13_input_2_3
T_1_13_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.N_5111_i
T_1_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_4
T_1_13_lc_trk_g0_4
T_1_13_input_2_2
T_1_13_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_5110_i
T_1_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_398_0
T_6_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_0
T_8_12_lc_trk_g1_0
T_8_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.N_366_cascade_
T_7_9_wire_logic_cluster/lc_4/ltout
T_7_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_309_N
T_9_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.N_301
T_9_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_291
T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_285
T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_11_7_sp4_v_t_38
T_12_11_sp4_h_l_9
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_dutycycle_53_cry_0_cZ0
Net : POWERLED.N_277
T_7_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g0_5
T_7_11_input_2_7
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_271
T_8_15_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_45
T_8_14_lc_trk_g0_5
T_8_14_input_2_1
T_8_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_27
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_5
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.N_2216_i_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_219
T_11_13_wire_logic_cluster/lc_0/out
T_11_11_sp4_v_t_45
T_12_11_sp4_h_l_1
T_11_11_lc_trk_g1_1
T_11_11_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.N_177
T_11_11_wire_logic_cluster/lc_3/out
T_11_11_lc_trk_g0_3
T_11_11_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_176
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_dutycycle_53_cry_1_cZ0
Net : POWERLED.un1_dutycycle_53_cry_2_cZ0
Net : POWERLED.un1_dutycycle_53_cry_3_cZ0
Net : POWERLED.un1_dutycycle_53_cry_4_cZ0
Net : POWERLED.un1_dutycycle_53_cry_5_cZ0
Net : POWERLED.un1_dutycycle_53_cry_6
Net : POWERLED.un1_dutycycle_53_cry_8
Net : POWERLED.N_145_N
T_9_14_wire_logic_cluster/lc_5/out
T_9_14_sp12_h_l_1
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_1/in_0

End 

Net : PCH_PWRGD.un2_count_1_axb_9_cascade_
T_11_1_wire_logic_cluster/lc_5/ltout
T_11_1_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_1_cascade_
T_11_1_wire_logic_cluster/lc_1/ltout
T_11_1_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.count_rst_7_cascade_
T_11_2_wire_logic_cluster/lc_1/ltout
T_11_2_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.count_rst_7
T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.count_rst_5_cascade_
T_11_1_wire_logic_cluster/lc_6/ltout
T_11_1_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.count_rst_13_cascade_
T_11_1_wire_logic_cluster/lc_2/ltout
T_11_1_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.count_rst_10
T_7_1_wire_logic_cluster/lc_5/out
T_0_1_span12_horz_5
T_9_1_lc_trk_g0_6
T_9_1_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_6_0
T_9_1_wire_logic_cluster/lc_0/out
T_9_1_sp4_h_l_5
T_11_1_lc_trk_g3_0
T_11_1_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.count_1_i_a2_4_0
T_11_1_wire_logic_cluster/lc_7/out
T_11_1_lc_trk_g3_7
T_11_1_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_3_0_cascade_
T_11_1_wire_logic_cluster/lc_3/ltout
T_11_1_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.countZ0Z_15
T_7_1_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g3_3
T_8_2_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.N_2173_i_cascade_
T_9_3_wire_logic_cluster/lc_5/ltout
T_9_3_wire_logic_cluster/lc_6/in_2

End 

Net : N_4_1_cascade_
T_9_11_wire_logic_cluster/lc_1/ltout
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : N_11
T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_func_state25_4_i_a2_0_cascade_
T_11_12_wire_logic_cluster/lc_1/ltout
T_11_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un2_count_clk_17_0_a2_1_cascade_
T_4_9_wire_logic_cluster/lc_5/ltout
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un2_count_clk_17_0_a2_5_cascade_
T_4_9_wire_logic_cluster/lc_6/ltout
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un34_clk_100khz_10
T_7_5_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un34_clk_100khz_11
T_5_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_4
T_9_5_sp4_v_t_41
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un34_clk_100khz_8
T_4_4_wire_logic_cluster/lc_4/out
T_0_4_span12_horz_8
T_8_4_sp12_v_t_23
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.un79_clk_100khzlto15_5_cascade_
T_1_12_wire_logic_cluster/lc_2/ltout
T_1_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un85_clk_100khz_0
T_7_15_wire_logic_cluster/lc_6/out
T_6_15_sp4_h_l_4
T_2_15_sp4_h_l_7
T_1_11_sp4_v_t_42
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un85_clk_100khz_1
T_7_14_wire_logic_cluster/lc_7/out
T_7_14_sp4_h_l_3
T_3_14_sp4_h_l_3
T_2_10_sp4_v_t_38
T_1_13_lc_trk_g2_6
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un85_clk_100khz_10
T_1_16_wire_logic_cluster/lc_4/out
T_1_12_sp4_v_t_45
T_1_14_lc_trk_g2_0
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un85_clk_100khz_2
T_6_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_6
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un85_clk_100khz_3
T_1_16_wire_logic_cluster/lc_7/out
T_1_11_sp12_v_t_22
T_1_13_lc_trk_g3_5
T_1_13_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un85_clk_100khz_4
T_5_15_wire_logic_cluster/lc_7/out
T_3_15_sp4_h_l_11
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g2_3
T_1_13_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un85_clk_100khz_5
T_1_15_wire_logic_cluster/lc_3/out
T_1_6_sp12_v_t_22
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un85_clk_100khz_6
T_4_12_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_44
T_0_13_span4_horz_2
T_1_13_lc_trk_g0_7
T_1_13_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un85_clk_100khz_7
T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.un85_clk_100khz_8
T_1_16_wire_logic_cluster/lc_0/out
T_2_12_sp4_v_t_36
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un85_clk_100khz_9
T_1_15_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_input_2_1
T_1_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_9
Net : POWERLED.mult1_un145_sum_cry_7
T_6_14_wire_logic_cluster/lc_5/cout
T_6_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un145_sum_i
T_6_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un145_sum_i_0_8
T_6_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_input_2_1
T_7_13_wire_logic_cluster/lc_1/in_2

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_2/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_input_2_5
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un145_sum_s_8
T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_6_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g2_6
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_sp4_h_l_1
T_2_14_sp4_h_l_4
T_1_14_sp4_v_t_47
T_1_16_lc_trk_g2_2
T_1_16_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un145_sum_s_8_cascade_
T_6_14_wire_logic_cluster/lc_6/ltout
T_6_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un152_sum_axb_8
T_6_14_wire_logic_cluster/lc_5/out
T_7_13_lc_trk_g2_5
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_2
Net : POWERLED.mult1_un152_sum_cry_3
Net : POWERLED.mult1_un152_sum_cry_3_s
T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_4
Net : POWERLED.mult1_un152_sum_cry_4_s
T_7_13_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g1_2
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un152_sum_cry_5
Net : POWERLED.mult1_un152_sum_cry_5_s
T_7_13_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_6
Net : POWERLED.mult1_un152_sum_cry_6_s
T_7_13_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_input_2_5
T_7_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un152_sum_cry_7
T_7_13_wire_logic_cluster/lc_5/cout
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un152_sum_i
T_7_12_wire_logic_cluster/lc_4/out
T_5_12_sp4_h_l_5
T_8_12_sp4_v_t_40
T_7_14_lc_trk_g0_5
T_7_14_input_2_1
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un152_sum_i_0_8
T_7_13_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_7_13_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g1_7
T_7_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un152_sum_s_8
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_5/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g2_6
T_6_13_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un152_sum_s_8_cascade_
T_7_13_wire_logic_cluster/lc_6/ltout
T_7_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un159_sum_axb_7
T_7_13_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un159_sum_cry_1
Net : POWERLED.mult1_un159_sum_cry_2
Net : POWERLED.mult1_un159_sum_cry_2_s
T_7_14_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un159_sum_cry_3
Net : POWERLED.mult1_un159_sum_cry_3_s
T_7_14_wire_logic_cluster/lc_2/out
T_7_15_lc_trk_g1_2
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un159_sum_cry_4
Net : POWERLED.mult1_un159_sum_cry_4_s
T_7_14_wire_logic_cluster/lc_3/out
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un159_sum_cry_5
Net : POWERLED.mult1_un159_sum_cry_5_s
T_7_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g1_4
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un159_sum_cry_6
T_7_14_wire_logic_cluster/lc_5/cout
T_7_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un159_sum_i
T_4_11_wire_logic_cluster/lc_4/out
T_4_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_7_15_lc_trk_g0_7
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un159_sum_s_7
T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g1_6
T_7_14_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g0_6
T_7_15_wire_logic_cluster/lc_3/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g0_6
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un159_sum_s_7_cascade_
T_7_14_wire_logic_cluster/lc_6/ltout
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un166_sum_axb_6
T_7_14_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g1_5
T_7_15_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un166_sum_cry_5
T_7_15_wire_logic_cluster/lc_5/cout
T_7_15_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un117_sum_i
T_4_12_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g0_5
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un117_sum_cry_7
T_2_13_wire_logic_cluster/lc_5/cout
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : G_34_0_a4_0_2_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : G_2078
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_5/in_1

End 

Net : VCCIN_PWRGD.un10_outputZ0Z_3_cascade_
T_12_6_wire_logic_cluster/lc_2/ltout
T_12_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un117_sum_cry_6_s
T_2_13_wire_logic_cluster/lc_4/out
T_3_13_sp12_h_l_0
T_4_13_lc_trk_g1_4
T_4_13_input_2_5
T_4_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un117_sum_cry_6
Net : POWERLED.mult1_un117_sum_cry_5_s
T_2_13_wire_logic_cluster/lc_3/out
T_2_13_sp4_h_l_11
T_4_13_lc_trk_g2_6
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.N_361_0
T_12_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.mult1_un117_sum_cry_5
Net : POWERLED.mult1_un117_sum_cry_4_s
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_sp4_h_l_9
T_4_13_lc_trk_g2_4
T_4_13_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un117_sum_cry_4
Net : POWERLED.mult1_un117_sum_cry_3_s
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_sp4_h_l_7
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un117_sum_cry_3
Net : POWERLED.mult1_un117_sum_cry_2
Net : POWERLED.mult1_un117_sum_axb_8
T_2_14_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un117_sum
T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_9_sp4_v_t_43
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_9_sp4_v_t_43
T_0_13_span4_horz_11
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un110_sum_s_8
T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g3_6
T_2_14_wire_logic_cluster/lc_5/in_0

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g1_6
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g0_6
T_2_13_input_2_4
T_2_13_wire_logic_cluster/lc_4/in_2

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_44
T_1_16_lc_trk_g3_4
T_1_16_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.mult1_un110_sum_i_0_8
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g0_7
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

T_2_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g1_7
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

T_2_14_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g0_7
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un110_sum_i
T_4_12_wire_logic_cluster/lc_7/out
T_4_12_sp4_h_l_3
T_3_12_sp4_v_t_38
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_7
T_2_14_wire_logic_cluster/lc_5/cout
T_2_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un110_sum_cry_6_s
T_2_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_6
Net : POWERLED.mult1_un110_sum_cry_5_s
T_2_14_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g0_3
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_5
Net : POWERLED.mult1_un110_sum_cry_4_s
T_2_14_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_4
Net : POWERLED.mult1_un110_sum_cry_3_s
T_2_14_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g0_1
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_3
Net : POWERLED.mult1_un110_sum_cry_2
Net : POWERLED.mult1_un110_sum_axb_8
T_2_15_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un110_sum
T_6_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_2
T_4_9_sp4_v_t_39
T_4_12_lc_trk_g1_7
T_4_12_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_5/out
T_6_2_sp12_v_t_22
T_0_14_span12_horz_13
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un103_sum_s_8_cascade_
T_2_15_wire_logic_cluster/lc_6/ltout
T_2_15_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un103_sum_s_8
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_wire_logic_cluster/lc_5/in_0

T_2_15_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g1_6
T_2_14_input_2_3
T_2_14_wire_logic_cluster/lc_3/in_2

T_2_15_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g0_6
T_2_14_input_2_4
T_2_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un103_sum_i_0_8
T_2_15_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g0_7
T_2_14_input_2_1
T_2_14_wire_logic_cluster/lc_1/in_2

T_2_15_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_2/in_1

T_2_15_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g0_7
T_2_14_input_2_5
T_2_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un103_sum_i
T_4_11_wire_logic_cluster/lc_6/out
T_4_11_sp4_h_l_1
T_3_11_sp4_v_t_36
T_2_14_lc_trk_g2_4
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_13_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_7
T_2_15_wire_logic_cluster/lc_5/cout
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_15
T_11_5_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_44
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_6/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_12_4_sp4_v_t_45
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.mult1_un103_sum_cry_6_s
T_2_15_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un103_sum_cry_6
Net : POWERLED.mult1_un103_sum_cry_5_s
T_2_15_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g0_3
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un103_sum_cry_5
Net : POWERLED.mult1_un103_sum_cry_4_s
T_2_15_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g0_2
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un103_sum_cry_4
Net : VPP_VDDQ.count_2_0_15
T_11_5_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g1_4
T_11_5_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un103_sum_cry_3_s
T_2_15_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g1_1
T_2_14_input_2_2
T_2_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_3
Net : POWERLED.mult1_un103_sum_cry_2
Net : POWERLED.mult1_un103_sum_axb_8
T_2_16_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un103_sum
T_6_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_1
T_5_9_sp4_v_t_42
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_3_sp12_v_t_23
T_0_15_span12_horz_12
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.m18_e_6
T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.m18_e_5
T_4_9_wire_logic_cluster/lc_7/out
T_2_9_sp12_h_l_1
T_6_9_sp4_h_l_4
T_9_9_sp4_v_t_44
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.m18_e_0
T_6_9_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.g2_5
T_5_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_43
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.count_2_1_11_cascade_
T_12_8_wire_logic_cluster/lc_6/ltout
T_12_8_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.g2_1
T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_38
T_3_8_sp4_h_l_9
T_6_8_sp4_v_t_39
T_6_11_lc_trk_g0_7
T_6_11_input_2_5
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un68_sum_cry_2
Net : POWERLED.mult1_un68_sum_cry_3
Net : POWERLED.mult1_un68_sum_cry_3_s
T_5_12_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g0_1
T_5_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_4
Net : POWERLED.mult1_un68_sum_cry_4_s
T_5_12_wire_logic_cluster/lc_2/out
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_5
Net : POWERLED.mult1_un68_sum_cry_5_s
T_5_12_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g0_3
T_5_13_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.count_2_1_7_cascade_
T_11_8_wire_logic_cluster/lc_0/ltout
T_11_8_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un68_sum_cry_6
Net : POWERLED.mult1_un68_sum_cry_6_s
T_5_12_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g1_4
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_RNIZ0Z_1
T_12_8_wire_logic_cluster/lc_3/out
T_12_8_lc_trk_g1_3
T_12_8_input_2_0
T_12_8_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.g2_0
T_8_12_wire_logic_cluster/lc_3/out
T_8_12_sp4_h_l_11
T_7_8_sp4_v_t_41
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un68_sum_i
T_6_12_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_46
T_5_13_lc_trk_g2_3
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un68_sum_i_0_8
T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_1/in_1

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

T_5_13_wire_logic_cluster/lc_7/out
T_5_13_lc_trk_g3_7
T_5_13_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.g1_0
T_7_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.curr_state_2Z0Z_0_cascade_
T_11_4_wire_logic_cluster/lc_3/ltout
T_11_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.g1
T_6_11_wire_logic_cluster/lc_5/out
T_6_11_sp12_h_l_1
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.mult1_un75_sum
T_6_10_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_36
T_6_13_lc_trk_g0_1
T_6_13_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_36
T_5_13_lc_trk_g1_1
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un75_sum_axb_8
T_5_12_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un75_sum_cry_2
Net : POWERLED.mult1_un75_sum_cry_3
Net : POWERLED.mult1_un75_sum_cry_3_s
T_5_13_wire_logic_cluster/lc_1/out
T_6_11_sp4_v_t_46
T_5_14_lc_trk_g3_6
T_5_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un75_sum_cry_4
Net : POWERLED.mult1_un75_sum_cry_4_s
T_5_13_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g1_2
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.delayed_vddq_ok_en_cascade_
T_12_4_wire_logic_cluster/lc_2/ltout
T_12_4_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un75_sum_cry_5
Net : POWERLED.mult1_un75_sum_cry_5_s
T_5_13_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un75_sum_cry_6
Net : POWERLED.mult1_un75_sum_cry_6_s
T_5_13_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g1_4
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un117_sum_s_8
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_7/in_0

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_4_13_lc_trk_g3_4
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_sp4_h_l_1
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un117_sum_s_8_cascade_
T_2_13_wire_logic_cluster/lc_6/ltout
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un124_sum
T_6_9_wire_logic_cluster/lc_3/out
T_6_0_span12_vert_22
T_0_12_span12_horz_13
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_11
T_5_9_sp4_v_t_46
T_4_13_lc_trk_g2_3
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un124_sum_axb_8
T_2_13_wire_logic_cluster/lc_5/out
T_2_13_sp12_h_l_1
T_4_13_lc_trk_g0_6
T_4_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un75_sum_cry_7
T_5_13_wire_logic_cluster/lc_5/cout
T_5_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un75_sum_i
T_6_13_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_input_2_1
T_5_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un117_sum_i_0_8
T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_wire_logic_cluster/lc_1/in_1

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_input_2_2
T_4_13_wire_logic_cluster/lc_2/in_2

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g3_7
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un124_sum_cry_2
Net : POWERLED.mult1_un124_sum_cry_3
Net : POWERLED.mult1_un124_sum_cry_3_s
T_4_13_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g0_1
T_4_12_wire_logic_cluster/lc_0/in_1

T_4_13_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g1_1
T_4_14_input_2_2
T_4_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un124_sum_cry_4
Net : POWERLED.mult1_un124_sum_cry_4_s
T_4_13_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g1_2
T_4_14_input_2_3
T_4_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un124_sum_cry_5
Net : POWERLED.mult1_un124_sum_cry_5_s
T_4_13_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g0_3
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un124_sum_cry_6
Net : POWERLED.mult1_un124_sum_cry_6_s
T_4_13_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g0_4
T_4_12_wire_logic_cluster/lc_3/in_3

T_4_13_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_input_2_5
T_4_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un124_sum_cry_7
T_4_13_wire_logic_cluster/lc_5/cout
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un124_sum_i
T_4_12_wire_logic_cluster/lc_1/out
T_5_10_sp4_v_t_46
T_4_14_lc_trk_g2_3
T_4_14_input_2_1
T_4_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un124_sum_i_0_8
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un124_sum_s_8
T_4_13_wire_logic_cluster/lc_6/out
T_4_13_lc_trk_g1_6
T_4_13_wire_logic_cluster/lc_5/in_0

T_4_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_2/in_0

T_4_13_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_7/in_3

T_4_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_0/in_0

T_4_13_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g0_6
T_4_12_wire_logic_cluster/lc_3/in_1

T_4_13_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_3/in_1

T_4_13_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_input_2_4
T_4_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un131_sum
T_6_9_wire_logic_cluster/lc_2/out
T_6_7_sp12_v_t_23
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_44
T_5_13_sp4_v_t_44
T_4_14_lc_trk_g3_4
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un131_sum_axb_4_l_fx
T_4_12_wire_logic_cluster/lc_0/out
T_4_10_sp4_v_t_45
T_4_14_lc_trk_g1_0
T_4_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un131_sum_axb_7_l_fx
T_4_12_wire_logic_cluster/lc_3/out
T_4_11_sp12_v_t_22
T_4_14_lc_trk_g2_2
T_4_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un131_sum_axb_8
T_4_13_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un131_sum_cry_2
Net : POWERLED.mult1_un131_sum_cry_3
Net : VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQDZ0Z_0_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un131_sum_cry_3_s
T_4_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g2_1
T_5_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un131_sum_cry_4
Net : POWERLED.mult1_un131_sum_cry_4_s
T_4_14_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g3_2
T_5_15_input_2_3
T_5_15_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un131_sum_cry_5
Net : POWERLED.mult1_un131_sum_cry_5_s
T_4_14_wire_logic_cluster/lc_3/out
T_5_15_lc_trk_g2_3
T_5_15_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un131_sum_cry_6
Net : POWERLED.mult1_un131_sum_cry_6_s
T_4_14_wire_logic_cluster/lc_4/out
T_5_15_lc_trk_g3_4
T_5_15_input_2_5
T_5_15_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un131_sum_cry_7
T_4_14_wire_logic_cluster/lc_5/cout
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un131_sum_i
T_6_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g2_7
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un131_sum_i_0_8
T_4_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_1/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_input_2_2
T_5_15_wire_logic_cluster/lc_2/in_2

T_4_15_wire_logic_cluster/lc_7/out
T_5_15_lc_trk_g1_7
T_5_15_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un131_sum_s_8
T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g1_6
T_4_14_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g2_6
T_5_15_wire_logic_cluster/lc_3/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g2_6
T_5_15_input_2_4
T_5_15_wire_logic_cluster/lc_4/in_2

T_4_14_wire_logic_cluster/lc_6/out
T_3_14_sp4_h_l_4
T_2_14_sp4_v_t_47
T_1_15_lc_trk_g3_7
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.mult1_un138_sum
T_6_9_wire_logic_cluster/lc_1/out
T_6_6_sp12_v_t_22
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_3/in_3

T_6_9_wire_logic_cluster/lc_1/out
T_6_6_sp12_v_t_22
T_6_13_sp4_v_t_38
T_5_15_lc_trk_g0_3
T_5_15_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un138_sum_axb_8
T_4_14_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_2
Net : POWERLED.mult1_un138_sum_cry_3
Net : POWERLED.mult1_un138_sum_cry_3_s
T_5_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g2_1
T_6_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un75_sum_i_0_8
T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_1/in_1

T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g3_7
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un75_sum_i_8
T_4_15_wire_logic_cluster/lc_6/out
T_4_14_sp4_v_t_44
T_0_14_span4_horz_3
T_1_14_lc_trk_g0_6
T_1_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un75_sum_s_8
T_5_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g3_6
T_5_13_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_6/out
T_5_14_lc_trk_g0_6
T_5_14_input_2_4
T_5_14_wire_logic_cluster/lc_4/in_2

T_5_13_wire_logic_cluster/lc_6/out
T_5_12_sp4_v_t_44
T_4_15_lc_trk_g3_4
T_4_15_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un82_sum
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_sp4_h_l_7
T_5_10_sp4_v_t_42
T_5_14_lc_trk_g0_7
T_5_14_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_1/out
T_6_10_sp4_h_l_7
T_5_10_sp4_v_t_42
T_5_14_sp4_v_t_42
T_4_15_lc_trk_g3_2
T_4_15_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_4
Net : POWERLED.mult1_un138_sum_cry_4_s
T_5_15_wire_logic_cluster/lc_2/out
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un9_clk_100khz_10
T_12_7_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_5
Net : VPP_VDDQ.un9_clk_100khz_7_cascade_
T_11_8_wire_logic_cluster/lc_1/ltout
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un138_sum_cry_5_s
T_5_15_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g3_3
T_6_14_input_2_4
T_6_14_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ_delayed_vddq_ok
T_12_4_wire_logic_cluster/lc_3/out
T_12_3_sp12_v_t_22
T_0_3_span12_horz_1
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un82_sum_axb_8
T_5_13_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g1_5
T_5_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_6
Net : POWERLED.mult1_un138_sum_cry_6_s
T_5_15_wire_logic_cluster/lc_4/out
T_6_14_lc_trk_g3_4
T_6_14_input_2_5
T_6_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un138_sum_cry_7
T_5_15_wire_logic_cluster/lc_5/cout
T_5_15_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un138_sum_i
T_6_13_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g0_3
T_6_14_input_2_1
T_6_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un138_sum_i_0_8
T_6_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_1/in_1

T_6_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_input_2_2
T_6_14_wire_logic_cluster/lc_2/in_2

T_6_15_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un82_sum_cry_2
Net : POWERLED.mult1_un82_sum_cry_3
Net : POWERLED.mult1_un82_sum_cry_3_s
T_5_14_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_47
T_4_16_lc_trk_g2_2
T_4_16_input_2_2
T_4_16_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un82_sum_cry_4
Net : POWERLED.mult1_un138_sum_s_8
T_5_15_wire_logic_cluster/lc_6/out
T_5_15_lc_trk_g1_6
T_5_15_wire_logic_cluster/lc_5/in_0

T_5_15_wire_logic_cluster/lc_6/out
T_6_15_lc_trk_g0_6
T_6_15_wire_logic_cluster/lc_1/in_3

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_input_2_3
T_6_14_wire_logic_cluster/lc_3/in_2

T_5_15_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un82_sum_cry_4_s
T_5_14_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_36
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un82_sum_cry_5
Net : POWERLED.mult1_un82_sum_cry_5_s
T_5_14_wire_logic_cluster/lc_3/out
T_5_13_sp4_v_t_38
T_4_16_lc_trk_g2_6
T_4_16_input_2_4
T_4_16_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_6_10_0_
Net : POWERLED.mult1_un138_sum_s_8_cascade_
T_5_15_wire_logic_cluster/lc_6/ltout
T_5_15_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un145_sum
T_2_8_wire_logic_cluster/lc_5/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_5/out
T_3_8_sp4_h_l_10
T_6_8_sp4_v_t_38
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g2_3
T_6_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un145_sum_axb_8
T_5_15_wire_logic_cluster/lc_5/out
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un145_sum_cry_2
Net : POWERLED.mult1_un145_sum_cry_3
Net : POWERLED.mult1_un82_sum_cry_6
Net : POWERLED.mult1_un82_sum_cry_6_s
T_5_14_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_40
T_4_16_lc_trk_g3_0
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

End 

Net : dsw_pwrok
T_2_6_wire_logic_cluster/lc_1/out
T_2_6_sp4_h_l_7
T_1_6_sp4_v_t_36
T_0_10_span4_horz_43
T_0_10_lc_trk_g0_3
T_0_10_wire_io_cluster/io_1/D_OUT_0

T_2_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_6
T_10_6_sp12_h_l_1
T_12_6_lc_trk_g0_6
T_12_6_wire_logic_cluster/lc_2/in_0

End 

Net : fpga_osc
T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_7_1_lc_trk_g2_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_2_lc_trk_g3_1
T_7_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_lc_trk_g0_0
T_7_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_5_1_lc_trk_g1_1
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_5_1_lc_trk_g1_1
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_9_1_lc_trk_g1_1
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_1_sp4_v_t_41
T_7_4_lc_trk_g1_1
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_4
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_4
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_4
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_8_1_sp12_h_l_0
T_11_1_lc_trk_g0_0
T_11_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_8_4_lc_trk_g0_0
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_3_1_sp4_h_l_1
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_3_1_sp4_h_l_1
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_3_1_sp4_h_l_1
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_3_1_sp4_h_l_1
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_3_3_sp4_h_l_1
T_4_3_lc_trk_g3_1
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_7_5_sp4_h_l_9
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_12_3_sp4_h_l_1
T_11_3_lc_trk_g1_1
T_11_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_1_span4_horz_5
T_1_1_lc_trk_g0_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_36
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_8_6_lc_trk_g0_0
T_8_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_4
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_40
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_40
T_11_4_lc_trk_g2_0
T_11_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_3_3_sp4_h_l_1
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_3_3_sp4_h_l_1
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_8
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_4_6_sp4_h_l_8
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_7_5_sp4_v_t_37
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_8_4_sp4_h_l_5
T_12_4_sp4_h_l_5
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_0_span4_vert_25
T_6_3_sp4_v_t_36
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_0
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_0
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_0
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_7_sp4_h_l_0
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_7_10_lc_trk_g1_1
T_7_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_7_5_sp4_h_l_9
T_11_5_sp4_h_l_0
T_12_5_lc_trk_g2_0
T_12_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_7_5_sp4_h_l_9
T_11_5_sp4_h_l_0
T_12_5_lc_trk_g2_0
T_12_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_4_8_sp4_h_l_1
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_7_5_sp4_h_l_10
T_10_5_sp4_v_t_38
T_7_9_sp4_h_l_8
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_10_5_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_7_7_sp4_v_t_37
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_8_6_sp4_h_l_5
T_12_6_sp4_h_l_5
T_12_6_lc_trk_g0_0
T_12_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_0_1_span12_horz_11
T_5_1_sp4_h_l_11
T_4_1_sp4_v_t_40
T_0_5_span4_horz_5
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_1
T_5_1_sp4_v_t_41
T_5_5_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_9_9_lc_trk_g0_0
T_9_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_45
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_7_sp4_v_t_41
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_7_sp4_v_t_41
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_40
T_12_7_sp4_h_l_5
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_40
T_12_7_sp4_h_l_5
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_40
T_12_7_sp4_h_l_5
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_5_10_lc_trk_g2_0
T_5_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_7_sp4_v_t_41
T_8_11_sp4_h_l_4
T_8_11_lc_trk_g1_1
T_8_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_8_10_sp4_h_l_8
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_16
T_8_9_sp12_h_l_0
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_12_8_sp4_h_l_4
T_12_8_lc_trk_g1_1
T_12_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_8_8_sp4_h_l_8
T_12_8_sp4_h_l_4
T_12_8_lc_trk_g1_1
T_12_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_1_7_lc_trk_g0_0
T_1_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_7_sp4_v_t_41
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_24
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_5
T_11_0_span4_vert_29
T_11_3_sp4_v_t_45
T_11_7_sp4_v_t_41
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_8_10_sp4_h_l_8
T_12_10_sp4_h_l_4
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_1
T_5_1_sp4_v_t_41
T_5_5_sp4_v_t_41
T_2_9_sp4_h_l_9
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_1
T_5_1_sp4_v_t_41
T_5_5_sp4_v_t_41
T_2_9_sp4_h_l_9
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_1
T_5_1_sp4_v_t_41
T_5_5_sp4_v_t_41
T_2_9_sp4_h_l_9
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_1
T_5_1_sp4_v_t_41
T_5_5_sp4_v_t_41
T_2_9_sp4_h_l_9
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_11_11_sp4_h_l_0
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_0_10_span4_horz_21
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_0_10_span4_horz_21
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_0_10_span4_horz_21
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_0_10_span4_horz_21
T_1_10_lc_trk_g2_0
T_1_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_0
T_7_1_sp12_v_t_23
T_8_13_sp12_h_l_0
T_11_13_lc_trk_g0_0
T_11_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_45
T_8_12_sp4_h_l_8
T_12_12_sp4_h_l_4
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_37
T_2_9_sp4_v_t_45
T_1_11_lc_trk_g2_0
T_1_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_6_0_span4_vert_1
T_6_1_sp4_v_t_41
T_3_1_sp4_h_l_10
T_2_1_sp4_v_t_41
T_2_5_sp4_v_t_41
T_2_9_sp4_v_t_41
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_45
T_8_10_sp4_h_l_8
T_11_10_sp4_v_t_45
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_42
T_11_13_sp4_h_l_1
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_1
T_10_1_sp4_v_t_41
T_10_5_sp4_v_t_41
T_10_9_sp4_v_t_42
T_11_13_sp4_h_l_1
T_12_13_lc_trk_g3_1
T_12_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_40
T_7_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_11_10_sp4_v_t_41
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_0_span4_horz_r_0
T_10_0_span4_vert_25
T_10_3_sp4_v_t_41
T_10_7_sp4_v_t_37
T_10_11_sp4_v_t_45
T_11_15_sp4_h_l_8
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_40
T_7_4_sp4_v_t_45
T_7_8_sp4_v_t_45
T_8_12_sp4_h_l_8
T_12_12_sp4_h_l_4
T_11_12_sp4_v_t_47
T_12_16_sp4_h_l_4
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_3/clk

End 

Net : POWERLED.mult1_un145_sum_cry_3_s
T_6_14_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g3_1
T_7_13_input_2_2
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : gpio_fpga_soc_1
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_4
T_0_3_span12_horz_7
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_3/in_3

End 

Net : gpio_fpga_soc_4
T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_9_8_sp4_h_l_7
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_3/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_10_8_sp4_v_t_44
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_0/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_12_8_sp4_v_t_39
T_11_12_lc_trk_g1_2
T_11_12_wire_logic_cluster/lc_1/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_12_8_sp4_v_t_39
T_11_12_lc_trk_g1_2
T_11_12_wire_logic_cluster/lc_0/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_42
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_2/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_42
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_0/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_9_8_sp4_h_l_7
T_8_8_sp4_v_t_42
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_6/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_10_8_sp4_v_t_44
T_7_12_sp4_h_l_9
T_8_12_lc_trk_g3_1
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_10_8_sp4_v_t_44
T_10_12_sp4_v_t_44
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_0/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_10_8_sp4_v_t_44
T_10_12_sp4_v_t_44
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_6/in_3

End 

Net : hda_sdo_atp
T_2_3_wire_logic_cluster/lc_2/out
T_2_2_sp4_v_t_36
T_0_6_span4_horz_25
T_0_6_span4_vert_t_12
T_0_8_lc_trk_g0_0
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : POWERLED.mult1_un145_sum_cry_4
Net : pwrbtn_led
T_1_11_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_41
T_2_12_sp4_v_t_42
T_2_16_sp4_v_t_47
T_2_17_lc_trk_g0_7
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : rsmrst_pwrgd_signal
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_7/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_4/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_14
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_7/in_1

T_9_7_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_14
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_1/out
T_9_7_sp4_h_l_7
T_13_7_span4_horz_7
T_12_3_sp4_v_t_37
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_3/in_3

End 

Net : rsmrst_pwrgd_signal_cascade_
T_9_7_wire_logic_cluster/lc_1/ltout
T_9_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un145_sum_cry_4_s
T_6_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_3/in_1

End 

Net : slp_s3n
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_16_sp4_v_t_40
T_8_16_sp4_h_l_5
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_7/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_1/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_6
T_8_15_lc_trk_g0_3
T_8_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_7_13_sp4_h_l_7
T_9_13_lc_trk_g3_2
T_9_13_input_2_7
T_9_13_wire_logic_cluster/lc_7/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_10_9_sp4_v_t_44
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_5/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_10_9_sp4_v_t_44
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_10_17_span4_horz_r_0
T_10_13_sp4_v_t_36
T_10_9_sp4_v_t_44
T_9_10_lc_trk_g3_4
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_45
T_11_11_sp4_v_t_46
T_8_11_sp4_h_l_5
T_7_11_lc_trk_g1_5
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_3/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_45
T_11_11_sp4_v_t_46
T_8_11_sp4_h_l_5
T_7_11_lc_trk_g1_5
T_7_11_wire_logic_cluster/lc_4/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_6/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_9_8_lc_trk_g1_4
T_9_8_input_2_1
T_9_8_wire_logic_cluster/lc_1/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_46
T_7_7_sp4_v_t_46
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_6/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_6
T_7_11_sp4_v_t_46
T_7_7_sp4_v_t_46
T_7_10_lc_trk_g1_6
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_7/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_1/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_9_17_span4_horz_r_0
T_9_13_sp4_v_t_36
T_9_9_sp4_v_t_36
T_9_5_sp4_v_t_44
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_3/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_15_sp4_v_t_45
T_11_11_sp4_v_t_46
T_8_11_sp4_h_l_5
T_4_11_sp4_h_l_5
T_4_11_lc_trk_g1_0
T_4_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.mult1_un145_sum_cry_5
Net : POWERLED.mult1_un145_sum_cry_5_s
T_6_14_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_1

End 

Net : slp_s4n
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_7/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_1/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_3/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_9_14_lc_trk_g1_0
T_9_14_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_0/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_11_sp4_v_t_42
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_11_sp4_v_t_42
T_9_13_lc_trk_g2_7
T_9_13_wire_logic_cluster/lc_0/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_2/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_2/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_5/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_2/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_0/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_9_10_sp4_h_l_6
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_12_10_sp4_v_t_46
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_2/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_8_6_sp4_v_t_41
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_2/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_3/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_3/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_8_6_sp4_v_t_41
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_6/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_17_span4_horz_r_2
T_8_14_sp4_v_t_37
T_9_14_sp4_h_l_5
T_8_10_sp4_v_t_47
T_5_10_sp4_h_l_10
T_8_6_sp4_v_t_41
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_2/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_10_11_sp4_h_l_7
T_9_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_1/in_0

End 

Net : slp_susn
T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_5_sp12_v_t_23
T_9_7_lc_trk_g3_4
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_14_sp4_v_t_40
T_6_14_sp4_h_l_5
T_5_10_sp4_v_t_47
T_4_11_lc_trk_g3_7
T_4_11_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un145_sum_cry_6
Net : v1p8a_ok
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_10_0_span12_vert_23
T_10_4_sp4_v_t_41
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_1/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_10_0_span12_vert_23
T_10_2_sp4_v_t_43
T_11_6_sp4_h_l_0
T_13_6_lc_trk_g0_0
T_13_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_enn
T_4_11_wire_logic_cluster/lc_7/out
T_4_10_sp4_v_t_46
T_0_10_span4_horz_11
T_0_10_lc_trk_g1_3
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_ok
T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span4_horz_8
T_12_11_sp4_v_t_45
T_12_7_sp4_v_t_45
T_9_7_sp4_h_l_8
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_1/in_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span4_horz_8
T_9_15_sp4_h_l_11
T_5_15_sp4_h_l_11
T_0_15_span4_horz_7
T_0_11_span4_vert_t_13
T_0_14_lc_trk_g1_5
T_0_14_wire_io_cluster/io_0/D_OUT_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span4_horz_8
T_9_15_sp4_h_l_11
T_5_15_sp4_h_l_11
T_0_15_span4_horz_7
T_0_11_span4_vert_t_13
T_0_7_span4_vert_t_13
T_0_3_span4_vert_t_13
T_0_5_lc_trk_g0_1
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : v33dsw_ok
T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_5_sp4_v_t_40
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_1/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_5_sp4_v_t_40
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_3/in_1

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_5_sp4_v_t_40
T_2_6_lc_trk_g2_0
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_5_sp4_v_t_40
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_2/in_0

T_0_13_wire_io_cluster/io_0/D_IN_0
T_0_13_span4_horz_32
T_2_9_sp4_v_t_39
T_2_5_sp4_v_t_40
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : v33s_ok
T_13_14_wire_io_cluster/io_0/D_IN_0
T_13_14_span12_horz_0
T_12_2_sp12_v_t_23
T_12_6_lc_trk_g3_0
T_12_6_wire_logic_cluster/lc_2/in_3

End 

Net : v5a_ok
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_0
T_10_5_sp4_h_l_11
T_9_5_sp4_v_t_40
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_1/in_1

End 

Net : v5s_enn
T_4_11_wire_logic_cluster/lc_1/out
T_0_11_span12_horz_2
T_0_11_lc_trk_g1_2
T_0_11_wire_io_cluster/io_1/D_OUT_0

T_4_11_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_42
T_0_12_span4_horz_7
T_0_12_lc_trk_g1_7
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : v5s_ok
T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_lc_trk_g2_6
T_12_6_input_2_2
T_12_6_wire_logic_cluster/lc_2/in_2

End 

Net : vccin_en
T_12_6_wire_logic_cluster/lc_3/out
T_12_5_sp4_v_t_38
T_12_9_sp4_v_t_46
T_12_13_sp4_v_t_42
T_8_17_span4_horz_r_1
T_10_17_lc_trk_g0_1
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccst_cpu_ok
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un145_sum_cry_6_s
T_6_14_wire_logic_cluster/lc_4/out
T_7_10_sp4_v_t_44
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : vccst_pwrgd
T_6_3_wire_logic_cluster/lc_7/out
T_6_0_span12_vert_18
T_6_0_lc_trk_g1_2
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_en
T_4_15_wire_logic_cluster/lc_5/out
T_5_14_sp4_v_t_43
T_1_17_span4_horz_r_3
T_1_17_lc_trk_g0_3
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_ok
T_13_14_wire_io_cluster/io_1/D_IN_0
T_11_14_sp12_h_l_0
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_11_14_sp12_h_l_0
T_11_14_lc_trk_g0_3
T_11_14_wire_logic_cluster/lc_1/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_6/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_36
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_0/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_36
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_2/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_36
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_4/in_0

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_36
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_3/in_3

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_40
T_11_4_lc_trk_g1_5
T_11_4_input_2_0
T_11_4_wire_logic_cluster/lc_0/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_40
T_11_4_lc_trk_g1_5
T_11_4_wire_logic_cluster/lc_1/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_40
T_11_4_lc_trk_g1_5
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_13_14_span4_horz_4
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_40
T_12_2_sp4_v_t_40
T_11_4_lc_trk_g0_5
T_11_4_wire_logic_cluster/lc_4/in_1

End 

Net : vpp_en
T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_13_13_lc_trk_g0_1
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : vpp_ok
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_4
T_4_13_sp4_v_t_44
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_5/in_3

End 

Net : vr_ready_vccin
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_4
T_5_9_sp4_h_l_4
T_9_9_sp4_h_l_0
T_12_5_sp4_v_t_43
T_12_6_lc_trk_g3_3
T_12_6_wire_logic_cluster/lc_0/in_0

End 

