

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 09:27:21 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.233 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     12|        -|        -|    -|
|Expression           |        -|      0|        0|     1369|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      609|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     12|      609|     1405|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +----------------------------------------------+-------------------------------------------+----------------+
    |                   Instance                   |                   Module                  |   Expression   |
    +----------------------------------------------+-------------------------------------------+----------------+
    |myproject_am_addmul_10s_12s_10s_18_1_1_U3     |myproject_am_addmul_10s_12s_10s_18_1_1     | i0 * (i1 + i2) |
    |myproject_am_addmul_10s_12s_10s_18_1_1_U10    |myproject_am_addmul_10s_12s_10s_18_1_1     | i0 * (i1 + i2) |
    |myproject_am_submul_12s_10s_10s_18_1_1_U12    |myproject_am_submul_12s_10s_10s_18_1_1     | i0 * (i1 - i2) |
    |myproject_mac_mul_sub_10s_20s_22ns_22_1_1_U9  |myproject_mac_mul_sub_10s_20s_22ns_22_1_1  |  i0 * i1 - i2  |
    |myproject_mac_muladd_10s_20s_22ns_22_1_1_U2   |myproject_mac_muladd_10s_20s_22ns_22_1_1   |  i0 * i1 + i2  |
    |myproject_mul_mul_10s_11s_18_1_1_U4           |myproject_mul_mul_10s_11s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_11s_21_1_1_U1           |myproject_mul_mul_10s_11s_21_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_18_1_1_U7           |myproject_mul_mul_10s_12s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_12s_18_1_1_U11          |myproject_mul_mul_10s_12s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_13s_18_1_1_U8           |myproject_mul_mul_10s_13s_18_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_20s_22_1_1_U6           |myproject_mul_mul_10s_20s_22_1_1           |     i0 * i1    |
    |myproject_mul_mul_10s_21s_22_1_1_U5           |myproject_mul_mul_10s_21s_22_1_1           |     i0 * i1    |
    +----------------------------------------------+-------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_10_fu_457_p2           |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_12_fu_752_p2           |     *    |      0|  0|  62|           5|          10|
    |mul_ln1192_14_fu_507_p2           |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_15_fu_513_p2           |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_9_fu_439_p2            |     *    |      0|  0|  62|          10|          10|
    |mul_ln1192_fu_203_p2              |     *    |      0|  0|  62|          10|          10|
    |r_V_13_fu_311_p2                  |     *    |      0|  0|  62|          10|          10|
    |r_V_4_fu_249_p2                   |     *    |      0|  0|  62|          10|          10|
    |r_V_8_fu_272_p2                   |     *    |      0|  0|  62|          10|          10|
    |add_ln1192_11_fu_821_p2           |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_12_fu_838_p2           |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_1_fu_591_p2            |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_2_fu_620_p2            |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_3_fu_633_p2            |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_5_fu_392_p2            |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_6_fu_683_p2            |     +    |      0|  0|  26|          26|          26|
    |add_ln1192_8_fu_471_p2            |     +    |      0|  0|  26|          22|          22|
    |add_ln1192_9_fu_766_p2            |     +    |      0|  0|  26|          22|          22|
    |ret_V_1_fu_732_p2                 |     +    |      0|  0|  26|          21|          26|
    |ret_V_2_fu_771_p2                 |     +    |      0|  0|  26|          16|          22|
    |ret_V_3_fu_878_p2                 |     +    |      0|  0|  26|          17|          22|
    |ret_V_5_fu_568_p2                 |     +    |      0|  0|  26|          20|          26|
    |ret_V_fu_656_p2                   |     +    |      0|  0|  26|          17|          22|
    |grp_fu_902_p2                     |     -    |      0|  0|  29|          22|          22|
    |r_V_16_fu_413_p2                  |     -    |      0|  0|  20|          13|          13|
    |r_V_17_fu_712_p2                  |     -    |      0|  0|  21|          14|          14|
    |r_V_20_fu_527_p2                  |     -    |      0|  0|  20|          13|          13|
    |ret_V_4_fu_549_p2                 |     -    |      0|  0|  33|          26|          26|
    |sub_ln1192_10_fu_808_p2           |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_11_fu_855_p2           |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_12_fu_872_p2           |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_13_fu_562_p2           |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_1_fu_603_p2            |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_2_fu_650_p2            |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_3_fu_379_p2            |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_4_fu_695_p2            |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_5_fu_726_p2            |     -    |      0|  0|  26|          26|          26|
    |sub_ln1192_7_fu_452_p2            |     -    |      0|  0|  29|          22|          22|
    |sub_ln1192_8_fu_498_p2            |     -    |      0|  0|  26|          22|          22|
    |sub_ln1192_9_fu_795_p2            |     -    |      0|  0|  29|           1|          22|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1369|         732|         786|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |add_ln1192_5_reg_1082            |   22|   0|   26|          4|
    |add_ln1192_reg_1062              |   22|   0|   22|          0|
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |mul_ln1192_13_reg_1102           |   18|   0|   18|          0|
    |mul_ln1192_14_reg_1107           |   18|   0|   18|          0|
    |mul_ln1192_15_reg_1112           |   18|   0|   18|          0|
    |mul_ln1192_2_reg_1072            |   18|   0|   18|          0|
    |mul_ln1192_3_reg_1077            |   18|   0|   18|          0|
    |mul_ln1192_6_reg_1087            |   18|   0|   18|          0|
    |mul_ln1192_7_reg_1092            |   18|   0|   18|          0|
    |mul_ln1192_reg_1006              |   18|   0|   18|          0|
    |p_Val2_5_reg_1011                |   10|   0|   10|          0|
    |p_Val2_5_reg_1011_pp0_iter1_reg  |   10|   0|   10|          0|
    |r_V_14_reg_1028                  |   10|   0|   11|          1|
    |r_V_14_reg_1028_pp0_iter1_reg    |   10|   0|   11|          1|
    |r_V_15_reg_1033                  |   21|   0|   21|          0|
    |r_V_4_reg_1038                   |   20|   0|   20|          0|
    |r_V_8_reg_1057                   |   20|   0|   20|          0|
    |sext_ln1118_1_reg_1000           |   18|   0|   18|          0|
    |sub_ln1192_8_reg_1097            |   22|   0|   22|          0|
    |tmp_1_reg_982                    |   10|   0|   10|          0|
    |tmp_1_reg_982_pp0_iter1_reg      |   10|   0|   10|          0|
    |tmp_2_reg_992                    |   10|   0|   10|          0|
    |tmp_2_reg_992_pp0_iter1_reg      |   10|   0|   10|          0|
    |tmp_4_reg_1022                   |   10|   0|   10|          0|
    |tmp_5_reg_1048                   |   10|   0|   10|          0|
    |tmp_5_reg_1048_pp0_iter1_reg     |   10|   0|   10|          0|
    |trunc_ln1192_1_reg_1043          |   18|   0|   18|          0|
    |trunc_ln1192_reg_1067            |   18|   0|   18|          0|
    |trunc_ln708_4_reg_1117           |   10|   0|   10|          0|
    |x_V_ap_vld_preg                  |    1|   0|    1|          0|
    |x_V_preg                         |  160|   0|  160|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  609|   0|  615|          6|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

