
{
    "pad_list": [{"name": "clk", "cell_name": "pad_clk_i", "index": 0, "localparam": "PAD_CLK", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["clk_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": 417.5, "layout_skip": null, "in_internal_signals": ["clk_in_x"], "out_internal_signals": ["clk_out_x"], "oe_internal_signals": ["clk_oe_x"], "io_interface": "clk_io", "pad_ring_io_interface": "    inout wire clk_io,", "pad_ring_ctrl_interface": "    output logic clk_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_clk_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(clk_o),\n   .pad_io(clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic clk_i,\n", "constant_driver_assign": "  assign clk_out_x = 1'b0;\n  assign clk_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic clk_in_x,clk_out_x,clk_oe_x;\n", "core_v_mini_mcu_bonding": "    .clk_i(clk_in_x),\n", "pad_ring_bonding_bonding": "    .clk_io(clk_i),\n    .clk_o(clk_in_x),", "x_heep_system_interface": "    inout wire clk_i,", "interface": "    inout wire clk_io,\n"}, {"name": "rst", "cell_name": "pad_rst_i", "index": 1, "localparam": "PAD_RST", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "rst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["rst_n"], "pad_type_drive": ["input"], "driven_manually": [true], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": true, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["rst_nin_x"], "out_internal_signals": ["rst_nout_x"], "oe_internal_signals": ["rst_noe_x"], "io_interface": "rst_nio", "pad_ring_io_interface": "    inout wire rst_nio,", "pad_ring_ctrl_interface": "    output logic rst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_rst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(rst_no),\n   .pad_io(rst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "", "constant_driver_assign": "  assign rst_nout_x = 1'b0;\n  assign rst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic rst_nin_x,rst_nout_x,rst_noe_x;\n", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "    .rst_nio(rst_ni),\n    .rst_no(rst_nin_x),", "x_heep_system_interface": "    inout wire rst_ni,", "interface": "    inout wire rst_io,\n"}, {"name": "pdm2pcm_clk", "cell_name": "pad_pdm2pcm_clk_i", "index": 2, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [{"name": "pdm2pcm_clk", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_19", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_19", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "gpio_19_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_19_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_19_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_", "gpio_19_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["pdm2pcm_clk_in_x", "gpio_19_in_x"], "out_internal_signals": ["pdm2pcm_clk_out_x", "gpio_19_out_x"], "oe_internal_signals": ["pdm2pcm_clk_oe_x", "gpio_19_oe_x"], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "    inout wire pdm2pcm_clk_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_pdm2pcm_clk_i ( \n   .pad_in_i(pdm2pcm_clk_i),\n   .pad_oe_i(pdm2pcm_clk_oe_i),\n   .pad_out_o(pdm2pcm_clk_o),\n   .pad_io(pdm2pcm_clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_oe_o,\n    output logic gpio_19_o,\n    input logic gpio_19_i,\n    output logic gpio_19_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_clk_in_x=1'b0;\n   gpio_19_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_CLK])\n    0: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_clk_out_x_muxed = gpio_19_out_x;\n      pdm2pcm_clk_oe_x_muxed = gpio_19_oe_x;\n      gpio_19_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_clk_in_x,pdm2pcm_clk_out_x,pdm2pcm_clk_oe_x;\n  logic gpio_19_in_x,gpio_19_out_x,gpio_19_oe_x;\n  logic pdm2pcm_clk_in_x_muxed,pdm2pcm_clk_out_x_muxed,pdm2pcm_clk_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_clk_i(pdm2pcm_clk_in_x),\n    .pdm2pcm_clk_o(pdm2pcm_clk_out_x),\n    .pdm2pcm_clk_oe_o(pdm2pcm_clk_oe_x),\n    .gpio_19_i(gpio_19_in_x),\n    .gpio_19_o(gpio_19_out_x),\n    .gpio_19_oe_o(gpio_19_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_clk_io(pdm2pcm_clk_io),\n    .pdm2pcm_clk_o(pdm2pcm_clk_in_x_muxed),\n    .pdm2pcm_clk_i(pdm2pcm_clk_out_x_muxed),\n    .pdm2pcm_clk_oe_i(pdm2pcm_clk_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_clk_io,", "interface": "    inout wire pdm2pcm_clk_io,\n"}, {"name": "boot_select", "cell_name": "pad_boot_select_i", "index": 3, "localparam": "PAD_BOOT_SELECT", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "boot_select_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["boot_select_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx90", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["boot_select_in_x"], "out_internal_signals": ["boot_select_out_x"], "oe_internal_signals": ["boot_select_oe_x"], "io_interface": "boot_select_io", "pad_ring_io_interface": "    inout wire boot_select_io,", "pad_ring_ctrl_interface": "    output logic boot_select_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_boot_select_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(boot_select_o),\n   .pad_io(boot_select_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic boot_select_i,\n", "constant_driver_assign": "  assign boot_select_out_x = 1'b0;\n  assign boot_select_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic boot_select_in_x,boot_select_out_x,boot_select_oe_x;\n", "core_v_mini_mcu_bonding": "    .boot_select_i(boot_select_in_x),\n", "pad_ring_bonding_bonding": "    .boot_select_io(boot_select_i),\n    .boot_select_o(boot_select_in_x),", "x_heep_system_interface": "    inout wire boot_select_i,", "interface": "    inout wire boot_select_io,\n"}, {"name": "jtag_tms", "cell_name": "pad_jtag_tms_i", "index": 4, "localparam": "PAD_JTAG_TMS", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tms_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tms_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_tms_in_x"], "out_internal_signals": ["jtag_tms_out_x"], "oe_internal_signals": ["jtag_tms_oe_x"], "io_interface": "jtag_tms_io", "pad_ring_io_interface": "    inout wire jtag_tms_io,", "pad_ring_ctrl_interface": "    output logic jtag_tms_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tms_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tms_o),\n   .pad_io(jtag_tms_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tms_i,\n", "constant_driver_assign": "  assign jtag_tms_out_x = 1'b0;\n  assign jtag_tms_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tms_in_x,jtag_tms_out_x,jtag_tms_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tms_i(jtag_tms_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tms_io(jtag_tms_i),\n    .jtag_tms_o(jtag_tms_in_x),", "x_heep_system_interface": "    inout wire jtag_tms_i,", "interface": "    inout wire jtag_tms_io,\n"}, {"name": "jtag_tdo", "cell_name": "pad_jtag_tdo_i", "index": 5, "localparam": "PAD_JTAG_TDO", "pad_type": "output", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tdo_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdo_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tdo_in_x"], "out_internal_signals": ["jtag_tdo_out_x"], "oe_internal_signals": ["jtag_tdo_oe_x"], "io_interface": "jtag_tdo_io", "pad_ring_io_interface": "    inout wire jtag_tdo_io,", "pad_ring_ctrl_interface": "    input logic jtag_tdo_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tdo_i ( \n   .pad_in_i(jtag_tdo_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(jtag_tdo_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic jtag_tdo_o,\n", "constant_driver_assign": "  assign jtag_tdo_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic jtag_tdo_in_x,jtag_tdo_out_x,jtag_tdo_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdo_o(jtag_tdo_out_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdo_io(jtag_tdo_o),\n    .jtag_tdo_i(jtag_tdo_out_x),", "x_heep_system_interface": "    inout wire jtag_tdo_o,", "interface": "    inout wire jtag_tdo_io,\n"}, {"name": "gpio_0", "cell_name": "pad_gpio_0_i", "index": 6, "localparam": "PAD_GPIO_0", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_0_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_0_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 17.5, "layout_skip": null, "in_internal_signals": ["gpio_0_in_x"], "out_internal_signals": ["gpio_0_out_x"], "oe_internal_signals": ["gpio_0_oe_x"], "io_interface": "gpio_0_io", "pad_ring_io_interface": "    inout wire gpio_0_io,", "pad_ring_ctrl_interface": "    input logic gpio_0_i,\n    output logic gpio_0_o,\n    input logic gpio_0_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_0_i ( \n   .pad_in_i(gpio_0_i),\n   .pad_oe_i(gpio_0_oe_i),\n   .pad_out_o(gpio_0_o),\n   .pad_io(gpio_0_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_0_o,\n    input logic gpio_0_i,\n    output logic gpio_0_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_0_in_x,gpio_0_out_x,gpio_0_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_0_i(gpio_0_in_x),\n    .gpio_0_o(gpio_0_out_x),\n    .gpio_0_oe_o(gpio_0_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_0_io(gpio_0_io),\n    .gpio_0_o(gpio_0_in_x),\n    .gpio_0_i(gpio_0_out_x),\n    .gpio_0_oe_i(gpio_0_oe_x),", "x_heep_system_interface": "    inout wire gpio_0_io,", "interface": "    inout wire gpio_0_io,\n"}, {"name": "gpio_1", "cell_name": "pad_gpio_1_i", "index": 7, "localparam": "PAD_GPIO_1", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_1_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_1_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_1_in_x"], "out_internal_signals": ["gpio_1_out_x"], "oe_internal_signals": ["gpio_1_oe_x"], "io_interface": "gpio_1_io", "pad_ring_io_interface": "    inout wire gpio_1_io,", "pad_ring_ctrl_interface": "    input logic gpio_1_i,\n    output logic gpio_1_o,\n    input logic gpio_1_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_1_i ( \n   .pad_in_i(gpio_1_i),\n   .pad_oe_i(gpio_1_oe_i),\n   .pad_out_o(gpio_1_o),\n   .pad_io(gpio_1_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_1_o,\n    input logic gpio_1_i,\n    output logic gpio_1_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_1_in_x,gpio_1_out_x,gpio_1_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_1_i(gpio_1_in_x),\n    .gpio_1_o(gpio_1_out_x),\n    .gpio_1_oe_o(gpio_1_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_1_io(gpio_1_io),\n    .gpio_1_o(gpio_1_in_x),\n    .gpio_1_i(gpio_1_out_x),\n    .gpio_1_oe_i(gpio_1_oe_x),", "x_heep_system_interface": "    inout wire gpio_1_io,", "interface": "    inout wire gpio_1_io,\n"}, {"name": "gpio_2", "cell_name": "pad_gpio_2_i", "index": 8, "localparam": "PAD_GPIO_2", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_2_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_2_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_2_in_x"], "out_internal_signals": ["gpio_2_out_x"], "oe_internal_signals": ["gpio_2_oe_x"], "io_interface": "gpio_2_io", "pad_ring_io_interface": "    inout wire gpio_2_io,", "pad_ring_ctrl_interface": "    input logic gpio_2_i,\n    output logic gpio_2_o,\n    input logic gpio_2_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_2_i ( \n   .pad_in_i(gpio_2_i),\n   .pad_oe_i(gpio_2_oe_i),\n   .pad_out_o(gpio_2_o),\n   .pad_io(gpio_2_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_2_o,\n    input logic gpio_2_i,\n    output logic gpio_2_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_2_in_x,gpio_2_out_x,gpio_2_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_2_i(gpio_2_in_x),\n    .gpio_2_o(gpio_2_out_x),\n    .gpio_2_oe_o(gpio_2_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_2_io(gpio_2_io),\n    .gpio_2_o(gpio_2_in_x),\n    .gpio_2_i(gpio_2_out_x),\n    .gpio_2_oe_i(gpio_2_oe_x),", "x_heep_system_interface": "    inout wire gpio_2_io,", "interface": "    inout wire gpio_2_io,\n"}, {"name": "gpio_3", "cell_name": "pad_gpio_3_i", "index": 9, "localparam": "PAD_GPIO_3", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_3_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_3_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_3_in_x"], "out_internal_signals": ["gpio_3_out_x"], "oe_internal_signals": ["gpio_3_oe_x"], "io_interface": "gpio_3_io", "pad_ring_io_interface": "    inout wire gpio_3_io,", "pad_ring_ctrl_interface": "    input logic gpio_3_i,\n    output logic gpio_3_o,\n    input logic gpio_3_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_3_i ( \n   .pad_in_i(gpio_3_i),\n   .pad_oe_i(gpio_3_oe_i),\n   .pad_out_o(gpio_3_o),\n   .pad_io(gpio_3_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_3_o,\n    input logic gpio_3_i,\n    output logic gpio_3_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_3_in_x,gpio_3_out_x,gpio_3_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_3_i(gpio_3_in_x),\n    .gpio_3_o(gpio_3_out_x),\n    .gpio_3_oe_o(gpio_3_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_3_io(gpio_3_io),\n    .gpio_3_o(gpio_3_in_x),\n    .gpio_3_i(gpio_3_out_x),\n    .gpio_3_oe_i(gpio_3_oe_x),", "x_heep_system_interface": "    inout wire gpio_3_io,", "interface": "    inout wire gpio_3_io,\n"}, {"name": "gpio_4", "cell_name": "pad_gpio_4_i", "index": 10, "localparam": "PAD_GPIO_4", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_4_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_4_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_4_in_x"], "out_internal_signals": ["gpio_4_out_x"], "oe_internal_signals": ["gpio_4_oe_x"], "io_interface": "gpio_4_io", "pad_ring_io_interface": "    inout wire gpio_4_io,", "pad_ring_ctrl_interface": "    input logic gpio_4_i,\n    output logic gpio_4_o,\n    input logic gpio_4_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_4_i ( \n   .pad_in_i(gpio_4_i),\n   .pad_oe_i(gpio_4_oe_i),\n   .pad_out_o(gpio_4_o),\n   .pad_io(gpio_4_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_4_o,\n    input logic gpio_4_i,\n    output logic gpio_4_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_4_in_x,gpio_4_out_x,gpio_4_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_4_i(gpio_4_in_x),\n    .gpio_4_o(gpio_4_out_x),\n    .gpio_4_oe_o(gpio_4_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_4_io(gpio_4_io),\n    .gpio_4_o(gpio_4_in_x),\n    .gpio_4_i(gpio_4_out_x),\n    .gpio_4_oe_i(gpio_4_oe_x),", "x_heep_system_interface": "    inout wire gpio_4_io,", "interface": "    inout wire gpio_4_io,\n"}, {"name": "gpio_5", "cell_name": "pad_gpio_5_i", "index": 11, "localparam": "PAD_GPIO_5", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_5_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_5_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_5_in_x"], "out_internal_signals": ["gpio_5_out_x"], "oe_internal_signals": ["gpio_5_oe_x"], "io_interface": "gpio_5_io", "pad_ring_io_interface": "    inout wire gpio_5_io,", "pad_ring_ctrl_interface": "    input logic gpio_5_i,\n    output logic gpio_5_o,\n    input logic gpio_5_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_5_i ( \n   .pad_in_i(gpio_5_i),\n   .pad_oe_i(gpio_5_oe_i),\n   .pad_out_o(gpio_5_o),\n   .pad_io(gpio_5_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_5_o,\n    input logic gpio_5_i,\n    output logic gpio_5_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_5_in_x,gpio_5_out_x,gpio_5_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_5_i(gpio_5_in_x),\n    .gpio_5_o(gpio_5_out_x),\n    .gpio_5_oe_o(gpio_5_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_5_io(gpio_5_io),\n    .gpio_5_o(gpio_5_in_x),\n    .gpio_5_i(gpio_5_out_x),\n    .gpio_5_oe_i(gpio_5_oe_x),", "x_heep_system_interface": "    inout wire gpio_5_io,", "interface": "    inout wire gpio_5_io,\n"}, {"name": "gpio_6", "cell_name": "pad_gpio_6_i", "index": 12, "localparam": "PAD_GPIO_6", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_6_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_6_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_6_in_x"], "out_internal_signals": ["gpio_6_out_x"], "oe_internal_signals": ["gpio_6_oe_x"], "io_interface": "gpio_6_io", "pad_ring_io_interface": "    inout wire gpio_6_io,", "pad_ring_ctrl_interface": "    input logic gpio_6_i,\n    output logic gpio_6_o,\n    input logic gpio_6_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_6_i ( \n   .pad_in_i(gpio_6_i),\n   .pad_oe_i(gpio_6_oe_i),\n   .pad_out_o(gpio_6_o),\n   .pad_io(gpio_6_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_6_o,\n    input logic gpio_6_i,\n    output logic gpio_6_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_6_in_x,gpio_6_out_x,gpio_6_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_6_i(gpio_6_in_x),\n    .gpio_6_o(gpio_6_out_x),\n    .gpio_6_oe_o(gpio_6_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_6_io(gpio_6_io),\n    .gpio_6_o(gpio_6_in_x),\n    .gpio_6_i(gpio_6_out_x),\n    .gpio_6_oe_i(gpio_6_oe_x),", "x_heep_system_interface": "    inout wire gpio_6_io,", "interface": "    inout wire gpio_6_io,\n"}, {"name": "gpio_7", "cell_name": "pad_gpio_7_i", "index": 13, "localparam": "PAD_GPIO_7", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_7_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_7_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_7_in_x"], "out_internal_signals": ["gpio_7_out_x"], "oe_internal_signals": ["gpio_7_oe_x"], "io_interface": "gpio_7_io", "pad_ring_io_interface": "    inout wire gpio_7_io,", "pad_ring_ctrl_interface": "    input logic gpio_7_i,\n    output logic gpio_7_o,\n    input logic gpio_7_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_7_i ( \n   .pad_in_i(gpio_7_i),\n   .pad_oe_i(gpio_7_oe_i),\n   .pad_out_o(gpio_7_o),\n   .pad_io(gpio_7_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_7_o,\n    input logic gpio_7_i,\n    output logic gpio_7_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_7_in_x,gpio_7_out_x,gpio_7_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_7_i(gpio_7_in_x),\n    .gpio_7_o(gpio_7_out_x),\n    .gpio_7_oe_o(gpio_7_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_7_io(gpio_7_io),\n    .gpio_7_o(gpio_7_in_x),\n    .gpio_7_i(gpio_7_out_x),\n    .gpio_7_oe_i(gpio_7_oe_x),", "x_heep_system_interface": "    inout wire gpio_7_io,", "interface": "    inout wire gpio_7_io,\n"}, {"name": "gpio_8", "cell_name": "pad_gpio_8_i", "index": 14, "localparam": "PAD_GPIO_8", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_8_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_8_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_8_in_x"], "out_internal_signals": ["gpio_8_out_x"], "oe_internal_signals": ["gpio_8_oe_x"], "io_interface": "gpio_8_io", "pad_ring_io_interface": "    inout wire gpio_8_io,", "pad_ring_ctrl_interface": "    input logic gpio_8_i,\n    output logic gpio_8_o,\n    input logic gpio_8_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_8_i ( \n   .pad_in_i(gpio_8_i),\n   .pad_oe_i(gpio_8_oe_i),\n   .pad_out_o(gpio_8_o),\n   .pad_io(gpio_8_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_8_o,\n    input logic gpio_8_i,\n    output logic gpio_8_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_8_in_x,gpio_8_out_x,gpio_8_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_8_i(gpio_8_in_x),\n    .gpio_8_o(gpio_8_out_x),\n    .gpio_8_oe_o(gpio_8_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_8_io(gpio_8_io),\n    .gpio_8_o(gpio_8_in_x),\n    .gpio_8_i(gpio_8_out_x),\n    .gpio_8_oe_i(gpio_8_oe_x),", "x_heep_system_interface": "    inout wire gpio_8_io,", "interface": "    inout wire gpio_8_io,\n"}, {"name": "gpio_9", "cell_name": "pad_gpio_9_i", "index": 15, "localparam": "PAD_GPIO_9", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_9_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_9_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_9_in_x"], "out_internal_signals": ["gpio_9_out_x"], "oe_internal_signals": ["gpio_9_oe_x"], "io_interface": "gpio_9_io", "pad_ring_io_interface": "    inout wire gpio_9_io,", "pad_ring_ctrl_interface": "    input logic gpio_9_i,\n    output logic gpio_9_o,\n    input logic gpio_9_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_9_i ( \n   .pad_in_i(gpio_9_i),\n   .pad_oe_i(gpio_9_oe_i),\n   .pad_out_o(gpio_9_o),\n   .pad_io(gpio_9_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_9_o,\n    input logic gpio_9_i,\n    output logic gpio_9_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_9_in_x,gpio_9_out_x,gpio_9_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_9_i(gpio_9_in_x),\n    .gpio_9_o(gpio_9_out_x),\n    .gpio_9_oe_o(gpio_9_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_9_io(gpio_9_io),\n    .gpio_9_o(gpio_9_in_x),\n    .gpio_9_i(gpio_9_out_x),\n    .gpio_9_oe_i(gpio_9_oe_x),", "x_heep_system_interface": "    inout wire gpio_9_io,", "interface": "    inout wire gpio_9_io,\n"}, {"name": "gpio_10", "cell_name": "pad_gpio_10_i", "index": 16, "localparam": "PAD_GPIO_10", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_10_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_10_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_10_in_x"], "out_internal_signals": ["gpio_10_out_x"], "oe_internal_signals": ["gpio_10_oe_x"], "io_interface": "gpio_10_io", "pad_ring_io_interface": "    inout wire gpio_10_io,", "pad_ring_ctrl_interface": "    input logic gpio_10_i,\n    output logic gpio_10_o,\n    input logic gpio_10_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_10_i ( \n   .pad_in_i(gpio_10_i),\n   .pad_oe_i(gpio_10_oe_i),\n   .pad_out_o(gpio_10_o),\n   .pad_io(gpio_10_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_10_o,\n    input logic gpio_10_i,\n    output logic gpio_10_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_10_in_x,gpio_10_out_x,gpio_10_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_10_i(gpio_10_in_x),\n    .gpio_10_o(gpio_10_out_x),\n    .gpio_10_oe_o(gpio_10_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_10_io(gpio_10_io),\n    .gpio_10_o(gpio_10_in_x),\n    .gpio_10_i(gpio_10_out_x),\n    .gpio_10_oe_i(gpio_10_oe_x),", "x_heep_system_interface": "    inout wire gpio_10_io,", "interface": "    inout wire gpio_10_io,\n"}, {"name": "gpio_11", "cell_name": "pad_gpio_11_i", "index": 17, "localparam": "PAD_GPIO_11", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_11_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_11_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_11_in_x"], "out_internal_signals": ["gpio_11_out_x"], "oe_internal_signals": ["gpio_11_oe_x"], "io_interface": "gpio_11_io", "pad_ring_io_interface": "    inout wire gpio_11_io,", "pad_ring_ctrl_interface": "    input logic gpio_11_i,\n    output logic gpio_11_o,\n    input logic gpio_11_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_11_i ( \n   .pad_in_i(gpio_11_i),\n   .pad_oe_i(gpio_11_oe_i),\n   .pad_out_o(gpio_11_o),\n   .pad_io(gpio_11_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_11_o,\n    input logic gpio_11_i,\n    output logic gpio_11_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_11_in_x,gpio_11_out_x,gpio_11_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_11_i(gpio_11_in_x),\n    .gpio_11_o(gpio_11_out_x),\n    .gpio_11_oe_o(gpio_11_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_11_io(gpio_11_io),\n    .gpio_11_o(gpio_11_in_x),\n    .gpio_11_i(gpio_11_out_x),\n    .gpio_11_oe_i(gpio_11_oe_x),", "x_heep_system_interface": "    inout wire gpio_11_io,", "interface": "    inout wire gpio_11_io,\n"}, {"name": "gpio_12", "cell_name": "pad_gpio_12_i", "index": 18, "localparam": "PAD_GPIO_12", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_12_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_12_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_12_in_x"], "out_internal_signals": ["gpio_12_out_x"], "oe_internal_signals": ["gpio_12_oe_x"], "io_interface": "gpio_12_io", "pad_ring_io_interface": "    inout wire gpio_12_io,", "pad_ring_ctrl_interface": "    input logic gpio_12_i,\n    output logic gpio_12_o,\n    input logic gpio_12_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_12_i ( \n   .pad_in_i(gpio_12_i),\n   .pad_oe_i(gpio_12_oe_i),\n   .pad_out_o(gpio_12_o),\n   .pad_io(gpio_12_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_12_o,\n    input logic gpio_12_i,\n    output logic gpio_12_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_12_in_x,gpio_12_out_x,gpio_12_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_12_i(gpio_12_in_x),\n    .gpio_12_o(gpio_12_out_x),\n    .gpio_12_oe_o(gpio_12_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_12_io(gpio_12_io),\n    .gpio_12_o(gpio_12_in_x),\n    .gpio_12_i(gpio_12_out_x),\n    .gpio_12_oe_i(gpio_12_oe_x),", "x_heep_system_interface": "    inout wire gpio_12_io,", "interface": "    inout wire gpio_12_io,\n"}, {"name": "gpio_13", "cell_name": "pad_gpio_13_i", "index": 19, "localparam": "PAD_GPIO_13", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_13_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_13_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_13_in_x"], "out_internal_signals": ["gpio_13_out_x"], "oe_internal_signals": ["gpio_13_oe_x"], "io_interface": "gpio_13_io", "pad_ring_io_interface": "    inout wire gpio_13_io,", "pad_ring_ctrl_interface": "    input logic gpio_13_i,\n    output logic gpio_13_o,\n    input logic gpio_13_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_13_i ( \n   .pad_in_i(gpio_13_i),\n   .pad_oe_i(gpio_13_oe_i),\n   .pad_out_o(gpio_13_o),\n   .pad_io(gpio_13_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_13_o,\n    input logic gpio_13_i,\n    output logic gpio_13_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_13_in_x,gpio_13_out_x,gpio_13_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_13_i(gpio_13_in_x),\n    .gpio_13_o(gpio_13_out_x),\n    .gpio_13_oe_o(gpio_13_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_13_io(gpio_13_io),\n    .gpio_13_o(gpio_13_in_x),\n    .gpio_13_i(gpio_13_out_x),\n    .gpio_13_oe_i(gpio_13_oe_x),", "x_heep_system_interface": "    inout wire gpio_13_io,", "interface": "    inout wire gpio_13_io,\n"}, {"name": "execute_from_flash", "cell_name": "pad_execute_from_flash_i", "index": 20, "localparam": "PAD_EXECUTE_FROM_FLASH", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "execute_from_flash_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["execute_from_flash_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": 802.5, "layout_skip": null, "in_internal_signals": ["execute_from_flash_in_x"], "out_internal_signals": ["execute_from_flash_out_x"], "oe_internal_signals": ["execute_from_flash_oe_x"], "io_interface": "execute_from_flash_io", "pad_ring_io_interface": "    inout wire execute_from_flash_io,", "pad_ring_ctrl_interface": "    output logic execute_from_flash_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_execute_from_flash_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(execute_from_flash_o),\n   .pad_io(execute_from_flash_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic execute_from_flash_i,\n", "constant_driver_assign": "  assign execute_from_flash_out_x = 1'b0;\n  assign execute_from_flash_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic execute_from_flash_in_x,execute_from_flash_out_x,execute_from_flash_oe_x;\n", "core_v_mini_mcu_bonding": "    .execute_from_flash_i(execute_from_flash_in_x),\n", "pad_ring_bonding_bonding": "    .execute_from_flash_io(execute_from_flash_i),\n    .execute_from_flash_o(execute_from_flash_in_x),", "x_heep_system_interface": "    inout wire execute_from_flash_i,", "interface": "    inout wire execute_from_flash_io,\n"}, {"name": "jtag_tck", "cell_name": "pad_jtag_tck_i", "index": 21, "localparam": "PAD_JTAG_TCK", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_tck_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tck_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tck_in_x"], "out_internal_signals": ["jtag_tck_out_x"], "oe_internal_signals": ["jtag_tck_oe_x"], "io_interface": "jtag_tck_io", "pad_ring_io_interface": "    inout wire jtag_tck_io,", "pad_ring_ctrl_interface": "    output logic jtag_tck_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_tck_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tck_o),\n   .pad_io(jtag_tck_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tck_i,\n", "constant_driver_assign": "  assign jtag_tck_out_x = 1'b0;\n  assign jtag_tck_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tck_in_x,jtag_tck_out_x,jtag_tck_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tck_i(jtag_tck_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tck_io(jtag_tck_i),\n    .jtag_tck_o(jtag_tck_in_x),", "x_heep_system_interface": "    inout wire jtag_tck_i,", "interface": "    inout wire jtag_tck_io,\n"}, {"name": "jtag_trst", "cell_name": "pad_jtag_trst_i", "index": 22, "localparam": "PAD_JTAG_TRST", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_trst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_trst_n"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_trst_nin_x"], "out_internal_signals": ["jtag_trst_nout_x"], "oe_internal_signals": ["jtag_trst_noe_x"], "io_interface": "jtag_trst_nio", "pad_ring_io_interface": "    inout wire jtag_trst_nio,", "pad_ring_ctrl_interface": "    output logic jtag_trst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_trst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_trst_no),\n   .pad_io(jtag_trst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_trst_ni,\n", "constant_driver_assign": "  assign jtag_trst_nout_x = 1'b0;\n  assign jtag_trst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_trst_nin_x,jtag_trst_nout_x,jtag_trst_noe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_trst_ni(jtag_trst_nin_x),\n", "pad_ring_bonding_bonding": "    .jtag_trst_nio(jtag_trst_ni),\n    .jtag_trst_no(jtag_trst_nin_x),", "x_heep_system_interface": "    inout wire jtag_trst_ni,", "interface": "    inout wire jtag_trst_io,\n"}, {"name": "jtag_tdi", "cell_name": "pad_jtag_tdi_i", "index": 23, "localparam": "PAD_JTAG_TDI", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "jtag_tdi_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdi_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 705.0, "layout_skip": null, "in_internal_signals": ["jtag_tdi_in_x"], "out_internal_signals": ["jtag_tdi_out_x"], "oe_internal_signals": ["jtag_tdi_oe_x"], "io_interface": "jtag_tdi_io", "pad_ring_io_interface": "    inout wire jtag_tdi_io,", "pad_ring_ctrl_interface": "    output logic jtag_tdi_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_jtag_tdi_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tdi_o),\n   .pad_io(jtag_tdi_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tdi_i,\n", "constant_driver_assign": "  assign jtag_tdi_out_x = 1'b0;\n  assign jtag_tdi_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tdi_in_x,jtag_tdi_out_x,jtag_tdi_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdi_i(jtag_tdi_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdi_io(jtag_tdi_i),\n    .jtag_tdi_o(jtag_tdi_in_x),", "x_heep_system_interface": "    inout wire jtag_tdi_i,", "interface": "    inout wire jtag_tdi_io,\n"}, {"name": "uart_rx", "cell_name": "pad_uart_rx_i", "index": 24, "localparam": "PAD_UART_RX", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_rx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_rx_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r0", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["uart_rx_in_x"], "out_internal_signals": ["uart_rx_out_x"], "oe_internal_signals": ["uart_rx_oe_x"], "io_interface": "uart_rx_io", "pad_ring_io_interface": "    inout wire uart_rx_io,", "pad_ring_ctrl_interface": "    output logic uart_rx_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_rx_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(uart_rx_o),\n   .pad_io(uart_rx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic uart_rx_i,\n", "constant_driver_assign": "  assign uart_rx_out_x = 1'b0;\n  assign uart_rx_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic uart_rx_in_x,uart_rx_out_x,uart_rx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_rx_i(uart_rx_in_x),\n", "pad_ring_bonding_bonding": "    .uart_rx_io(uart_rx_i),\n    .uart_rx_o(uart_rx_in_x),", "x_heep_system_interface": "    inout wire uart_rx_i,", "interface": "    inout wire uart_rx_io,\n"}, {"name": "uart_tx", "cell_name": "pad_uart_tx_i", "index": 25, "localparam": "PAD_UART_TX", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_tx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_tx_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r0", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["uart_tx_in_x"], "out_internal_signals": ["uart_tx_out_x"], "oe_internal_signals": ["uart_tx_oe_x"], "io_interface": "uart_tx_io", "pad_ring_io_interface": "    inout wire uart_tx_io,", "pad_ring_ctrl_interface": "    input logic uart_tx_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_tx_i ( \n   .pad_in_i(uart_tx_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(uart_tx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic uart_tx_o,\n", "constant_driver_assign": "  assign uart_tx_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic uart_tx_in_x,uart_tx_out_x,uart_tx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_tx_o(uart_tx_out_x),\n", "pad_ring_bonding_bonding": "    .uart_tx_io(uart_tx_o),\n    .uart_tx_i(uart_tx_out_x),", "x_heep_system_interface": "    inout wire uart_tx_o,", "interface": "    inout wire uart_tx_io,\n"}, {"name": "exit_valid", "cell_name": "pad_exit_valid_i", "index": 26, "localparam": "PAD_EXIT_VALID", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "exit_valid_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["exit_valid_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "r0", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["exit_valid_in_x"], "out_internal_signals": ["exit_valid_out_x"], "oe_internal_signals": ["exit_valid_oe_x"], "io_interface": "exit_valid_io", "pad_ring_io_interface": "    inout wire exit_valid_io,", "pad_ring_ctrl_interface": "    input logic exit_valid_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_exit_valid_i ( \n   .pad_in_i(exit_valid_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(exit_valid_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic exit_valid_o,\n", "constant_driver_assign": "  assign exit_valid_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic exit_valid_in_x,exit_valid_out_x,exit_valid_oe_x;\n", "core_v_mini_mcu_bonding": "    .exit_valid_o(exit_valid_out_x),\n", "pad_ring_bonding_bonding": "    .exit_valid_io(exit_valid_o),\n    .exit_valid_i(exit_valid_out_x),", "x_heep_system_interface": "    inout wire exit_valid_o,", "interface": "    inout wire exit_valid_io,\n"}, {"name": "pdm2pcm_pdm", "cell_name": "pad_pdm2pcm_pdm_i", "index": 27, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [{"name": "pdm2pcm_pdm", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_18", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_18", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "gpio_18_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_18_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_18_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_", "gpio_18_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 47.5, "in_internal_signals": ["pdm2pcm_pdm_in_x", "gpio_18_in_x"], "out_internal_signals": ["pdm2pcm_pdm_out_x", "gpio_18_out_x"], "oe_internal_signals": ["pdm2pcm_pdm_oe_x", "gpio_18_oe_x"], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "    inout wire pdm2pcm_pdm_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_pdm2pcm_pdm_i ( \n   .pad_in_i(pdm2pcm_pdm_i),\n   .pad_oe_i(pdm2pcm_pdm_oe_i),\n   .pad_out_o(pdm2pcm_pdm_o),\n   .pad_io(pdm2pcm_pdm_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_oe_o,\n    output logic gpio_18_o,\n    input logic gpio_18_i,\n    output logic gpio_18_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_pdm_in_x=1'b0;\n   gpio_18_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_PDM])\n    0: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_pdm_out_x_muxed = gpio_18_out_x;\n      pdm2pcm_pdm_oe_x_muxed = gpio_18_oe_x;\n      gpio_18_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_pdm_in_x,pdm2pcm_pdm_out_x,pdm2pcm_pdm_oe_x;\n  logic gpio_18_in_x,gpio_18_out_x,gpio_18_oe_x;\n  logic pdm2pcm_pdm_in_x_muxed,pdm2pcm_pdm_out_x_muxed,pdm2pcm_pdm_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_pdm_i(pdm2pcm_pdm_in_x),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_out_x),\n    .pdm2pcm_pdm_oe_o(pdm2pcm_pdm_oe_x),\n    .gpio_18_i(gpio_18_in_x),\n    .gpio_18_o(gpio_18_out_x),\n    .gpio_18_oe_o(gpio_18_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_pdm_io(pdm2pcm_pdm_io),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_in_x_muxed),\n    .pdm2pcm_pdm_i(pdm2pcm_pdm_out_x_muxed),\n    .pdm2pcm_pdm_oe_i(pdm2pcm_pdm_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_pdm_io", "interface": "    inout wire pdm2pcm_pdm_io,\n"}],
    "external_pad_list": [],
    "total_pad_list": [{"name": "clk", "cell_name": "pad_clk_i", "index": 0, "localparam": "PAD_CLK", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["clk_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": 417.5, "layout_skip": null, "in_internal_signals": ["clk_in_x"], "out_internal_signals": ["clk_out_x"], "oe_internal_signals": ["clk_oe_x"], "io_interface": "clk_io", "pad_ring_io_interface": "    inout wire clk_io,", "pad_ring_ctrl_interface": "    output logic clk_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_clk_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(clk_o),\n   .pad_io(clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic clk_i,\n", "constant_driver_assign": "  assign clk_out_x = 1'b0;\n  assign clk_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic clk_in_x,clk_out_x,clk_oe_x;\n", "core_v_mini_mcu_bonding": "    .clk_i(clk_in_x),\n", "pad_ring_bonding_bonding": "    .clk_io(clk_i),\n    .clk_o(clk_in_x),", "x_heep_system_interface": "    inout wire clk_i,", "interface": "    inout wire clk_io,\n"}, {"name": "rst", "cell_name": "pad_rst_i", "index": 1, "localparam": "PAD_RST", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "rst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["rst_n"], "pad_type_drive": ["input"], "driven_manually": [true], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": true, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["rst_nin_x"], "out_internal_signals": ["rst_nout_x"], "oe_internal_signals": ["rst_noe_x"], "io_interface": "rst_nio", "pad_ring_io_interface": "    inout wire rst_nio,", "pad_ring_ctrl_interface": "    output logic rst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_rst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(rst_no),\n   .pad_io(rst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "", "constant_driver_assign": "  assign rst_nout_x = 1'b0;\n  assign rst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic rst_nin_x,rst_nout_x,rst_noe_x;\n", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "    .rst_nio(rst_ni),\n    .rst_no(rst_nin_x),", "x_heep_system_interface": "    inout wire rst_ni,", "interface": "    inout wire rst_io,\n"}, {"name": "pdm2pcm_clk", "cell_name": "pad_pdm2pcm_clk_i", "index": 2, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [{"name": "pdm2pcm_clk", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_19", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_19", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "gpio_19_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_19_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_19_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_", "gpio_19_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["pdm2pcm_clk_in_x", "gpio_19_in_x"], "out_internal_signals": ["pdm2pcm_clk_out_x", "gpio_19_out_x"], "oe_internal_signals": ["pdm2pcm_clk_oe_x", "gpio_19_oe_x"], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "    inout wire pdm2pcm_clk_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_pdm2pcm_clk_i ( \n   .pad_in_i(pdm2pcm_clk_i),\n   .pad_oe_i(pdm2pcm_clk_oe_i),\n   .pad_out_o(pdm2pcm_clk_o),\n   .pad_io(pdm2pcm_clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_oe_o,\n    output logic gpio_19_o,\n    input logic gpio_19_i,\n    output logic gpio_19_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_clk_in_x=1'b0;\n   gpio_19_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_CLK])\n    0: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_clk_out_x_muxed = gpio_19_out_x;\n      pdm2pcm_clk_oe_x_muxed = gpio_19_oe_x;\n      gpio_19_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_clk_in_x,pdm2pcm_clk_out_x,pdm2pcm_clk_oe_x;\n  logic gpio_19_in_x,gpio_19_out_x,gpio_19_oe_x;\n  logic pdm2pcm_clk_in_x_muxed,pdm2pcm_clk_out_x_muxed,pdm2pcm_clk_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_clk_i(pdm2pcm_clk_in_x),\n    .pdm2pcm_clk_o(pdm2pcm_clk_out_x),\n    .pdm2pcm_clk_oe_o(pdm2pcm_clk_oe_x),\n    .gpio_19_i(gpio_19_in_x),\n    .gpio_19_o(gpio_19_out_x),\n    .gpio_19_oe_o(gpio_19_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_clk_io(pdm2pcm_clk_io),\n    .pdm2pcm_clk_o(pdm2pcm_clk_in_x_muxed),\n    .pdm2pcm_clk_i(pdm2pcm_clk_out_x_muxed),\n    .pdm2pcm_clk_oe_i(pdm2pcm_clk_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_clk_io,", "interface": "    inout wire pdm2pcm_clk_io,\n"}, {"name": "boot_select", "cell_name": "pad_boot_select_i", "index": 3, "localparam": "PAD_BOOT_SELECT", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "boot_select_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["boot_select_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx90", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["boot_select_in_x"], "out_internal_signals": ["boot_select_out_x"], "oe_internal_signals": ["boot_select_oe_x"], "io_interface": "boot_select_io", "pad_ring_io_interface": "    inout wire boot_select_io,", "pad_ring_ctrl_interface": "    output logic boot_select_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_boot_select_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(boot_select_o),\n   .pad_io(boot_select_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic boot_select_i,\n", "constant_driver_assign": "  assign boot_select_out_x = 1'b0;\n  assign boot_select_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic boot_select_in_x,boot_select_out_x,boot_select_oe_x;\n", "core_v_mini_mcu_bonding": "    .boot_select_i(boot_select_in_x),\n", "pad_ring_bonding_bonding": "    .boot_select_io(boot_select_i),\n    .boot_select_o(boot_select_in_x),", "x_heep_system_interface": "    inout wire boot_select_i,", "interface": "    inout wire boot_select_io,\n"}, {"name": "jtag_tms", "cell_name": "pad_jtag_tms_i", "index": 4, "localparam": "PAD_JTAG_TMS", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tms_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tms_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_tms_in_x"], "out_internal_signals": ["jtag_tms_out_x"], "oe_internal_signals": ["jtag_tms_oe_x"], "io_interface": "jtag_tms_io", "pad_ring_io_interface": "    inout wire jtag_tms_io,", "pad_ring_ctrl_interface": "    output logic jtag_tms_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tms_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tms_o),\n   .pad_io(jtag_tms_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tms_i,\n", "constant_driver_assign": "  assign jtag_tms_out_x = 1'b0;\n  assign jtag_tms_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tms_in_x,jtag_tms_out_x,jtag_tms_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tms_i(jtag_tms_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tms_io(jtag_tms_i),\n    .jtag_tms_o(jtag_tms_in_x),", "x_heep_system_interface": "    inout wire jtag_tms_i,", "interface": "    inout wire jtag_tms_io,\n"}, {"name": "jtag_tdo", "cell_name": "pad_jtag_tdo_i", "index": 5, "localparam": "PAD_JTAG_TDO", "pad_type": "output", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tdo_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdo_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tdo_in_x"], "out_internal_signals": ["jtag_tdo_out_x"], "oe_internal_signals": ["jtag_tdo_oe_x"], "io_interface": "jtag_tdo_io", "pad_ring_io_interface": "    inout wire jtag_tdo_io,", "pad_ring_ctrl_interface": "    input logic jtag_tdo_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tdo_i ( \n   .pad_in_i(jtag_tdo_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(jtag_tdo_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic jtag_tdo_o,\n", "constant_driver_assign": "  assign jtag_tdo_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic jtag_tdo_in_x,jtag_tdo_out_x,jtag_tdo_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdo_o(jtag_tdo_out_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdo_io(jtag_tdo_o),\n    .jtag_tdo_i(jtag_tdo_out_x),", "x_heep_system_interface": "    inout wire jtag_tdo_o,", "interface": "    inout wire jtag_tdo_io,\n"}, {"name": "gpio_0", "cell_name": "pad_gpio_0_i", "index": 6, "localparam": "PAD_GPIO_0", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_0_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_0_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 17.5, "layout_skip": null, "in_internal_signals": ["gpio_0_in_x"], "out_internal_signals": ["gpio_0_out_x"], "oe_internal_signals": ["gpio_0_oe_x"], "io_interface": "gpio_0_io", "pad_ring_io_interface": "    inout wire gpio_0_io,", "pad_ring_ctrl_interface": "    input logic gpio_0_i,\n    output logic gpio_0_o,\n    input logic gpio_0_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_0_i ( \n   .pad_in_i(gpio_0_i),\n   .pad_oe_i(gpio_0_oe_i),\n   .pad_out_o(gpio_0_o),\n   .pad_io(gpio_0_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_0_o,\n    input logic gpio_0_i,\n    output logic gpio_0_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_0_in_x,gpio_0_out_x,gpio_0_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_0_i(gpio_0_in_x),\n    .gpio_0_o(gpio_0_out_x),\n    .gpio_0_oe_o(gpio_0_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_0_io(gpio_0_io),\n    .gpio_0_o(gpio_0_in_x),\n    .gpio_0_i(gpio_0_out_x),\n    .gpio_0_oe_i(gpio_0_oe_x),", "x_heep_system_interface": "    inout wire gpio_0_io,", "interface": "    inout wire gpio_0_io,\n"}, {"name": "gpio_1", "cell_name": "pad_gpio_1_i", "index": 7, "localparam": "PAD_GPIO_1", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_1_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_1_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_1_in_x"], "out_internal_signals": ["gpio_1_out_x"], "oe_internal_signals": ["gpio_1_oe_x"], "io_interface": "gpio_1_io", "pad_ring_io_interface": "    inout wire gpio_1_io,", "pad_ring_ctrl_interface": "    input logic gpio_1_i,\n    output logic gpio_1_o,\n    input logic gpio_1_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_1_i ( \n   .pad_in_i(gpio_1_i),\n   .pad_oe_i(gpio_1_oe_i),\n   .pad_out_o(gpio_1_o),\n   .pad_io(gpio_1_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_1_o,\n    input logic gpio_1_i,\n    output logic gpio_1_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_1_in_x,gpio_1_out_x,gpio_1_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_1_i(gpio_1_in_x),\n    .gpio_1_o(gpio_1_out_x),\n    .gpio_1_oe_o(gpio_1_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_1_io(gpio_1_io),\n    .gpio_1_o(gpio_1_in_x),\n    .gpio_1_i(gpio_1_out_x),\n    .gpio_1_oe_i(gpio_1_oe_x),", "x_heep_system_interface": "    inout wire gpio_1_io,", "interface": "    inout wire gpio_1_io,\n"}, {"name": "gpio_2", "cell_name": "pad_gpio_2_i", "index": 8, "localparam": "PAD_GPIO_2", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_2_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_2_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_2_in_x"], "out_internal_signals": ["gpio_2_out_x"], "oe_internal_signals": ["gpio_2_oe_x"], "io_interface": "gpio_2_io", "pad_ring_io_interface": "    inout wire gpio_2_io,", "pad_ring_ctrl_interface": "    input logic gpio_2_i,\n    output logic gpio_2_o,\n    input logic gpio_2_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_2_i ( \n   .pad_in_i(gpio_2_i),\n   .pad_oe_i(gpio_2_oe_i),\n   .pad_out_o(gpio_2_o),\n   .pad_io(gpio_2_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_2_o,\n    input logic gpio_2_i,\n    output logic gpio_2_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_2_in_x,gpio_2_out_x,gpio_2_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_2_i(gpio_2_in_x),\n    .gpio_2_o(gpio_2_out_x),\n    .gpio_2_oe_o(gpio_2_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_2_io(gpio_2_io),\n    .gpio_2_o(gpio_2_in_x),\n    .gpio_2_i(gpio_2_out_x),\n    .gpio_2_oe_i(gpio_2_oe_x),", "x_heep_system_interface": "    inout wire gpio_2_io,", "interface": "    inout wire gpio_2_io,\n"}, {"name": "gpio_3", "cell_name": "pad_gpio_3_i", "index": 9, "localparam": "PAD_GPIO_3", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_3_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_3_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_3_in_x"], "out_internal_signals": ["gpio_3_out_x"], "oe_internal_signals": ["gpio_3_oe_x"], "io_interface": "gpio_3_io", "pad_ring_io_interface": "    inout wire gpio_3_io,", "pad_ring_ctrl_interface": "    input logic gpio_3_i,\n    output logic gpio_3_o,\n    input logic gpio_3_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_3_i ( \n   .pad_in_i(gpio_3_i),\n   .pad_oe_i(gpio_3_oe_i),\n   .pad_out_o(gpio_3_o),\n   .pad_io(gpio_3_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_3_o,\n    input logic gpio_3_i,\n    output logic gpio_3_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_3_in_x,gpio_3_out_x,gpio_3_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_3_i(gpio_3_in_x),\n    .gpio_3_o(gpio_3_out_x),\n    .gpio_3_oe_o(gpio_3_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_3_io(gpio_3_io),\n    .gpio_3_o(gpio_3_in_x),\n    .gpio_3_i(gpio_3_out_x),\n    .gpio_3_oe_i(gpio_3_oe_x),", "x_heep_system_interface": "    inout wire gpio_3_io,", "interface": "    inout wire gpio_3_io,\n"}, {"name": "gpio_4", "cell_name": "pad_gpio_4_i", "index": 10, "localparam": "PAD_GPIO_4", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_4_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_4_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_4_in_x"], "out_internal_signals": ["gpio_4_out_x"], "oe_internal_signals": ["gpio_4_oe_x"], "io_interface": "gpio_4_io", "pad_ring_io_interface": "    inout wire gpio_4_io,", "pad_ring_ctrl_interface": "    input logic gpio_4_i,\n    output logic gpio_4_o,\n    input logic gpio_4_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_4_i ( \n   .pad_in_i(gpio_4_i),\n   .pad_oe_i(gpio_4_oe_i),\n   .pad_out_o(gpio_4_o),\n   .pad_io(gpio_4_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_4_o,\n    input logic gpio_4_i,\n    output logic gpio_4_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_4_in_x,gpio_4_out_x,gpio_4_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_4_i(gpio_4_in_x),\n    .gpio_4_o(gpio_4_out_x),\n    .gpio_4_oe_o(gpio_4_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_4_io(gpio_4_io),\n    .gpio_4_o(gpio_4_in_x),\n    .gpio_4_i(gpio_4_out_x),\n    .gpio_4_oe_i(gpio_4_oe_x),", "x_heep_system_interface": "    inout wire gpio_4_io,", "interface": "    inout wire gpio_4_io,\n"}, {"name": "gpio_5", "cell_name": "pad_gpio_5_i", "index": 11, "localparam": "PAD_GPIO_5", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_5_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_5_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_5_in_x"], "out_internal_signals": ["gpio_5_out_x"], "oe_internal_signals": ["gpio_5_oe_x"], "io_interface": "gpio_5_io", "pad_ring_io_interface": "    inout wire gpio_5_io,", "pad_ring_ctrl_interface": "    input logic gpio_5_i,\n    output logic gpio_5_o,\n    input logic gpio_5_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_5_i ( \n   .pad_in_i(gpio_5_i),\n   .pad_oe_i(gpio_5_oe_i),\n   .pad_out_o(gpio_5_o),\n   .pad_io(gpio_5_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_5_o,\n    input logic gpio_5_i,\n    output logic gpio_5_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_5_in_x,gpio_5_out_x,gpio_5_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_5_i(gpio_5_in_x),\n    .gpio_5_o(gpio_5_out_x),\n    .gpio_5_oe_o(gpio_5_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_5_io(gpio_5_io),\n    .gpio_5_o(gpio_5_in_x),\n    .gpio_5_i(gpio_5_out_x),\n    .gpio_5_oe_i(gpio_5_oe_x),", "x_heep_system_interface": "    inout wire gpio_5_io,", "interface": "    inout wire gpio_5_io,\n"}, {"name": "gpio_6", "cell_name": "pad_gpio_6_i", "index": 12, "localparam": "PAD_GPIO_6", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_6_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_6_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_6_in_x"], "out_internal_signals": ["gpio_6_out_x"], "oe_internal_signals": ["gpio_6_oe_x"], "io_interface": "gpio_6_io", "pad_ring_io_interface": "    inout wire gpio_6_io,", "pad_ring_ctrl_interface": "    input logic gpio_6_i,\n    output logic gpio_6_o,\n    input logic gpio_6_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_6_i ( \n   .pad_in_i(gpio_6_i),\n   .pad_oe_i(gpio_6_oe_i),\n   .pad_out_o(gpio_6_o),\n   .pad_io(gpio_6_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_6_o,\n    input logic gpio_6_i,\n    output logic gpio_6_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_6_in_x,gpio_6_out_x,gpio_6_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_6_i(gpio_6_in_x),\n    .gpio_6_o(gpio_6_out_x),\n    .gpio_6_oe_o(gpio_6_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_6_io(gpio_6_io),\n    .gpio_6_o(gpio_6_in_x),\n    .gpio_6_i(gpio_6_out_x),\n    .gpio_6_oe_i(gpio_6_oe_x),", "x_heep_system_interface": "    inout wire gpio_6_io,", "interface": "    inout wire gpio_6_io,\n"}, {"name": "gpio_7", "cell_name": "pad_gpio_7_i", "index": 13, "localparam": "PAD_GPIO_7", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_7_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_7_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_7_in_x"], "out_internal_signals": ["gpio_7_out_x"], "oe_internal_signals": ["gpio_7_oe_x"], "io_interface": "gpio_7_io", "pad_ring_io_interface": "    inout wire gpio_7_io,", "pad_ring_ctrl_interface": "    input logic gpio_7_i,\n    output logic gpio_7_o,\n    input logic gpio_7_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_7_i ( \n   .pad_in_i(gpio_7_i),\n   .pad_oe_i(gpio_7_oe_i),\n   .pad_out_o(gpio_7_o),\n   .pad_io(gpio_7_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_7_o,\n    input logic gpio_7_i,\n    output logic gpio_7_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_7_in_x,gpio_7_out_x,gpio_7_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_7_i(gpio_7_in_x),\n    .gpio_7_o(gpio_7_out_x),\n    .gpio_7_oe_o(gpio_7_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_7_io(gpio_7_io),\n    .gpio_7_o(gpio_7_in_x),\n    .gpio_7_i(gpio_7_out_x),\n    .gpio_7_oe_i(gpio_7_oe_x),", "x_heep_system_interface": "    inout wire gpio_7_io,", "interface": "    inout wire gpio_7_io,\n"}, {"name": "gpio_8", "cell_name": "pad_gpio_8_i", "index": 14, "localparam": "PAD_GPIO_8", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_8_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_8_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_8_in_x"], "out_internal_signals": ["gpio_8_out_x"], "oe_internal_signals": ["gpio_8_oe_x"], "io_interface": "gpio_8_io", "pad_ring_io_interface": "    inout wire gpio_8_io,", "pad_ring_ctrl_interface": "    input logic gpio_8_i,\n    output logic gpio_8_o,\n    input logic gpio_8_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_8_i ( \n   .pad_in_i(gpio_8_i),\n   .pad_oe_i(gpio_8_oe_i),\n   .pad_out_o(gpio_8_o),\n   .pad_io(gpio_8_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_8_o,\n    input logic gpio_8_i,\n    output logic gpio_8_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_8_in_x,gpio_8_out_x,gpio_8_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_8_i(gpio_8_in_x),\n    .gpio_8_o(gpio_8_out_x),\n    .gpio_8_oe_o(gpio_8_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_8_io(gpio_8_io),\n    .gpio_8_o(gpio_8_in_x),\n    .gpio_8_i(gpio_8_out_x),\n    .gpio_8_oe_i(gpio_8_oe_x),", "x_heep_system_interface": "    inout wire gpio_8_io,", "interface": "    inout wire gpio_8_io,\n"}, {"name": "gpio_9", "cell_name": "pad_gpio_9_i", "index": 15, "localparam": "PAD_GPIO_9", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_9_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_9_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_9_in_x"], "out_internal_signals": ["gpio_9_out_x"], "oe_internal_signals": ["gpio_9_oe_x"], "io_interface": "gpio_9_io", "pad_ring_io_interface": "    inout wire gpio_9_io,", "pad_ring_ctrl_interface": "    input logic gpio_9_i,\n    output logic gpio_9_o,\n    input logic gpio_9_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_9_i ( \n   .pad_in_i(gpio_9_i),\n   .pad_oe_i(gpio_9_oe_i),\n   .pad_out_o(gpio_9_o),\n   .pad_io(gpio_9_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_9_o,\n    input logic gpio_9_i,\n    output logic gpio_9_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_9_in_x,gpio_9_out_x,gpio_9_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_9_i(gpio_9_in_x),\n    .gpio_9_o(gpio_9_out_x),\n    .gpio_9_oe_o(gpio_9_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_9_io(gpio_9_io),\n    .gpio_9_o(gpio_9_in_x),\n    .gpio_9_i(gpio_9_out_x),\n    .gpio_9_oe_i(gpio_9_oe_x),", "x_heep_system_interface": "    inout wire gpio_9_io,", "interface": "    inout wire gpio_9_io,\n"}, {"name": "gpio_10", "cell_name": "pad_gpio_10_i", "index": 16, "localparam": "PAD_GPIO_10", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_10_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_10_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_10_in_x"], "out_internal_signals": ["gpio_10_out_x"], "oe_internal_signals": ["gpio_10_oe_x"], "io_interface": "gpio_10_io", "pad_ring_io_interface": "    inout wire gpio_10_io,", "pad_ring_ctrl_interface": "    input logic gpio_10_i,\n    output logic gpio_10_o,\n    input logic gpio_10_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_10_i ( \n   .pad_in_i(gpio_10_i),\n   .pad_oe_i(gpio_10_oe_i),\n   .pad_out_o(gpio_10_o),\n   .pad_io(gpio_10_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_10_o,\n    input logic gpio_10_i,\n    output logic gpio_10_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_10_in_x,gpio_10_out_x,gpio_10_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_10_i(gpio_10_in_x),\n    .gpio_10_o(gpio_10_out_x),\n    .gpio_10_oe_o(gpio_10_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_10_io(gpio_10_io),\n    .gpio_10_o(gpio_10_in_x),\n    .gpio_10_i(gpio_10_out_x),\n    .gpio_10_oe_i(gpio_10_oe_x),", "x_heep_system_interface": "    inout wire gpio_10_io,", "interface": "    inout wire gpio_10_io,\n"}, {"name": "gpio_11", "cell_name": "pad_gpio_11_i", "index": 17, "localparam": "PAD_GPIO_11", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_11_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_11_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_11_in_x"], "out_internal_signals": ["gpio_11_out_x"], "oe_internal_signals": ["gpio_11_oe_x"], "io_interface": "gpio_11_io", "pad_ring_io_interface": "    inout wire gpio_11_io,", "pad_ring_ctrl_interface": "    input logic gpio_11_i,\n    output logic gpio_11_o,\n    input logic gpio_11_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_11_i ( \n   .pad_in_i(gpio_11_i),\n   .pad_oe_i(gpio_11_oe_i),\n   .pad_out_o(gpio_11_o),\n   .pad_io(gpio_11_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_11_o,\n    input logic gpio_11_i,\n    output logic gpio_11_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_11_in_x,gpio_11_out_x,gpio_11_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_11_i(gpio_11_in_x),\n    .gpio_11_o(gpio_11_out_x),\n    .gpio_11_oe_o(gpio_11_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_11_io(gpio_11_io),\n    .gpio_11_o(gpio_11_in_x),\n    .gpio_11_i(gpio_11_out_x),\n    .gpio_11_oe_i(gpio_11_oe_x),", "x_heep_system_interface": "    inout wire gpio_11_io,", "interface": "    inout wire gpio_11_io,\n"}, {"name": "gpio_12", "cell_name": "pad_gpio_12_i", "index": 18, "localparam": "PAD_GPIO_12", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_12_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_12_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_12_in_x"], "out_internal_signals": ["gpio_12_out_x"], "oe_internal_signals": ["gpio_12_oe_x"], "io_interface": "gpio_12_io", "pad_ring_io_interface": "    inout wire gpio_12_io,", "pad_ring_ctrl_interface": "    input logic gpio_12_i,\n    output logic gpio_12_o,\n    input logic gpio_12_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_12_i ( \n   .pad_in_i(gpio_12_i),\n   .pad_oe_i(gpio_12_oe_i),\n   .pad_out_o(gpio_12_o),\n   .pad_io(gpio_12_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_12_o,\n    input logic gpio_12_i,\n    output logic gpio_12_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_12_in_x,gpio_12_out_x,gpio_12_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_12_i(gpio_12_in_x),\n    .gpio_12_o(gpio_12_out_x),\n    .gpio_12_oe_o(gpio_12_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_12_io(gpio_12_io),\n    .gpio_12_o(gpio_12_in_x),\n    .gpio_12_i(gpio_12_out_x),\n    .gpio_12_oe_i(gpio_12_oe_x),", "x_heep_system_interface": "    inout wire gpio_12_io,", "interface": "    inout wire gpio_12_io,\n"}, {"name": "gpio_13", "cell_name": "pad_gpio_13_i", "index": 19, "localparam": "PAD_GPIO_13", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_13_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_13_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_13_in_x"], "out_internal_signals": ["gpio_13_out_x"], "oe_internal_signals": ["gpio_13_oe_x"], "io_interface": "gpio_13_io", "pad_ring_io_interface": "    inout wire gpio_13_io,", "pad_ring_ctrl_interface": "    input logic gpio_13_i,\n    output logic gpio_13_o,\n    input logic gpio_13_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_13_i ( \n   .pad_in_i(gpio_13_i),\n   .pad_oe_i(gpio_13_oe_i),\n   .pad_out_o(gpio_13_o),\n   .pad_io(gpio_13_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_13_o,\n    input logic gpio_13_i,\n    output logic gpio_13_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_13_in_x,gpio_13_out_x,gpio_13_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_13_i(gpio_13_in_x),\n    .gpio_13_o(gpio_13_out_x),\n    .gpio_13_oe_o(gpio_13_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_13_io(gpio_13_io),\n    .gpio_13_o(gpio_13_in_x),\n    .gpio_13_i(gpio_13_out_x),\n    .gpio_13_oe_i(gpio_13_oe_x),", "x_heep_system_interface": "    inout wire gpio_13_io,", "interface": "    inout wire gpio_13_io,\n"}, {"name": "execute_from_flash", "cell_name": "pad_execute_from_flash_i", "index": 20, "localparam": "PAD_EXECUTE_FROM_FLASH", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "execute_from_flash_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["execute_from_flash_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": 802.5, "layout_skip": null, "in_internal_signals": ["execute_from_flash_in_x"], "out_internal_signals": ["execute_from_flash_out_x"], "oe_internal_signals": ["execute_from_flash_oe_x"], "io_interface": "execute_from_flash_io", "pad_ring_io_interface": "    inout wire execute_from_flash_io,", "pad_ring_ctrl_interface": "    output logic execute_from_flash_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_execute_from_flash_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(execute_from_flash_o),\n   .pad_io(execute_from_flash_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic execute_from_flash_i,\n", "constant_driver_assign": "  assign execute_from_flash_out_x = 1'b0;\n  assign execute_from_flash_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic execute_from_flash_in_x,execute_from_flash_out_x,execute_from_flash_oe_x;\n", "core_v_mini_mcu_bonding": "    .execute_from_flash_i(execute_from_flash_in_x),\n", "pad_ring_bonding_bonding": "    .execute_from_flash_io(execute_from_flash_i),\n    .execute_from_flash_o(execute_from_flash_in_x),", "x_heep_system_interface": "    inout wire execute_from_flash_i,", "interface": "    inout wire execute_from_flash_io,\n"}, {"name": "jtag_tck", "cell_name": "pad_jtag_tck_i", "index": 21, "localparam": "PAD_JTAG_TCK", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_tck_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tck_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tck_in_x"], "out_internal_signals": ["jtag_tck_out_x"], "oe_internal_signals": ["jtag_tck_oe_x"], "io_interface": "jtag_tck_io", "pad_ring_io_interface": "    inout wire jtag_tck_io,", "pad_ring_ctrl_interface": "    output logic jtag_tck_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_tck_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tck_o),\n   .pad_io(jtag_tck_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tck_i,\n", "constant_driver_assign": "  assign jtag_tck_out_x = 1'b0;\n  assign jtag_tck_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tck_in_x,jtag_tck_out_x,jtag_tck_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tck_i(jtag_tck_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tck_io(jtag_tck_i),\n    .jtag_tck_o(jtag_tck_in_x),", "x_heep_system_interface": "    inout wire jtag_tck_i,", "interface": "    inout wire jtag_tck_io,\n"}, {"name": "jtag_trst", "cell_name": "pad_jtag_trst_i", "index": 22, "localparam": "PAD_JTAG_TRST", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_trst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_trst_n"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_trst_nin_x"], "out_internal_signals": ["jtag_trst_nout_x"], "oe_internal_signals": ["jtag_trst_noe_x"], "io_interface": "jtag_trst_nio", "pad_ring_io_interface": "    inout wire jtag_trst_nio,", "pad_ring_ctrl_interface": "    output logic jtag_trst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_trst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_trst_no),\n   .pad_io(jtag_trst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_trst_ni,\n", "constant_driver_assign": "  assign jtag_trst_nout_x = 1'b0;\n  assign jtag_trst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_trst_nin_x,jtag_trst_nout_x,jtag_trst_noe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_trst_ni(jtag_trst_nin_x),\n", "pad_ring_bonding_bonding": "    .jtag_trst_nio(jtag_trst_ni),\n    .jtag_trst_no(jtag_trst_nin_x),", "x_heep_system_interface": "    inout wire jtag_trst_ni,", "interface": "    inout wire jtag_trst_io,\n"}, {"name": "jtag_tdi", "cell_name": "pad_jtag_tdi_i", "index": 23, "localparam": "PAD_JTAG_TDI", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "jtag_tdi_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdi_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 705.0, "layout_skip": null, "in_internal_signals": ["jtag_tdi_in_x"], "out_internal_signals": ["jtag_tdi_out_x"], "oe_internal_signals": ["jtag_tdi_oe_x"], "io_interface": "jtag_tdi_io", "pad_ring_io_interface": "    inout wire jtag_tdi_io,", "pad_ring_ctrl_interface": "    output logic jtag_tdi_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_jtag_tdi_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tdi_o),\n   .pad_io(jtag_tdi_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tdi_i,\n", "constant_driver_assign": "  assign jtag_tdi_out_x = 1'b0;\n  assign jtag_tdi_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tdi_in_x,jtag_tdi_out_x,jtag_tdi_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdi_i(jtag_tdi_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdi_io(jtag_tdi_i),\n    .jtag_tdi_o(jtag_tdi_in_x),", "x_heep_system_interface": "    inout wire jtag_tdi_i,", "interface": "    inout wire jtag_tdi_io,\n"}, {"name": "uart_rx", "cell_name": "pad_uart_rx_i", "index": 24, "localparam": "PAD_UART_RX", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_rx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_rx_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r0", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["uart_rx_in_x"], "out_internal_signals": ["uart_rx_out_x"], "oe_internal_signals": ["uart_rx_oe_x"], "io_interface": "uart_rx_io", "pad_ring_io_interface": "    inout wire uart_rx_io,", "pad_ring_ctrl_interface": "    output logic uart_rx_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_rx_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(uart_rx_o),\n   .pad_io(uart_rx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic uart_rx_i,\n", "constant_driver_assign": "  assign uart_rx_out_x = 1'b0;\n  assign uart_rx_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic uart_rx_in_x,uart_rx_out_x,uart_rx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_rx_i(uart_rx_in_x),\n", "pad_ring_bonding_bonding": "    .uart_rx_io(uart_rx_i),\n    .uart_rx_o(uart_rx_in_x),", "x_heep_system_interface": "    inout wire uart_rx_i,", "interface": "    inout wire uart_rx_io,\n"}, {"name": "uart_tx", "cell_name": "pad_uart_tx_i", "index": 25, "localparam": "PAD_UART_TX", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_tx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_tx_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r0", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["uart_tx_in_x"], "out_internal_signals": ["uart_tx_out_x"], "oe_internal_signals": ["uart_tx_oe_x"], "io_interface": "uart_tx_io", "pad_ring_io_interface": "    inout wire uart_tx_io,", "pad_ring_ctrl_interface": "    input logic uart_tx_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_tx_i ( \n   .pad_in_i(uart_tx_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(uart_tx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic uart_tx_o,\n", "constant_driver_assign": "  assign uart_tx_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic uart_tx_in_x,uart_tx_out_x,uart_tx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_tx_o(uart_tx_out_x),\n", "pad_ring_bonding_bonding": "    .uart_tx_io(uart_tx_o),\n    .uart_tx_i(uart_tx_out_x),", "x_heep_system_interface": "    inout wire uart_tx_o,", "interface": "    inout wire uart_tx_io,\n"}, {"name": "exit_valid", "cell_name": "pad_exit_valid_i", "index": 26, "localparam": "PAD_EXIT_VALID", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "exit_valid_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["exit_valid_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "r0", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["exit_valid_in_x"], "out_internal_signals": ["exit_valid_out_x"], "oe_internal_signals": ["exit_valid_oe_x"], "io_interface": "exit_valid_io", "pad_ring_io_interface": "    inout wire exit_valid_io,", "pad_ring_ctrl_interface": "    input logic exit_valid_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_exit_valid_i ( \n   .pad_in_i(exit_valid_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(exit_valid_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic exit_valid_o,\n", "constant_driver_assign": "  assign exit_valid_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic exit_valid_in_x,exit_valid_out_x,exit_valid_oe_x;\n", "core_v_mini_mcu_bonding": "    .exit_valid_o(exit_valid_out_x),\n", "pad_ring_bonding_bonding": "    .exit_valid_io(exit_valid_o),\n    .exit_valid_i(exit_valid_out_x),", "x_heep_system_interface": "    inout wire exit_valid_o,", "interface": "    inout wire exit_valid_io,\n"}, {"name": "pdm2pcm_pdm", "cell_name": "pad_pdm2pcm_pdm_i", "index": 27, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [{"name": "pdm2pcm_pdm", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_18", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_18", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "gpio_18_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_18_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_18_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_", "gpio_18_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 47.5, "in_internal_signals": ["pdm2pcm_pdm_in_x", "gpio_18_in_x"], "out_internal_signals": ["pdm2pcm_pdm_out_x", "gpio_18_out_x"], "oe_internal_signals": ["pdm2pcm_pdm_oe_x", "gpio_18_oe_x"], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "    inout wire pdm2pcm_pdm_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_pdm2pcm_pdm_i ( \n   .pad_in_i(pdm2pcm_pdm_i),\n   .pad_oe_i(pdm2pcm_pdm_oe_i),\n   .pad_out_o(pdm2pcm_pdm_o),\n   .pad_io(pdm2pcm_pdm_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_oe_o,\n    output logic gpio_18_o,\n    input logic gpio_18_i,\n    output logic gpio_18_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_pdm_in_x=1'b0;\n   gpio_18_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_PDM])\n    0: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_pdm_out_x_muxed = gpio_18_out_x;\n      pdm2pcm_pdm_oe_x_muxed = gpio_18_oe_x;\n      gpio_18_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_pdm_in_x,pdm2pcm_pdm_out_x,pdm2pcm_pdm_oe_x;\n  logic gpio_18_in_x,gpio_18_out_x,gpio_18_oe_x;\n  logic pdm2pcm_pdm_in_x_muxed,pdm2pcm_pdm_out_x_muxed,pdm2pcm_pdm_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_pdm_i(pdm2pcm_pdm_in_x),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_out_x),\n    .pdm2pcm_pdm_oe_o(pdm2pcm_pdm_oe_x),\n    .gpio_18_i(gpio_18_in_x),\n    .gpio_18_o(gpio_18_out_x),\n    .gpio_18_oe_o(gpio_18_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_pdm_io(pdm2pcm_pdm_io),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_in_x_muxed),\n    .pdm2pcm_pdm_i(pdm2pcm_pdm_out_x_muxed),\n    .pdm2pcm_pdm_oe_i(pdm2pcm_pdm_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_pdm_io", "interface": "    inout wire pdm2pcm_pdm_io,\n"}],
    "total_pad": 28,
    "right_pad_list": [{"name": "clk", "cell_name": "pad_clk_i", "index": 0, "localparam": "PAD_CLK", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["clk_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": 417.5, "layout_skip": null, "in_internal_signals": ["clk_in_x"], "out_internal_signals": ["clk_out_x"], "oe_internal_signals": ["clk_oe_x"], "io_interface": "clk_io", "pad_ring_io_interface": "    inout wire clk_io,", "pad_ring_ctrl_interface": "    output logic clk_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_clk_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(clk_o),\n   .pad_io(clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic clk_i,\n", "constant_driver_assign": "  assign clk_out_x = 1'b0;\n  assign clk_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic clk_in_x,clk_out_x,clk_oe_x;\n", "core_v_mini_mcu_bonding": "    .clk_i(clk_in_x),\n", "pad_ring_bonding_bonding": "    .clk_io(clk_i),\n    .clk_o(clk_in_x),", "x_heep_system_interface": "    inout wire clk_i,", "interface": "    inout wire clk_io,\n"}, {"name": "boot_select", "cell_name": "pad_boot_select_i", "index": 3, "localparam": "PAD_BOOT_SELECT", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "boot_select_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["boot_select_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx90", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["boot_select_in_x"], "out_internal_signals": ["boot_select_out_x"], "oe_internal_signals": ["boot_select_oe_x"], "io_interface": "boot_select_io", "pad_ring_io_interface": "    inout wire boot_select_io,", "pad_ring_ctrl_interface": "    output logic boot_select_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_boot_select_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(boot_select_o),\n   .pad_io(boot_select_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic boot_select_i,\n", "constant_driver_assign": "  assign boot_select_out_x = 1'b0;\n  assign boot_select_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic boot_select_in_x,boot_select_out_x,boot_select_oe_x;\n", "core_v_mini_mcu_bonding": "    .boot_select_i(boot_select_in_x),\n", "pad_ring_bonding_bonding": "    .boot_select_io(boot_select_i),\n    .boot_select_o(boot_select_in_x),", "x_heep_system_interface": "    inout wire boot_select_i,", "interface": "    inout wire boot_select_io,\n"}, {"name": "rst", "cell_name": "pad_rst_i", "index": 1, "localparam": "PAD_RST", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "rst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["rst_n"], "pad_type_drive": ["input"], "driven_manually": [true], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": true, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["rst_nin_x"], "out_internal_signals": ["rst_nout_x"], "oe_internal_signals": ["rst_noe_x"], "io_interface": "rst_nio", "pad_ring_io_interface": "    inout wire rst_nio,", "pad_ring_ctrl_interface": "    output logic rst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_rst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(rst_no),\n   .pad_io(rst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "", "constant_driver_assign": "  assign rst_nout_x = 1'b0;\n  assign rst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic rst_nin_x,rst_nout_x,rst_noe_x;\n", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "    .rst_nio(rst_ni),\n    .rst_no(rst_nin_x),", "x_heep_system_interface": "    inout wire rst_ni,", "interface": "    inout wire rst_io,\n"}, {"name": "jtag_tms", "cell_name": "pad_jtag_tms_i", "index": 4, "localparam": "PAD_JTAG_TMS", "pad_type": "input", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tms_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tms_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx90", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_tms_in_x"], "out_internal_signals": ["jtag_tms_out_x"], "oe_internal_signals": ["jtag_tms_oe_x"], "io_interface": "jtag_tms_io", "pad_ring_io_interface": "    inout wire jtag_tms_io,", "pad_ring_ctrl_interface": "    output logic jtag_tms_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tms_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tms_o),\n   .pad_io(jtag_tms_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tms_i,\n", "constant_driver_assign": "  assign jtag_tms_out_x = 1'b0;\n  assign jtag_tms_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tms_in_x,jtag_tms_out_x,jtag_tms_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tms_i(jtag_tms_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tms_io(jtag_tms_i),\n    .jtag_tms_o(jtag_tms_in_x),", "x_heep_system_interface": "    inout wire jtag_tms_i,", "interface": "    inout wire jtag_tms_io,\n"}, {"name": "pdm2pcm_clk", "cell_name": "pad_pdm2pcm_clk_i", "index": 2, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [{"name": "pdm2pcm_clk", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_19", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_19", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "gpio_19_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_19_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_19_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_", "gpio_19_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["pdm2pcm_clk_in_x", "gpio_19_in_x"], "out_internal_signals": ["pdm2pcm_clk_out_x", "gpio_19_out_x"], "oe_internal_signals": ["pdm2pcm_clk_oe_x", "gpio_19_oe_x"], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "    inout wire pdm2pcm_clk_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_pdm2pcm_clk_i ( \n   .pad_in_i(pdm2pcm_clk_i),\n   .pad_oe_i(pdm2pcm_clk_oe_i),\n   .pad_out_o(pdm2pcm_clk_o),\n   .pad_io(pdm2pcm_clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_oe_o,\n    output logic gpio_19_o,\n    input logic gpio_19_i,\n    output logic gpio_19_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_clk_in_x=1'b0;\n   gpio_19_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_CLK])\n    0: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_clk_out_x_muxed = gpio_19_out_x;\n      pdm2pcm_clk_oe_x_muxed = gpio_19_oe_x;\n      gpio_19_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_clk_in_x,pdm2pcm_clk_out_x,pdm2pcm_clk_oe_x;\n  logic gpio_19_in_x,gpio_19_out_x,gpio_19_oe_x;\n  logic pdm2pcm_clk_in_x_muxed,pdm2pcm_clk_out_x_muxed,pdm2pcm_clk_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_clk_i(pdm2pcm_clk_in_x),\n    .pdm2pcm_clk_o(pdm2pcm_clk_out_x),\n    .pdm2pcm_clk_oe_o(pdm2pcm_clk_oe_x),\n    .gpio_19_i(gpio_19_in_x),\n    .gpio_19_o(gpio_19_out_x),\n    .gpio_19_oe_o(gpio_19_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_clk_io(pdm2pcm_clk_io),\n    .pdm2pcm_clk_o(pdm2pcm_clk_in_x_muxed),\n    .pdm2pcm_clk_i(pdm2pcm_clk_out_x_muxed),\n    .pdm2pcm_clk_oe_i(pdm2pcm_clk_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_clk_io,", "interface": "    inout wire pdm2pcm_clk_io,\n"}, {"name": "jtag_tdo", "cell_name": "pad_jtag_tdo_i", "index": 5, "localparam": "PAD_JTAG_TDO", "pad_type": "output", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "jtag_tdo_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdo_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx90", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tdo_in_x"], "out_internal_signals": ["jtag_tdo_out_x"], "oe_internal_signals": ["jtag_tdo_oe_x"], "io_interface": "jtag_tdo_io", "pad_ring_io_interface": "    inout wire jtag_tdo_io,", "pad_ring_ctrl_interface": "    input logic jtag_tdo_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_jtag_tdo_i ( \n   .pad_in_i(jtag_tdo_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(jtag_tdo_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic jtag_tdo_o,\n", "constant_driver_assign": "  assign jtag_tdo_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic jtag_tdo_in_x,jtag_tdo_out_x,jtag_tdo_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdo_o(jtag_tdo_out_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdo_io(jtag_tdo_o),\n    .jtag_tdo_i(jtag_tdo_out_x),", "x_heep_system_interface": "    inout wire jtag_tdo_o,", "interface": "    inout wire jtag_tdo_io,\n"}],
    "left_pad_list": [{"name": "gpio_0", "cell_name": "pad_gpio_0_i", "index": 6, "localparam": "PAD_GPIO_0", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_0_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_0_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 17.5, "layout_skip": null, "in_internal_signals": ["gpio_0_in_x"], "out_internal_signals": ["gpio_0_out_x"], "oe_internal_signals": ["gpio_0_oe_x"], "io_interface": "gpio_0_io", "pad_ring_io_interface": "    inout wire gpio_0_io,", "pad_ring_ctrl_interface": "    input logic gpio_0_i,\n    output logic gpio_0_o,\n    input logic gpio_0_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_0_i ( \n   .pad_in_i(gpio_0_i),\n   .pad_oe_i(gpio_0_oe_i),\n   .pad_out_o(gpio_0_o),\n   .pad_io(gpio_0_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_0_o,\n    input logic gpio_0_i,\n    output logic gpio_0_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_0_in_x,gpio_0_out_x,gpio_0_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_0_i(gpio_0_in_x),\n    .gpio_0_o(gpio_0_out_x),\n    .gpio_0_oe_o(gpio_0_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_0_io(gpio_0_io),\n    .gpio_0_o(gpio_0_in_x),\n    .gpio_0_i(gpio_0_out_x),\n    .gpio_0_oe_i(gpio_0_oe_x),", "x_heep_system_interface": "    inout wire gpio_0_io,", "interface": "    inout wire gpio_0_io,\n"}, {"name": "gpio_1", "cell_name": "pad_gpio_1_i", "index": 7, "localparam": "PAD_GPIO_1", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_1_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_1_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_1_in_x"], "out_internal_signals": ["gpio_1_out_x"], "oe_internal_signals": ["gpio_1_oe_x"], "io_interface": "gpio_1_io", "pad_ring_io_interface": "    inout wire gpio_1_io,", "pad_ring_ctrl_interface": "    input logic gpio_1_i,\n    output logic gpio_1_o,\n    input logic gpio_1_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_1_i ( \n   .pad_in_i(gpio_1_i),\n   .pad_oe_i(gpio_1_oe_i),\n   .pad_out_o(gpio_1_o),\n   .pad_io(gpio_1_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_1_o,\n    input logic gpio_1_i,\n    output logic gpio_1_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_1_in_x,gpio_1_out_x,gpio_1_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_1_i(gpio_1_in_x),\n    .gpio_1_o(gpio_1_out_x),\n    .gpio_1_oe_o(gpio_1_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_1_io(gpio_1_io),\n    .gpio_1_o(gpio_1_in_x),\n    .gpio_1_i(gpio_1_out_x),\n    .gpio_1_oe_i(gpio_1_oe_x),", "x_heep_system_interface": "    inout wire gpio_1_io,", "interface": "    inout wire gpio_1_io,\n"}, {"name": "gpio_2", "cell_name": "pad_gpio_2_i", "index": 8, "localparam": "PAD_GPIO_2", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_2_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_2_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_2_in_x"], "out_internal_signals": ["gpio_2_out_x"], "oe_internal_signals": ["gpio_2_oe_x"], "io_interface": "gpio_2_io", "pad_ring_io_interface": "    inout wire gpio_2_io,", "pad_ring_ctrl_interface": "    input logic gpio_2_i,\n    output logic gpio_2_o,\n    input logic gpio_2_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_2_i ( \n   .pad_in_i(gpio_2_i),\n   .pad_oe_i(gpio_2_oe_i),\n   .pad_out_o(gpio_2_o),\n   .pad_io(gpio_2_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_2_o,\n    input logic gpio_2_i,\n    output logic gpio_2_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_2_in_x,gpio_2_out_x,gpio_2_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_2_i(gpio_2_in_x),\n    .gpio_2_o(gpio_2_out_x),\n    .gpio_2_oe_o(gpio_2_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_2_io(gpio_2_io),\n    .gpio_2_o(gpio_2_in_x),\n    .gpio_2_i(gpio_2_out_x),\n    .gpio_2_oe_i(gpio_2_oe_x),", "x_heep_system_interface": "    inout wire gpio_2_io,", "interface": "    inout wire gpio_2_io,\n"}, {"name": "gpio_3", "cell_name": "pad_gpio_3_i", "index": 9, "localparam": "PAD_GPIO_3", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_3_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_3_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_3_in_x"], "out_internal_signals": ["gpio_3_out_x"], "oe_internal_signals": ["gpio_3_oe_x"], "io_interface": "gpio_3_io", "pad_ring_io_interface": "    inout wire gpio_3_io,", "pad_ring_ctrl_interface": "    input logic gpio_3_i,\n    output logic gpio_3_o,\n    input logic gpio_3_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_3_i ( \n   .pad_in_i(gpio_3_i),\n   .pad_oe_i(gpio_3_oe_i),\n   .pad_out_o(gpio_3_o),\n   .pad_io(gpio_3_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_3_o,\n    input logic gpio_3_i,\n    output logic gpio_3_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_3_in_x,gpio_3_out_x,gpio_3_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_3_i(gpio_3_in_x),\n    .gpio_3_o(gpio_3_out_x),\n    .gpio_3_oe_o(gpio_3_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_3_io(gpio_3_io),\n    .gpio_3_o(gpio_3_in_x),\n    .gpio_3_i(gpio_3_out_x),\n    .gpio_3_oe_i(gpio_3_oe_x),", "x_heep_system_interface": "    inout wire gpio_3_io,", "interface": "    inout wire gpio_3_io,\n"}, {"name": "gpio_4", "cell_name": "pad_gpio_4_i", "index": 10, "localparam": "PAD_GPIO_4", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_4_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_4_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_4_in_x"], "out_internal_signals": ["gpio_4_out_x"], "oe_internal_signals": ["gpio_4_oe_x"], "io_interface": "gpio_4_io", "pad_ring_io_interface": "    inout wire gpio_4_io,", "pad_ring_ctrl_interface": "    input logic gpio_4_i,\n    output logic gpio_4_o,\n    input logic gpio_4_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_4_i ( \n   .pad_in_i(gpio_4_i),\n   .pad_oe_i(gpio_4_oe_i),\n   .pad_out_o(gpio_4_o),\n   .pad_io(gpio_4_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_4_o,\n    input logic gpio_4_i,\n    output logic gpio_4_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_4_in_x,gpio_4_out_x,gpio_4_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_4_i(gpio_4_in_x),\n    .gpio_4_o(gpio_4_out_x),\n    .gpio_4_oe_o(gpio_4_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_4_io(gpio_4_io),\n    .gpio_4_o(gpio_4_in_x),\n    .gpio_4_i(gpio_4_out_x),\n    .gpio_4_oe_i(gpio_4_oe_x),", "x_heep_system_interface": "    inout wire gpio_4_io,", "interface": "    inout wire gpio_4_io,\n"}, {"name": "gpio_5", "cell_name": "pad_gpio_5_i", "index": 11, "localparam": "PAD_GPIO_5", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_5_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_5_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_5_in_x"], "out_internal_signals": ["gpio_5_out_x"], "oe_internal_signals": ["gpio_5_oe_x"], "io_interface": "gpio_5_io", "pad_ring_io_interface": "    inout wire gpio_5_io,", "pad_ring_ctrl_interface": "    input logic gpio_5_i,\n    output logic gpio_5_o,\n    input logic gpio_5_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_5_i ( \n   .pad_in_i(gpio_5_i),\n   .pad_oe_i(gpio_5_oe_i),\n   .pad_out_o(gpio_5_o),\n   .pad_io(gpio_5_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_5_o,\n    input logic gpio_5_i,\n    output logic gpio_5_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_5_in_x,gpio_5_out_x,gpio_5_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_5_i(gpio_5_in_x),\n    .gpio_5_o(gpio_5_out_x),\n    .gpio_5_oe_o(gpio_5_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_5_io(gpio_5_io),\n    .gpio_5_o(gpio_5_in_x),\n    .gpio_5_i(gpio_5_out_x),\n    .gpio_5_oe_i(gpio_5_oe_x),", "x_heep_system_interface": "    inout wire gpio_5_io,", "interface": "    inout wire gpio_5_io,\n"}, {"name": "gpio_6", "cell_name": "pad_gpio_6_i", "index": 12, "localparam": "PAD_GPIO_6", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_6_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_6_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_6_in_x"], "out_internal_signals": ["gpio_6_out_x"], "oe_internal_signals": ["gpio_6_oe_x"], "io_interface": "gpio_6_io", "pad_ring_io_interface": "    inout wire gpio_6_io,", "pad_ring_ctrl_interface": "    input logic gpio_6_i,\n    output logic gpio_6_o,\n    input logic gpio_6_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_6_i ( \n   .pad_in_i(gpio_6_i),\n   .pad_oe_i(gpio_6_oe_i),\n   .pad_out_o(gpio_6_o),\n   .pad_io(gpio_6_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_6_o,\n    input logic gpio_6_i,\n    output logic gpio_6_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_6_in_x,gpio_6_out_x,gpio_6_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_6_i(gpio_6_in_x),\n    .gpio_6_o(gpio_6_out_x),\n    .gpio_6_oe_o(gpio_6_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_6_io(gpio_6_io),\n    .gpio_6_o(gpio_6_in_x),\n    .gpio_6_i(gpio_6_out_x),\n    .gpio_6_oe_i(gpio_6_oe_x),", "x_heep_system_interface": "    inout wire gpio_6_io,", "interface": "    inout wire gpio_6_io,\n"}, {"name": "gpio_7", "cell_name": "pad_gpio_7_i", "index": 13, "localparam": "PAD_GPIO_7", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_7_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_7_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_7_in_x"], "out_internal_signals": ["gpio_7_out_x"], "oe_internal_signals": ["gpio_7_oe_x"], "io_interface": "gpio_7_io", "pad_ring_io_interface": "    inout wire gpio_7_io,", "pad_ring_ctrl_interface": "    input logic gpio_7_i,\n    output logic gpio_7_o,\n    input logic gpio_7_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_7_i ( \n   .pad_in_i(gpio_7_i),\n   .pad_oe_i(gpio_7_oe_i),\n   .pad_out_o(gpio_7_o),\n   .pad_io(gpio_7_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_7_o,\n    input logic gpio_7_i,\n    output logic gpio_7_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_7_in_x,gpio_7_out_x,gpio_7_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_7_i(gpio_7_in_x),\n    .gpio_7_o(gpio_7_out_x),\n    .gpio_7_oe_o(gpio_7_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_7_io(gpio_7_io),\n    .gpio_7_o(gpio_7_in_x),\n    .gpio_7_i(gpio_7_out_x),\n    .gpio_7_oe_i(gpio_7_oe_x),", "x_heep_system_interface": "    inout wire gpio_7_io,", "interface": "    inout wire gpio_7_io,\n"}, {"name": "gpio_8", "cell_name": "pad_gpio_8_i", "index": 14, "localparam": "PAD_GPIO_8", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_8_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_8_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_8_in_x"], "out_internal_signals": ["gpio_8_out_x"], "oe_internal_signals": ["gpio_8_oe_x"], "io_interface": "gpio_8_io", "pad_ring_io_interface": "    inout wire gpio_8_io,", "pad_ring_ctrl_interface": "    input logic gpio_8_i,\n    output logic gpio_8_o,\n    input logic gpio_8_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_8_i ( \n   .pad_in_i(gpio_8_i),\n   .pad_oe_i(gpio_8_oe_i),\n   .pad_out_o(gpio_8_o),\n   .pad_io(gpio_8_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_8_o,\n    input logic gpio_8_i,\n    output logic gpio_8_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_8_in_x,gpio_8_out_x,gpio_8_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_8_i(gpio_8_in_x),\n    .gpio_8_o(gpio_8_out_x),\n    .gpio_8_oe_o(gpio_8_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_8_io(gpio_8_io),\n    .gpio_8_o(gpio_8_in_x),\n    .gpio_8_i(gpio_8_out_x),\n    .gpio_8_oe_i(gpio_8_oe_x),", "x_heep_system_interface": "    inout wire gpio_8_io,", "interface": "    inout wire gpio_8_io,\n"}, {"name": "gpio_9", "cell_name": "pad_gpio_9_i", "index": 15, "localparam": "PAD_GPIO_9", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_9_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_9_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_9_in_x"], "out_internal_signals": ["gpio_9_out_x"], "oe_internal_signals": ["gpio_9_oe_x"], "io_interface": "gpio_9_io", "pad_ring_io_interface": "    inout wire gpio_9_io,", "pad_ring_ctrl_interface": "    input logic gpio_9_i,\n    output logic gpio_9_o,\n    input logic gpio_9_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_9_i ( \n   .pad_in_i(gpio_9_i),\n   .pad_oe_i(gpio_9_oe_i),\n   .pad_out_o(gpio_9_o),\n   .pad_io(gpio_9_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_9_o,\n    input logic gpio_9_i,\n    output logic gpio_9_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_9_in_x,gpio_9_out_x,gpio_9_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_9_i(gpio_9_in_x),\n    .gpio_9_o(gpio_9_out_x),\n    .gpio_9_oe_o(gpio_9_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_9_io(gpio_9_io),\n    .gpio_9_o(gpio_9_in_x),\n    .gpio_9_i(gpio_9_out_x),\n    .gpio_9_oe_i(gpio_9_oe_x),", "x_heep_system_interface": "    inout wire gpio_9_io,", "interface": "    inout wire gpio_9_io,\n"}, {"name": "gpio_10", "cell_name": "pad_gpio_10_i", "index": 16, "localparam": "PAD_GPIO_10", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_10_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_10_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_10_in_x"], "out_internal_signals": ["gpio_10_out_x"], "oe_internal_signals": ["gpio_10_oe_x"], "io_interface": "gpio_10_io", "pad_ring_io_interface": "    inout wire gpio_10_io,", "pad_ring_ctrl_interface": "    input logic gpio_10_i,\n    output logic gpio_10_o,\n    input logic gpio_10_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_10_i ( \n   .pad_in_i(gpio_10_i),\n   .pad_oe_i(gpio_10_oe_i),\n   .pad_out_o(gpio_10_o),\n   .pad_io(gpio_10_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_10_o,\n    input logic gpio_10_i,\n    output logic gpio_10_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_10_in_x,gpio_10_out_x,gpio_10_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_10_i(gpio_10_in_x),\n    .gpio_10_o(gpio_10_out_x),\n    .gpio_10_oe_o(gpio_10_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_10_io(gpio_10_io),\n    .gpio_10_o(gpio_10_in_x),\n    .gpio_10_i(gpio_10_out_x),\n    .gpio_10_oe_i(gpio_10_oe_x),", "x_heep_system_interface": "    inout wire gpio_10_io,", "interface": "    inout wire gpio_10_io,\n"}, {"name": "gpio_11", "cell_name": "pad_gpio_11_i", "index": 17, "localparam": "PAD_GPIO_11", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_11_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_11_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_11_in_x"], "out_internal_signals": ["gpio_11_out_x"], "oe_internal_signals": ["gpio_11_oe_x"], "io_interface": "gpio_11_io", "pad_ring_io_interface": "    inout wire gpio_11_io,", "pad_ring_ctrl_interface": "    input logic gpio_11_i,\n    output logic gpio_11_o,\n    input logic gpio_11_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_11_i ( \n   .pad_in_i(gpio_11_i),\n   .pad_oe_i(gpio_11_oe_i),\n   .pad_out_o(gpio_11_o),\n   .pad_io(gpio_11_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_11_o,\n    input logic gpio_11_i,\n    output logic gpio_11_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_11_in_x,gpio_11_out_x,gpio_11_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_11_i(gpio_11_in_x),\n    .gpio_11_o(gpio_11_out_x),\n    .gpio_11_oe_o(gpio_11_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_11_io(gpio_11_io),\n    .gpio_11_o(gpio_11_in_x),\n    .gpio_11_i(gpio_11_out_x),\n    .gpio_11_oe_i(gpio_11_oe_x),", "x_heep_system_interface": "    inout wire gpio_11_io,", "interface": "    inout wire gpio_11_io,\n"}, {"name": "gpio_12", "cell_name": "pad_gpio_12_i", "index": 18, "localparam": "PAD_GPIO_12", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_12_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_12_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_12_in_x"], "out_internal_signals": ["gpio_12_out_x"], "oe_internal_signals": ["gpio_12_oe_x"], "io_interface": "gpio_12_io", "pad_ring_io_interface": "    inout wire gpio_12_io,", "pad_ring_ctrl_interface": "    input logic gpio_12_i,\n    output logic gpio_12_o,\n    input logic gpio_12_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_12_i ( \n   .pad_in_i(gpio_12_i),\n   .pad_oe_i(gpio_12_oe_i),\n   .pad_out_o(gpio_12_o),\n   .pad_io(gpio_12_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_12_o,\n    input logic gpio_12_i,\n    output logic gpio_12_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_12_in_x,gpio_12_out_x,gpio_12_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_12_i(gpio_12_in_x),\n    .gpio_12_o(gpio_12_out_x),\n    .gpio_12_oe_o(gpio_12_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_12_io(gpio_12_io),\n    .gpio_12_o(gpio_12_in_x),\n    .gpio_12_i(gpio_12_out_x),\n    .gpio_12_oe_i(gpio_12_oe_x),", "x_heep_system_interface": "    inout wire gpio_12_io,", "interface": "    inout wire gpio_12_io,\n"}, {"name": "gpio_13", "cell_name": "pad_gpio_13_i", "index": 19, "localparam": "PAD_GPIO_13", "pad_type": "inout", "pad_mapping": "left", "pad_mux_list": [], "signal_name": "gpio_13_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_13_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "mx90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["gpio_13_in_x"], "out_internal_signals": ["gpio_13_out_x"], "oe_internal_signals": ["gpio_13_oe_x"], "io_interface": "gpio_13_io", "pad_ring_io_interface": "    inout wire gpio_13_io,", "pad_ring_ctrl_interface": "    input logic gpio_13_i,\n    output logic gpio_13_o,\n    input logic gpio_13_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::LEFT)) pad_gpio_13_i ( \n   .pad_in_i(gpio_13_i),\n   .pad_oe_i(gpio_13_oe_i),\n   .pad_out_o(gpio_13_o),\n   .pad_io(gpio_13_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic gpio_13_o,\n    input logic gpio_13_i,\n    output logic gpio_13_oe_o,\n", "constant_driver_assign": "", "mux_process": "", "internal_signals": "  logic gpio_13_in_x,gpio_13_out_x,gpio_13_oe_x;\n", "core_v_mini_mcu_bonding": "    .gpio_13_i(gpio_13_in_x),\n    .gpio_13_o(gpio_13_out_x),\n    .gpio_13_oe_o(gpio_13_oe_x),\n", "pad_ring_bonding_bonding": "    .gpio_13_io(gpio_13_io),\n    .gpio_13_o(gpio_13_in_x),\n    .gpio_13_i(gpio_13_out_x),\n    .gpio_13_oe_i(gpio_13_oe_x),", "x_heep_system_interface": "    inout wire gpio_13_io,", "interface": "    inout wire gpio_13_io,\n"}],
    "top_pad_list": [{"name": "jtag_tdi", "cell_name": "pad_jtag_tdi_i", "index": 23, "localparam": "PAD_JTAG_TDI", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "jtag_tdi_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tdi_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": 705.0, "layout_skip": null, "in_internal_signals": ["jtag_tdi_in_x"], "out_internal_signals": ["jtag_tdi_out_x"], "oe_internal_signals": ["jtag_tdi_oe_x"], "io_interface": "jtag_tdi_io", "pad_ring_io_interface": "    inout wire jtag_tdi_io,", "pad_ring_ctrl_interface": "    output logic jtag_tdi_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_jtag_tdi_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tdi_o),\n   .pad_io(jtag_tdi_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tdi_i,\n", "constant_driver_assign": "  assign jtag_tdi_out_x = 1'b0;\n  assign jtag_tdi_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tdi_in_x,jtag_tdi_out_x,jtag_tdi_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tdi_i(jtag_tdi_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tdi_io(jtag_tdi_i),\n    .jtag_tdi_o(jtag_tdi_in_x),", "x_heep_system_interface": "    inout wire jtag_tdi_i,", "interface": "    inout wire jtag_tdi_io,\n"}, {"name": "uart_rx", "cell_name": "pad_uart_rx_i", "index": 24, "localparam": "PAD_UART_RX", "pad_type": "input", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_rx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_rx_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "r0", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["uart_rx_in_x"], "out_internal_signals": ["uart_rx_out_x"], "oe_internal_signals": ["uart_rx_oe_x"], "io_interface": "uart_rx_io", "pad_ring_io_interface": "    inout wire uart_rx_io,", "pad_ring_ctrl_interface": "    output logic uart_rx_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_rx_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(uart_rx_o),\n   .pad_io(uart_rx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic uart_rx_i,\n", "constant_driver_assign": "  assign uart_rx_out_x = 1'b0;\n  assign uart_rx_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic uart_rx_in_x,uart_rx_out_x,uart_rx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_rx_i(uart_rx_in_x),\n", "pad_ring_bonding_bonding": "    .uart_rx_io(uart_rx_i),\n    .uart_rx_o(uart_rx_in_x),", "x_heep_system_interface": "    inout wire uart_rx_i,", "interface": "    inout wire uart_rx_io,\n"}, {"name": "uart_tx", "cell_name": "pad_uart_tx_i", "index": 25, "localparam": "PAD_UART_TX", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "uart_tx_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["uart_tx_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r0", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["uart_tx_in_x"], "out_internal_signals": ["uart_tx_out_x"], "oe_internal_signals": ["uart_tx_oe_x"], "io_interface": "uart_tx_io", "pad_ring_io_interface": "    inout wire uart_tx_io,", "pad_ring_ctrl_interface": "    input logic uart_tx_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_uart_tx_i ( \n   .pad_in_i(uart_tx_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(uart_tx_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic uart_tx_o,\n", "constant_driver_assign": "  assign uart_tx_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic uart_tx_in_x,uart_tx_out_x,uart_tx_oe_x;\n", "core_v_mini_mcu_bonding": "    .uart_tx_o(uart_tx_out_x),\n", "pad_ring_bonding_bonding": "    .uart_tx_io(uart_tx_o),\n    .uart_tx_i(uart_tx_out_x),", "x_heep_system_interface": "    inout wire uart_tx_o,", "interface": "    inout wire uart_tx_io,\n"}, {"name": "exit_valid", "cell_name": "pad_exit_valid_i", "index": 26, "localparam": "PAD_EXIT_VALID", "pad_type": "output", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "exit_valid_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["exit_valid_"], "pad_type_drive": ["output"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 3, "layout_orient": "r0", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": null, "layout_skip": 45.0, "in_internal_signals": ["exit_valid_in_x"], "out_internal_signals": ["exit_valid_out_x"], "oe_internal_signals": ["exit_valid_oe_x"], "io_interface": "exit_valid_io", "pad_ring_io_interface": "    inout wire exit_valid_io,", "pad_ring_ctrl_interface": "    input logic exit_valid_i,", "pad_ring_instance": "pad_cell_output #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_exit_valid_i ( \n   .pad_in_i(exit_valid_i),\n   .pad_oe_i(1'b1),\n   .pad_out_o(),\n   .pad_io(exit_valid_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic exit_valid_o,\n", "constant_driver_assign": "  assign exit_valid_oe_x = 1'b1;\n", "mux_process": "", "internal_signals": "  logic exit_valid_in_x,exit_valid_out_x,exit_valid_oe_x;\n", "core_v_mini_mcu_bonding": "    .exit_valid_o(exit_valid_out_x),\n", "pad_ring_bonding_bonding": "    .exit_valid_io(exit_valid_o),\n    .exit_valid_i(exit_valid_out_x),", "x_heep_system_interface": "    inout wire exit_valid_o,", "interface": "    inout wire exit_valid_io,\n"}, {"name": "pdm2pcm_pdm", "cell_name": "pad_pdm2pcm_pdm_i", "index": 27, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [{"name": "pdm2pcm_pdm", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_18", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_18", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "gpio_18_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_18_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_18_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_", "gpio_18_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 47.5, "in_internal_signals": ["pdm2pcm_pdm_in_x", "gpio_18_in_x"], "out_internal_signals": ["pdm2pcm_pdm_out_x", "gpio_18_out_x"], "oe_internal_signals": ["pdm2pcm_pdm_oe_x", "gpio_18_oe_x"], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "    inout wire pdm2pcm_pdm_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_pdm2pcm_pdm_i ( \n   .pad_in_i(pdm2pcm_pdm_i),\n   .pad_oe_i(pdm2pcm_pdm_oe_i),\n   .pad_out_o(pdm2pcm_pdm_o),\n   .pad_io(pdm2pcm_pdm_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_oe_o,\n    output logic gpio_18_o,\n    input logic gpio_18_i,\n    output logic gpio_18_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_pdm_in_x=1'b0;\n   gpio_18_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_PDM])\n    0: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_pdm_out_x_muxed = gpio_18_out_x;\n      pdm2pcm_pdm_oe_x_muxed = gpio_18_oe_x;\n      gpio_18_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_pdm_in_x,pdm2pcm_pdm_out_x,pdm2pcm_pdm_oe_x;\n  logic gpio_18_in_x,gpio_18_out_x,gpio_18_oe_x;\n  logic pdm2pcm_pdm_in_x_muxed,pdm2pcm_pdm_out_x_muxed,pdm2pcm_pdm_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_pdm_i(pdm2pcm_pdm_in_x),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_out_x),\n    .pdm2pcm_pdm_oe_o(pdm2pcm_pdm_oe_x),\n    .gpio_18_i(gpio_18_in_x),\n    .gpio_18_o(gpio_18_out_x),\n    .gpio_18_oe_o(gpio_18_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_pdm_io(pdm2pcm_pdm_io),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_in_x_muxed),\n    .pdm2pcm_pdm_i(pdm2pcm_pdm_out_x_muxed),\n    .pdm2pcm_pdm_oe_i(pdm2pcm_pdm_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_pdm_io", "interface": "    inout wire pdm2pcm_pdm_io,\n"}],
    "bottom_pad_list": [{"name": "execute_from_flash", "cell_name": "pad_execute_from_flash_i", "index": 20, "localparam": "PAD_EXECUTE_FROM_FLASH", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "execute_from_flash_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["execute_from_flash_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 0, "layout_orient": "mx", "layout_cell": "PAD4", "layout_bondpad": "BONDPAD4", "layout_offset": 802.5, "layout_skip": null, "in_internal_signals": ["execute_from_flash_in_x"], "out_internal_signals": ["execute_from_flash_out_x"], "oe_internal_signals": ["execute_from_flash_oe_x"], "io_interface": "execute_from_flash_io", "pad_ring_io_interface": "    inout wire execute_from_flash_io,", "pad_ring_ctrl_interface": "    output logic execute_from_flash_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_execute_from_flash_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(execute_from_flash_o),\n   .pad_io(execute_from_flash_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic execute_from_flash_i,\n", "constant_driver_assign": "  assign execute_from_flash_out_x = 1'b0;\n  assign execute_from_flash_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic execute_from_flash_in_x,execute_from_flash_out_x,execute_from_flash_oe_x;\n", "core_v_mini_mcu_bonding": "    .execute_from_flash_i(execute_from_flash_in_x),\n", "pad_ring_bonding_bonding": "    .execute_from_flash_io(execute_from_flash_i),\n    .execute_from_flash_o(execute_from_flash_in_x),", "x_heep_system_interface": "    inout wire execute_from_flash_i,", "interface": "    inout wire execute_from_flash_io,\n"}, {"name": "jtag_tck", "cell_name": "pad_jtag_tck_i", "index": 21, "localparam": "PAD_JTAG_TCK", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_tck_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_tck_"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 1, "layout_orient": "mx", "layout_cell": "PAD1", "layout_bondpad": "BONDPAD1", "layout_offset": null, "layout_skip": 42.5, "in_internal_signals": ["jtag_tck_in_x"], "out_internal_signals": ["jtag_tck_out_x"], "oe_internal_signals": ["jtag_tck_oe_x"], "io_interface": "jtag_tck_io", "pad_ring_io_interface": "    inout wire jtag_tck_io,", "pad_ring_ctrl_interface": "    output logic jtag_tck_o,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_tck_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_tck_o),\n   .pad_io(jtag_tck_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_tck_i,\n", "constant_driver_assign": "  assign jtag_tck_out_x = 1'b0;\n  assign jtag_tck_oe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_tck_in_x,jtag_tck_out_x,jtag_tck_oe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_tck_i(jtag_tck_in_x),\n", "pad_ring_bonding_bonding": "    .jtag_tck_io(jtag_tck_i),\n    .jtag_tck_o(jtag_tck_in_x),", "x_heep_system_interface": "    inout wire jtag_tck_i,", "interface": "    inout wire jtag_tck_io,\n"}, {"name": "jtag_trst", "cell_name": "pad_jtag_trst_i", "index": 22, "localparam": "PAD_JTAG_TRST", "pad_type": "input", "pad_mapping": "bottom", "pad_mux_list": [], "signal_name": "jtag_trst_n", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["jtag_trst_n"], "pad_type_drive": ["input"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "mx", "layout_cell": "PAD2", "layout_bondpad": "BONDPAD2", "layout_offset": null, "layout_skip": 37.5, "in_internal_signals": ["jtag_trst_nin_x"], "out_internal_signals": ["jtag_trst_nout_x"], "oe_internal_signals": ["jtag_trst_noe_x"], "io_interface": "jtag_trst_nio", "pad_ring_io_interface": "    inout wire jtag_trst_nio,", "pad_ring_ctrl_interface": "    output logic jtag_trst_no,", "pad_ring_instance": "pad_cell_input #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::BOTTOM)) pad_jtag_trst_i ( \n   .pad_in_i(1'b0),\n   .pad_oe_i(1'b0),\n   .pad_out_o(jtag_trst_no),\n   .pad_io(jtag_trst_nio),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    input logic jtag_trst_ni,\n", "constant_driver_assign": "  assign jtag_trst_nout_x = 1'b0;\n  assign jtag_trst_noe_x = 1'b0;\n", "mux_process": "", "internal_signals": "  logic jtag_trst_nin_x,jtag_trst_nout_x,jtag_trst_noe_x;\n", "core_v_mini_mcu_bonding": "    .jtag_trst_ni(jtag_trst_nin_x),\n", "pad_ring_bonding_bonding": "    .jtag_trst_nio(jtag_trst_ni),\n    .jtag_trst_no(jtag_trst_nin_x),", "x_heep_system_interface": "    inout wire jtag_trst_ni,", "interface": "    inout wire jtag_trst_io,\n"}],
    "physical_attributes": {"floorplan_dimensions": {"width": 2000, "length": 1500}, "edge_offset": {"bondpad": 20, "pad": 90}, "spacing": {"bondpad": 25}, "dimensions": {"BONDPAD1": {"width": 50}, "BONDPAD2": {"width": 60}, "BONDPAD3": {"width": 70}, "BONDPAD4": {"width": 80}, "PAD1": {"width": 40}, "PAD2": {"width": 45}, "PAD3": {"width": 50}, "PAD4": {"width": 55}}},
    "bondpad_offsets": {"top": 765.0, "bottom": 860.0, "left": 77.5, "right": 482.5},
    "pad_constant_driver_assign": "  assign clk_out_x = 1'b0;\n  assign clk_oe_x = 1'b0;\n  assign rst_nout_x = 1'b0;\n  assign rst_noe_x = 1'b0;\n  assign boot_select_out_x = 1'b0;\n  assign boot_select_oe_x = 1'b0;\n  assign jtag_tms_out_x = 1'b0;\n  assign jtag_tms_oe_x = 1'b0;\n  assign jtag_tdo_oe_x = 1'b1;\n  assign execute_from_flash_out_x = 1'b0;\n  assign execute_from_flash_oe_x = 1'b0;\n  assign jtag_tck_out_x = 1'b0;\n  assign jtag_tck_oe_x = 1'b0;\n  assign jtag_trst_nout_x = 1'b0;\n  assign jtag_trst_noe_x = 1'b0;\n  assign jtag_tdi_out_x = 1'b0;\n  assign jtag_tdi_oe_x = 1'b0;\n  assign uart_rx_out_x = 1'b0;\n  assign uart_rx_oe_x = 1'b0;\n  assign uart_tx_oe_x = 1'b1;\n  assign exit_valid_oe_x = 1'b1;\n",
    "pad_mux_process": "  always_comb\n  begin\n   pdm2pcm_clk_in_x=1'b0;\n   gpio_19_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_CLK])\n    0: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_clk_out_x_muxed = gpio_19_out_x;\n      pdm2pcm_clk_oe_x_muxed = gpio_19_oe_x;\n      gpio_19_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n   endcase\n  end\n  always_comb\n  begin\n   pdm2pcm_pdm_in_x=1'b0;\n   gpio_18_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_PDM])\n    0: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_pdm_out_x_muxed = gpio_18_out_x;\n      pdm2pcm_pdm_oe_x_muxed = gpio_18_oe_x;\n      gpio_18_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n   endcase\n  end\n",
    "pad_muxed_list": [{"name": "pdm2pcm_clk", "cell_name": "pad_pdm2pcm_clk_i", "index": 2, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [{"name": "pdm2pcm_clk", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_CLK", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_19", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_19", "pad_type": "inout", "pad_mapping": "right", "pad_mux_list": [], "signal_name": "gpio_19_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_19_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_19_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_clk_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_clk_", "gpio_19_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 2, "layout_orient": "r90", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 40.0, "in_internal_signals": ["pdm2pcm_clk_in_x", "gpio_19_in_x"], "out_internal_signals": ["pdm2pcm_clk_out_x", "gpio_19_out_x"], "oe_internal_signals": ["pdm2pcm_clk_oe_x", "gpio_19_oe_x"], "io_interface": "pdm2pcm_clk_io", "pad_ring_io_interface": "    inout wire pdm2pcm_clk_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::RIGHT)) pad_pdm2pcm_clk_i ( \n   .pad_in_i(pdm2pcm_clk_i),\n   .pad_oe_i(pdm2pcm_clk_oe_i),\n   .pad_out_o(pdm2pcm_clk_o),\n   .pad_io(pdm2pcm_clk_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_clk_o,\n    input logic pdm2pcm_clk_i,\n    output logic pdm2pcm_clk_oe_o,\n    output logic gpio_19_o,\n    input logic gpio_19_i,\n    output logic gpio_19_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_clk_in_x=1'b0;\n   gpio_19_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_CLK])\n    0: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_clk_out_x_muxed = gpio_19_out_x;\n      pdm2pcm_clk_oe_x_muxed = gpio_19_oe_x;\n      gpio_19_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_clk_out_x_muxed = pdm2pcm_clk_out_x;\n      pdm2pcm_clk_oe_x_muxed = pdm2pcm_clk_oe_x;\n      pdm2pcm_clk_in_x = pdm2pcm_clk_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_clk_in_x,pdm2pcm_clk_out_x,pdm2pcm_clk_oe_x;\n  logic gpio_19_in_x,gpio_19_out_x,gpio_19_oe_x;\n  logic pdm2pcm_clk_in_x_muxed,pdm2pcm_clk_out_x_muxed,pdm2pcm_clk_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_clk_i(pdm2pcm_clk_in_x),\n    .pdm2pcm_clk_o(pdm2pcm_clk_out_x),\n    .pdm2pcm_clk_oe_o(pdm2pcm_clk_oe_x),\n    .gpio_19_i(gpio_19_in_x),\n    .gpio_19_o(gpio_19_out_x),\n    .gpio_19_oe_o(gpio_19_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_clk_io(pdm2pcm_clk_io),\n    .pdm2pcm_clk_o(pdm2pcm_clk_in_x_muxed),\n    .pdm2pcm_clk_i(pdm2pcm_clk_out_x_muxed),\n    .pdm2pcm_clk_oe_i(pdm2pcm_clk_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_clk_io,", "interface": "    inout wire pdm2pcm_clk_io,\n"}, {"name": "pdm2pcm_pdm", "cell_name": "pad_pdm2pcm_pdm_i", "index": 27, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [{"name": "pdm2pcm_pdm", "cell_name": "", "index": 0, "localparam": "PAD_PDM2PCM_PDM", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}, {"name": "gpio_18", "cell_name": "", "index": 0, "localparam": "PAD_GPIO_18", "pad_type": "inout", "pad_mapping": "top", "pad_mux_list": [], "signal_name": "gpio_18_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["gpio_18_"], "pad_type_drive": ["inout"], "driven_manually": [false], "skip_declaration": [false], "keep_internal": [], "is_muxed": false, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": null, "in_internal_signals": [], "out_internal_signals": [], "oe_internal_signals": [], "io_interface": "gpio_18_io", "pad_ring_io_interface": "", "pad_ring_ctrl_interface": "", "pad_ring_instance": "", "core_v_mini_mcu_interface": "", "constant_driver_assign": "", "mux_process": "", "internal_signals": "", "core_v_mini_mcu_bonding": "", "pad_ring_bonding_bonding": "", "x_heep_system_interface": ""}], "signal_name": "pdm2pcm_pdm_", "has_attribute": false, "attribute_bits": 0, "constant_attribute": false, "signal_name_drive": ["pdm2pcm_pdm_", "gpio_18_"], "pad_type_drive": ["inout", "inout"], "driven_manually": [false, false], "skip_declaration": [false, false], "keep_internal": [], "is_muxed": true, "is_driven_manually": false, "do_skip_declaration": false, "layout_index": 4, "layout_orient": "r0", "layout_cell": "PAD3", "layout_bondpad": "BONDPAD3", "layout_offset": null, "layout_skip": 47.5, "in_internal_signals": ["pdm2pcm_pdm_in_x", "gpio_18_in_x"], "out_internal_signals": ["pdm2pcm_pdm_out_x", "gpio_18_out_x"], "oe_internal_signals": ["pdm2pcm_pdm_oe_x", "gpio_18_oe_x"], "io_interface": "pdm2pcm_pdm_io", "pad_ring_io_interface": "    inout wire pdm2pcm_pdm_io,", "pad_ring_ctrl_interface": "    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_oe_i,", "pad_ring_instance": "pad_cell_inout #(.PADATTR(0), .SIDE(core_v_mini_mcu_pkg::TOP)) pad_pdm2pcm_pdm_i ( \n   .pad_in_i(pdm2pcm_pdm_i),\n   .pad_oe_i(pdm2pcm_pdm_oe_i),\n   .pad_out_o(pdm2pcm_pdm_o),\n   .pad_io(pdm2pcm_pdm_io),\n   .pad_attributes_i('0));\n\n", "core_v_mini_mcu_interface": "    output logic pdm2pcm_pdm_o,\n    input logic pdm2pcm_pdm_i,\n    output logic pdm2pcm_pdm_oe_o,\n    output logic gpio_18_o,\n    input logic gpio_18_i,\n    output logic gpio_18_oe_o,\n", "constant_driver_assign": "", "mux_process": "  always_comb\n  begin\n   pdm2pcm_pdm_in_x=1'b0;\n   gpio_18_in_x=1'b0;\n   unique case(pad_muxes[core_v_mini_mcu_pkg::PAD_PDM2PCM_PDM])\n    0: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    1: begin\n      pdm2pcm_pdm_out_x_muxed = gpio_18_out_x;\n      pdm2pcm_pdm_oe_x_muxed = gpio_18_oe_x;\n      gpio_18_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n    default: begin\n      pdm2pcm_pdm_out_x_muxed = pdm2pcm_pdm_out_x;\n      pdm2pcm_pdm_oe_x_muxed = pdm2pcm_pdm_oe_x;\n      pdm2pcm_pdm_in_x = pdm2pcm_pdm_in_x_muxed;\n    end\n   endcase\n  end\n", "internal_signals": "  logic pdm2pcm_pdm_in_x,pdm2pcm_pdm_out_x,pdm2pcm_pdm_oe_x;\n  logic gpio_18_in_x,gpio_18_out_x,gpio_18_oe_x;\n  logic pdm2pcm_pdm_in_x_muxed,pdm2pcm_pdm_out_x_muxed,pdm2pcm_pdm_oe_x_muxed;\n", "core_v_mini_mcu_bonding": "    .pdm2pcm_pdm_i(pdm2pcm_pdm_in_x),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_out_x),\n    .pdm2pcm_pdm_oe_o(pdm2pcm_pdm_oe_x),\n    .gpio_18_i(gpio_18_in_x),\n    .gpio_18_o(gpio_18_out_x),\n    .gpio_18_oe_o(gpio_18_oe_x),\n", "pad_ring_bonding_bonding": "    .pdm2pcm_pdm_io(pdm2pcm_pdm_io),\n    .pdm2pcm_pdm_o(pdm2pcm_pdm_in_x_muxed),\n    .pdm2pcm_pdm_i(pdm2pcm_pdm_out_x_muxed),\n    .pdm2pcm_pdm_oe_i(pdm2pcm_pdm_oe_x_muxed),", "x_heep_system_interface": "    inout wire pdm2pcm_pdm_io", "interface": "    inout wire pdm2pcm_pdm_io,\n"}],
    "total_pad_muxed": 2,
    "max_total_pad_mux_bitlengh": 1,
    "pads_attributes": null
}
