<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/include/bsp/vmeUniverse.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_07fdfa386f03ea619f7ea83f2bc2ebad.html">include</a></li><li class="navelem"><a class="el" href="dir_bf4d5af06af97eb6e23beb78e085c751.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">vmeUniverse.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="vmeUniverse_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef VME_UNIVERSE_UTIL_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define VME_UNIVERSE_UTIL_H</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Authorship</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * ----------</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * This software was created by</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *     Till Straumann &lt;strauman@slac.stanford.edu&gt;, 2000-2007,</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *     Stanford Linear Accelerator Center, Stanford University.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Acknowledgement of sponsorship</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * ------------------------------</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * This software was produced by</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *     the Stanford Linear Accelerator Center, Stanford University,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *     under Contract DE-AC03-76SFO0515 with the Department of Energy.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * Government disclaimer of liability</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * ----------------------------------</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Neither the United States nor the United States Department of Energy,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * nor any of their employees, makes any warranty, express or implied, or</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * assumes any legal liability or responsibility for the accuracy,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * completeness, or usefulness of any data, apparatus, product, or process</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * disclosed, or represents that its use would not infringe privately owned</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * rights.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * Stanford disclaimer of liability</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * --------------------------------</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * Stanford University makes no representations or warranties, express or</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * implied, nor assumes any liability for the use of this software.</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * Stanford disclaimer of copyright</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * --------------------------------</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Stanford University, owner of the copyright, hereby disclaims its</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * copyright and all other rights in this software.  Hence, anyone may</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * freely use it for any purpose without restriction.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * Maintenance of notices</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * ----------------------</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * In the interest of clarity regarding the origin and status of this</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * SLAC software, this and all the preceding Stanford University notices</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * are to remain affixed to any copy or derivative of this software made</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * or distributed by the recipient and are to be affixed to any copy of</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * software made or distributed by the recipient that contains a copy or</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * derivative of this software.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * ------------------ SLAC Software Notices, Set 4 OTT.002a, 2004 FEB 03</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifdef __vxworks</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &lt;vme.h&gt;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="vme__am__defs_8h.html">bsp/vme_am_defs.h</a>&gt;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* These bits can be or&#39;ed with the address-modifier when calling</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * the &#39;XlateAddr&#39; routine below to further qualify the</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * search criteria.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define VME_MODE_MATCH_MASK                 (3&lt;&lt;30)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define VME_MODE_EXACT_MATCH                (2&lt;&lt;30) </span><span class="comment">/* all bits must match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define VME_MODE_AS_MATCH                   (1&lt;&lt;30) </span><span class="comment">/* only A16/24/32 must match */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">typedef</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> LERegister; <span class="comment">/* emphasize contents are little endian */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">/****** NOTE: USE OF VmeUniverseDMAPacket IS DEPRECATED *********</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> ******       USE API IN VMEDMA.h INSTEAD               *********/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* NOTE: DMA packet descriptors MUST be 32 byte aligned */</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="structVmeUniverseDMAPacketRec__.html">   88</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structVmeUniverseDMAPacketRec__.html">VmeUniverseDMAPacketRec_</a> {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    LERegister  dctl    <a class="code" href="struct____attribute____.html">__attribute__</a>((aligned(32)));</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    LERegister  dtbc    <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    LERegister  dla     <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    LERegister  dummy1  <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    LERegister  dva     <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    LERegister  dummy2  <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    LERegister  dcpp    <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    LERegister  dummy3  <a class="code" href="struct____attribute____.html">__attribute__</a>((packed));</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;} <a class="code" href="structVmeUniverseDMAPacketRec__.html">VmeUniverseDMAPacketRec</a>, *<a class="code" href="structVmeUniverseDMAPacketRec__.html">VmeUniverseDMAPacket</a>; <span class="comment">/* DEPRECATED */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* PCI CSR register */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_PCI_CSR     0x4</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_D_PE       (1&lt;&lt;31) </span><span class="comment">/* detected parity error; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_S_SERR     (1&lt;&lt;30) </span><span class="comment">/* SERR (signalled error) asserted; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_R_MA       (1&lt;&lt;29) </span><span class="comment">/* received master abort; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_R_TA       (1&lt;&lt;28) </span><span class="comment">/* received target abort; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_S_TA       (1&lt;&lt;27) </span><span class="comment">/* signalled target abort; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_DEVSEL_MASK (3&lt;&lt;25)    </span><span class="comment">/* device select timing (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_DP_D       (1&lt;&lt;24) </span><span class="comment">/* data parity error detected; write 1 to clear */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_TFBBC      (1&lt;&lt;23) </span><span class="comment">/* target fast back to back capable (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_MFBBC      (1&lt;&lt;9)  </span><span class="comment">/* master fast back to back capable (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_SERR_EN    (1&lt;&lt;8)  </span><span class="comment">/* enable SERR driver */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_WAIT       (1&lt;&lt;7)  </span><span class="comment">/* wait cycle control (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_PERESP     (1&lt;&lt;6)  </span><span class="comment">/* parity error response enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_VGAPS      (1&lt;&lt;5)  </span><span class="comment">/* VGA palette snoop (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_MWI_EN     (1&lt;&lt;4)  </span><span class="comment">/* Memory write and invalidate enable (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_SC         (1&lt;&lt;3)  </span><span class="comment">/* special cycles (RO) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_BM         (1&lt;&lt;2)  </span><span class="comment">/* master enable (MUST SET TO ENABLE VME SLAVES) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_MS         (1&lt;&lt;1)  </span><span class="comment">/* target memory enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"># define    UNIV_PCI_CSR_IOS        (1&lt;&lt;0)  </span><span class="comment">/* target IO enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/* Special cycle (ADOH, RMW) control register */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SCYC_CTL    0x170   </span><span class="comment">/* write 0 to disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"># define    UNIV_SCYC_CTL_LAS_IO    (1&lt;&lt;2)  </span><span class="comment">/* PCI address space (1: IO, 0: mem) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"># define    UNIV_SCYC_CTL_SCYC_RMW  (1&lt;&lt;0)  </span><span class="comment">/* do a RMW cycle when reading  PCI address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"># define    UNIV_SCYC_CTL_SCYC_ADOH (2&lt;&lt;0)  </span><span class="comment">/* do a ADOH cycle when reading/writing  PCI address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Special cycle address register */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SCYC_ADDR   0x174   </span><span class="comment">/* PCI address (must be long word aligned) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Special cycle Swap/Compare/Enable */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SCYC_EN 0x178   </span><span class="comment">/* mask determining the bits involved in the compare and swap operations for VME RMW cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Special cycle compare data register */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SCYC_CMP    0x17c   </span><span class="comment">/* data to compare with word returned from VME RMW read */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* Special cycle swap data register */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SCYC_SWP    0x180   </span><span class="comment">/* If enabled bits of CMP match, corresponding SWP bits are written back to VME (under control of EN) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* PCI miscellaneous register */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LMISC   0x184</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_MASK (7&lt;&lt;28) </span><span class="comment">/* Univ. I only, not used on II */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_INF  (0&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_128_US   (1&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_256_US   (2&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_512_US   (3&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_1024_US  (4&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_2048_US  (5&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CRT_4096_US  (6&lt;&lt;28) </span><span class="comment">/* Coupled Request Timeout */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_MASK (7&lt;&lt;24) </span><span class="comment">/* coupled window timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_DISABLE  0   </span><span class="comment">/* disabled (release VME after 1 coupled xaction) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_16   (1&lt;&lt;24) </span><span class="comment">/* 16 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_32   (2&lt;&lt;24) </span><span class="comment">/* 32 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_64   (3&lt;&lt;24) </span><span class="comment">/* 64 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_128  (4&lt;&lt;24) </span><span class="comment">/* 128 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_256  (5&lt;&lt;24) </span><span class="comment">/* 256 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor"># define    UNIV_LMISC_CWT_512  (6&lt;&lt;24) </span><span class="comment">/* 512 PCI clock cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* PCI Command Error Log Register */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_L_CMDERR    0x18c</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"># define    UNIV_L_CMDERR_CMDERR(reg) (((reg)&gt;&gt;28)&amp;0xf) </span><span class="comment">/* extract PCI cmd error log */</span><span class="preprocessor"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"># define    UNIV_L_CMDERR_M_ERR (1&lt;&lt;27) </span><span class="comment">/* multiple errors have occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"># define    UNIV_L_CMDERR_L_STAT    (1&lt;&lt;23) </span><span class="comment">/* PCI error log status valid (write 1 to clear and enable logging) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* PCI Address Error Log */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LAERR   0x190   </span><span class="comment">/* PCI fault address (if L_CMDERR_L_STAT valid) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* DMA Xfer Control Register */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DCTL    0x200</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_L2V       (1&lt;&lt;31) </span><span class="comment">/* PCI-&gt;VME if set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VDW_MSK   (3&lt;&lt;22) </span><span class="comment">/* VME max. width mask 0x00c00000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VDW_8     (0&lt;&lt;22) </span><span class="comment">/* VME max. width 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VDW_16    (1&lt;&lt;22) </span><span class="comment">/* VME max. width 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VDW_32    (2&lt;&lt;22) </span><span class="comment">/* VME max. width 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VDW_64    (3&lt;&lt;22) </span><span class="comment">/* VME max. width 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VAS_MSK   (7&lt;&lt;16) </span><span class="comment">/* VME AS mask 0x00070000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VAS_A16   (0&lt;&lt;16) </span><span class="comment">/* VME A16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VAS_A24   (1&lt;&lt;16) </span><span class="comment">/* VME A24 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VAS_A32   (2&lt;&lt;16) </span><span class="comment">/* VME A32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_PGM_MSK   (3&lt;&lt;14) </span><span class="comment">/* VME PGM/DATA mask 0x0000c000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_PGM       (1&lt;&lt;14) </span><span class="comment">/* VME PGM(1)/DATA(0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_SUPER_MSK (3&lt;&lt;12) </span><span class="comment">/* VME SUPER/USR mask 0x00003000 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_SUPER     (1&lt;&lt;12) </span><span class="comment">/* VME SUPER(1)/USR(0) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_NO_VINC   (1&lt;&lt;9)  </span><span class="comment">/* VME no VME address increment [Universe IIa/b ONLY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_VCT       (1&lt;&lt;8)  </span><span class="comment">/* VME enable BLT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"># define    UNIV_DCTL_LD64EN    (1&lt;&lt;7)  </span><span class="comment">/* PCI 64 enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* DMA Xfer byte count register (is updated by DMA) */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DTBC    0x204</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* DMA Xfer local (PCI) address (direction is  set in DCTL) */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DLA     0x208</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/* DMA Xfer VME address (direction is  set in DCTL)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> * NOTE: (*UNIV_DVA) &amp; ~7 == (*UNIV_DLA) &amp; ~7 MUST HOLD</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DVA     0x210</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">/* DMA Xfer VME command packet pointer</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * NOTE: The address stored here MUST be 32-byte aligned</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DCPP    0x218</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">/* these bits are only used in linked lists */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"># define    UNIV_DCPP_IMG_NULL  (1&lt;&lt;0)  </span><span class="comment">/* last packet in list */</span><span class="preprocessor"></span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"># define    UNIV_DCPP_IMG_PROCESSED (1&lt;&lt;1)  </span><span class="comment">/* packet processed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* DMA Xfer General Control/Status register */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_DGCS    0x220</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_GO        (1&lt;&lt;31) </span><span class="comment">/* start xfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_STOP_REQ  (1&lt;&lt;30) </span><span class="comment">/* stop xfer (immediate abort) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_HALT_REQ  (1&lt;&lt;29) </span><span class="comment">/* halt xfer (abort after current packet) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_CHAIN     (1&lt;&lt;27) </span><span class="comment">/* enable linked list mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_MSK   (7&lt;&lt;20) </span><span class="comment">/* VON mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_DONE  (0&lt;&lt;20) </span><span class="comment">/* VON counter disabled (do until done) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_256   (1&lt;&lt;20) </span><span class="comment">/* VON yield bus after 256 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_512   (2&lt;&lt;20) </span><span class="comment">/* VON yield bus after 512 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_1024  (3&lt;&lt;20) </span><span class="comment">/* VON yield bus after 1024 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_2048  (4&lt;&lt;20) </span><span class="comment">/* VON yield bus after 2048 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_4096  (5&lt;&lt;20) </span><span class="comment">/* VON yield bus after 4096 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_8192  (6&lt;&lt;20) </span><span class="comment">/* VON yield bus after 8192 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VON_16384 (7&lt;&lt;20) </span><span class="comment">/* VON yield bus after 16384 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_MSK  (15&lt;&lt;16) </span><span class="comment">/* VOFF mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_0_US (0&lt;&lt;16) </span><span class="comment">/* re-request VME master after 0 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_2_US (8&lt;&lt;16) </span><span class="comment">/* re-request VME master after 2 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_4_US (9&lt;&lt;16) </span><span class="comment">/* re-request VME master after 4 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_8_US (10&lt;&lt;16)</span><span class="comment">/* re-request VME master after 8 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_16_US    (1&lt;&lt;16) </span><span class="comment">/* re-request VME master after 16 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_32_US    (2&lt;&lt;16) </span><span class="comment">/* re-request VME master after 32 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_64_US    (3&lt;&lt;16) </span><span class="comment">/* re-request VME master after 64 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_128_US   (4&lt;&lt;16) </span><span class="comment">/* re-request VME master after 128 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_256_US   (5&lt;&lt;16) </span><span class="comment">/* re-request VME master after 256 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_512_US   (6&lt;&lt;16) </span><span class="comment">/* re-request VME master after 512 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VOFF_1024_US  (7&lt;&lt;16) </span><span class="comment">/* re-request VME master after 1024 us */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* Status Bits (write 1 to clear) */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_ACT       (1&lt;&lt;15) </span><span class="comment">/* DMA active */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_STOP      (1&lt;&lt;14) </span><span class="comment">/* DMA stopped */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_HALT      (1&lt;&lt;13) </span><span class="comment">/* DMA halted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_DONE      (1&lt;&lt;11) </span><span class="comment">/* DMA done (OK) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_LERR      (1&lt;&lt;10) </span><span class="comment">/* PCI bus error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_VERR      (1&lt;&lt;9)  </span><span class="comment">/* VME bus error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_P_ERR     (1&lt;&lt;8)  </span><span class="comment">/* programming protocol error (e.g. PCI master disabled) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_STATUS_CLEAR\</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">    (UNIV_DGCS_ACT|UNIV_DGCS_STOP|UNIV_DGCS_HALT|\</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">     UNIV_DGCS_DONE|UNIV_DGCS_LERR|UNIV_DGCS_VERR|UNIV_DGCS_P_ERR)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_P_ERR     (1&lt;&lt;8)  </span><span class="comment">/* programming protocol error (e.g. PCI master disabled) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* Interrupt Mask Bits */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_STOP  (1&lt;&lt;6)  </span><span class="comment">/* interrupt when stopped */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_HALT  (1&lt;&lt;5)  </span><span class="comment">/* interrupt when halted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_DONE  (1&lt;&lt;3)  </span><span class="comment">/* interrupt when done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_LERR  (1&lt;&lt;2)  </span><span class="comment">/* interrupt on LERR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_VERR  (1&lt;&lt;1)  </span><span class="comment">/* interrupt on VERR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_P_ERR (1&lt;&lt;0)  </span><span class="comment">/* interrupt on P_ERR */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"># define    UNIV_DGCS_INT_MSK   (0x0000006f) </span><span class="comment">/* interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* DMA Linked List Update Enable Register */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_D_LLUE  0x224</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"># define    UNIV_D_LLUE_UPDATE  (1&lt;&lt;31)</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">/* PCI (local) interrupt enable register */</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LINT_EN 0x300</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_LM3    (1&lt;&lt;23) </span><span class="comment">/* location monitor 3 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_LM2    (1&lt;&lt;22) </span><span class="comment">/* location monitor 2 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_LM1    (1&lt;&lt;21) </span><span class="comment">/* location monitor 1 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_LM0    (1&lt;&lt;20) </span><span class="comment">/* location monitor 0 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_MBOX3  (1&lt;&lt;19) </span><span class="comment">/* mailbox 3 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_MBOX2  (1&lt;&lt;18) </span><span class="comment">/* mailbox 2 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_MBOX1  (1&lt;&lt;17) </span><span class="comment">/* mailbox 1 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_MBOX0  (1&lt;&lt;16) </span><span class="comment">/* mailbox 0 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_ACFAIL (1&lt;&lt;15) </span><span class="comment">/* ACFAIL irq mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_SYSFAIL    (1&lt;&lt;14) </span><span class="comment">/* SYSFAIL irq mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_SW_INT (1&lt;&lt;13) </span><span class="comment">/* PCI (local) software irq */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_SW_IACK    (1&lt;&lt;12) </span><span class="comment">/* VME software IACK mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VERR   (1&lt;&lt;10) </span><span class="comment">/* PCI VERR irq mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_LERR   (1&lt;&lt;9)  </span><span class="comment">/* PCI LERR irq mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_DMA    (1&lt;&lt;8)  </span><span class="comment">/* PCI DMA irq mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ7  (1&lt;&lt;7)  </span><span class="comment">/* VIRQ7 mask (universe does IACK automatically) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ6  (1&lt;&lt;6)  </span><span class="comment">/* VIRQ6 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ5  (1&lt;&lt;5)  </span><span class="comment">/* VIRQ5 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ4  (1&lt;&lt;4)  </span><span class="comment">/* VIRQ4 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ3  (1&lt;&lt;3)  </span><span class="comment">/* VIRQ3 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ2  (1&lt;&lt;2)  </span><span class="comment">/* VIRQ2 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VIRQ1  (1&lt;&lt;1)  </span><span class="comment">/* VIRQ1 mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"># define    UNIV_LINT_EN_VOWN   (1&lt;&lt;0)  </span><span class="comment">/* VOWN mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">/* PCI (local) interrupt status register */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LINT_STAT   0x304</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_LM3  (1&lt;&lt;23) </span><span class="comment">/* location monitor 3 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_LM2  (1&lt;&lt;22) </span><span class="comment">/* location monitor 2 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_LM1  (1&lt;&lt;21) </span><span class="comment">/* location monitor 1 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_LM0  (1&lt;&lt;20) </span><span class="comment">/* location monitor 0 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_MBOX3    (1&lt;&lt;19) </span><span class="comment">/* mailbox 3 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_MBOX2    (1&lt;&lt;18) </span><span class="comment">/* mailbox 2 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_MBOX1    (1&lt;&lt;17) </span><span class="comment">/* mailbox 1 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_MBOX0    (1&lt;&lt;16) </span><span class="comment">/* mailbox 0 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_ACFAIL   (1&lt;&lt;15) </span><span class="comment">/* ACFAIL irq status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_SYSFAIL  (1&lt;&lt;14) </span><span class="comment">/* SYSFAIL irq status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_SW_INT   (1&lt;&lt;13) </span><span class="comment">/* PCI (local) software irq */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_SW_IACK  (1&lt;&lt;12) </span><span class="comment">/* VME software IACK status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VERR     (1&lt;&lt;10) </span><span class="comment">/* PCI VERR irq status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_LERR     (1&lt;&lt;9)  </span><span class="comment">/* PCI LERR irq status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_DMA      (1&lt;&lt;8)  </span><span class="comment">/* PCI DMA irq status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ7    (1&lt;&lt;7)  </span><span class="comment">/* VIRQ7 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ6    (1&lt;&lt;6)  </span><span class="comment">/* VIRQ6 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ5    (1&lt;&lt;5)  </span><span class="comment">/* VIRQ5 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ4    (1&lt;&lt;4)  </span><span class="comment">/* VIRQ4 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ3    (1&lt;&lt;3)  </span><span class="comment">/* VIRQ3 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ2    (1&lt;&lt;2)  </span><span class="comment">/* VIRQ2 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VIRQ1    (1&lt;&lt;1)  </span><span class="comment">/* VIRQ1 status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_VOWN     (1&lt;&lt;0)  </span><span class="comment">/* VOWN status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"># define    UNIV_LINT_STAT_CLR      (0xfff7ff)</span><span class="comment">/* Clear all status bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* PCI (local) interrupt map 0 register */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LINT_MAP0   0x308   </span><span class="comment">/* mapping of VME IRQ sources to PCI irqs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ7(lint)  (((lint)&amp;0x7)&lt;&lt;(7*4))</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ6(lint)  (((lint)&amp;0x7)&lt;&lt;(6*4))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ5(lint)  (((lint)&amp;0x7)&lt;&lt;(5*4))</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ4(lint)  (((lint)&amp;0x7)&lt;&lt;(4*4))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ3(lint)  (((lint)&amp;0x7)&lt;&lt;(3*4))</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ2(lint)  (((lint)&amp;0x7)&lt;&lt;(2*4))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VIRQ1(lint)  (((lint)&amp;0x7)&lt;&lt;(1*4))</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP0_VOWN(lint)   (((lint)&amp;0x7)&lt;&lt;(0*4))</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LINT_MAP1   0x30c   </span><span class="comment">/* mapping of internal / VME IRQ sources to PCI irqs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_ACFAIL(lint) (((lint)&amp;0x7)&lt;&lt;(7*4))</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_SYSFAIL(lint)    (((lint)&amp;0x7)&lt;&lt;(6*4))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_SW_INT(lint) (((lint)&amp;0x7)&lt;&lt;(5*4))</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_SW_IACK(lint)    (((lint)&amp;0x7)&lt;&lt;(4*4))</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_VERR(lint)   (((lint)&amp;0x7)&lt;&lt;(2*4))</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_LERR(lint)   (((lint)&amp;0x7)&lt;&lt;(1*4))</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP1_DMA(lint)    (((lint)&amp;0x7)&lt;&lt;(0*4))</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* enabling of generation of VME bus IRQs, TODO */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_EN     0x310</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"># define    UNIV_VINT_EN_DISABLE_ALL    0</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"># define    UNIV_VINT_EN_SWINT          (1&lt;&lt;12)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"># define    UNIV_VINT_EN_SWINT_LVL(l)   (1&lt;&lt;(((l)&amp;7)+24))   </span><span class="comment">/* universe II only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/* status of generation of VME bus IRQs */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_STAT   0x314</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"># define    UNIV_VINT_STAT_LINT(lint)   (1&lt;&lt;((lint)&amp;7))</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"># define    UNIV_VINT_STAT_LINT_MASK    (0xff)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"># define    UNIV_VINT_STAT_CLR          (0xfe0f17ff)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"># define    UNIV_VINT_STAT_SWINT(l)     (1&lt;&lt;(((l)&amp;7)+24))</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_MAP0   0x318   </span><span class="comment">/* VME destination of PCI IRQ source, TODO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_MAP1   0x31c   </span><span class="comment">/* VME destination of PCI IRQ source, TODO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"># define    UNIV_VINT_MAP1_SWINT(level) (((level)&amp;0x7)&lt;&lt;16)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* NOTE: The universe seems to always set LSB (which has a special purpose in</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"> *       the STATID register: enable raising a SW_INT on IACK) on the</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> *       vector it puts out on the bus...</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_STATID 0x320   </span><span class="comment">/* our status/id response to IACK, TODO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"># define    UNIV_VINT_STATID(id)        ((id)&lt;&lt;24)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ1_STATID 0x324  </span><span class="comment">/* status/id of VME IRQ level 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ2_STATID 0x328  </span><span class="comment">/* status/id of VME IRQ level 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ3_STATID 0x32c  </span><span class="comment">/* status/id of VME IRQ level 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ4_STATID 0x330  </span><span class="comment">/* status/id of VME IRQ level 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ5_STATID 0x334  </span><span class="comment">/* status/id of VME IRQ level 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ6_STATID 0x338  </span><span class="comment">/* status/id of VME IRQ level 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VIRQ7_STATID 0x33c  </span><span class="comment">/* status/id of VME IRQ level 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"># define    UNIV_VIRQ_ERR           (1&lt;&lt;8)  </span><span class="comment">/* set if universe encountered a bus error when doing IACK */</span><span class="preprocessor"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"># define    UNIV_VIRQ_STATID_MASK       (0xff)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LINT_MAP2   0x340   </span><span class="comment">/* mapping of internal sources to PCI irqs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_LM3(lint)    (((lint)&amp;0x7)&lt;&lt;7*4) </span><span class="comment">/* location monitor 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_LM2(lint)    (((lint)&amp;0x7)&lt;&lt;6*4) </span><span class="comment">/* location monitor 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_LM1(lint)    (((lint)&amp;0x7)&lt;&lt;5*4) </span><span class="comment">/* location monitor 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_LM0(lint)    (((lint)&amp;0x7)&lt;&lt;4*4) </span><span class="comment">/* location monitor 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_MBOX3(lint)  (((lint)&amp;0x7)&lt;&lt;3*4) </span><span class="comment">/* mailbox 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_MBOX2(lint)  (((lint)&amp;0x7)&lt;&lt;2*4) </span><span class="comment">/* mailbox 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_MBOX1(lint)  (((lint)&amp;0x7)&lt;&lt;1*4) </span><span class="comment">/* mailbox 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"># define    UNIV_LINT_MAP2_MBOX0(lint)  (((lint)&amp;0x7)&lt;&lt;0*4) </span><span class="comment">/* mailbox 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VINT_MAP2   0x344   </span><span class="comment">/* mapping of internal sources to VME irqs */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor"># define    UNIV_VINT_MAP2_MBOX3(vint)  (((vint)&amp;0x7)&lt;&lt;3*4) </span><span class="comment">/* mailbox 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"># define    UNIV_VINT_MAP2_MBOX2(vint)  (((vint)&amp;0x7)&lt;&lt;2*4) </span><span class="comment">/* mailbox 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"># define    UNIV_VINT_MAP2_MBOX1(vint)  (((vint)&amp;0x7)&lt;&lt;1*4) </span><span class="comment">/* mailbox 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"># define    UNIV_VINT_MAP2_MBOX0(vint)  (((vint)&amp;0x7)&lt;&lt;0*4) </span><span class="comment">/* mailbox 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MBOX0   0x348   </span><span class="comment">/* mailbox 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MBOX1   0x34c   </span><span class="comment">/* mailbox 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MBOX2   0x350   </span><span class="comment">/* mailbox 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MBOX3   0x354   </span><span class="comment">/* mailbox 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SEMA0   0x358   </span><span class="comment">/* semaphore 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_SEMA1   0x35c   </span><span class="comment">/* semaphore 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* TODO define semaphore register bits */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MAST_CTL    0x400   </span><span class="comment">/* master control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_MAXRTRY(val)  (((val)&amp;0xf)&lt;&lt;7*4)  </span><span class="comment">/* max # of pci master retries */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_PWON(val)     (((val)&amp;0xf)&lt;&lt;6*4)  </span><span class="comment">/* posted write xfer count */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_VRL(val)      (((val)&amp;0x3)&lt;&lt;22)   </span><span class="comment">/* VME bus request level */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_VRM           (1&lt;&lt;21) </span><span class="comment">/* bus request mode (demand = 0, fair = 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_VREL          (1&lt;&lt;20) </span><span class="comment">/* bus release mode (when done = 0, on request = 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_VOWN          (1&lt;&lt;19) </span><span class="comment">/* bus ownership (release = 0, acquire/hold = 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_VOWN_ACK      (1&lt;&lt;18) </span><span class="comment">/* bus ownership (not owned = 0, acquired/held = 1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_PABS(val)     (((val)&amp;0x3)&lt;&lt;3*4)  </span><span class="comment">/* PCI aligned burst size (32,64,128 byte / 0x3 is reserved) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"># define    UNIV_MAST_CTL_BUS_NO(val)   (((val)&amp;0xff)&lt;&lt;0*4) </span><span class="comment">/* PCI bus number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_MISC_CTL    0x404   </span><span class="comment">/* misc control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_VBTO(val)     (((val)&amp;0x7)&lt;&lt;7*4)  </span><span class="comment">/* VME bus timeout (0=disable, 16*2^(val-1) us) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_VARB          (1&lt;&lt;26) </span><span class="comment">/* VME bus arbitration mode (0=round robin, 1= priority) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_VARBTO(val)   (((val)&amp;0x3)&lt;&lt;6*4)  </span><span class="comment">/* arbitration time out: disable, 16us, 256us, reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_SW_LRST       (1&lt;&lt;23) </span><span class="comment">/* software PCI reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_SW_SYSRST     (1&lt;&lt;22) </span><span class="comment">/* software VME reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_BI            (1&lt;&lt;20) </span><span class="comment">/* BI mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_ENGBI         (1&lt;&lt;19) </span><span class="comment">/* enable global BI mode initiator */</span><span class="preprocessor"></span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_SYSCON        (1&lt;&lt;17) </span><span class="comment">/* (R/W) 1:universe is system controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"># define    UNIV_MISC_CTL_V64AUTO       (1&lt;&lt;16) </span><span class="comment">/* (R/W) 1:initiate VME64 auto id slave participation */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* U2SPEC described in VGM manual */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* NOTE: the Joerger vtr10012_8 needs the timing to be tweaked!!!! READt27 must be _no_delay_</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_U2SPEC      0x4fc</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_DTKFLTR         (1&lt;&lt;12) </span><span class="comment">/* DTAck filter: 0: slow, better filter; 1: fast, poorer filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_MASt11          (1&lt;&lt;10) </span><span class="comment">/* Master parameter t11 (DS hi time during BLT and MBLTs) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_READt27_DEFAULT (0&lt;&lt;8)  </span><span class="comment">/* VME master parameter t27: (latch data after DTAck + 25ns) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_READt27_FAST    (1&lt;&lt;8)  </span><span class="comment">/* VME master parameter t27: (latch data faster than 25ns)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_READt27_NODELAY (2&lt;&lt;8)  </span><span class="comment">/* VME master parameter t27: (latch data without any delay)  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_POSt28_FAST     (1&lt;&lt;2)  </span><span class="comment">/* VME slave parameter t28: (faster time of DS to DTAck for posted write) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"># define    UNIV_U2SPEC_PREt28_FAST     (1&lt;&lt;0)  </span><span class="comment">/* VME slave parameter t28: (faster time of DS to DTAck for prefetch read) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* Location Monitor control register */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LM_CTL      0xf64</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_EN              (1&lt;&lt;31) </span><span class="comment">/* image enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_PGM             (1&lt;&lt;23) </span><span class="comment">/* program AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_DATA            (1&lt;&lt;22) </span><span class="comment">/* data AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_SUPER           (1&lt;&lt;21) </span><span class="comment">/* supervisor AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_USER            (1&lt;&lt;20) </span><span class="comment">/* user AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_VAS_A16         (0&lt;&lt;16) </span><span class="comment">/* A16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_VAS_A24         (1&lt;&lt;16) </span><span class="comment">/* A16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"># define    UNIV_LM_CTL_VAS_A32         (2&lt;&lt;16) </span><span class="comment">/* A16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/* Location Monitor base address */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_LM_BS       0xf68</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* VMEbus register access image control register */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VRAI_CTL    0xf70</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_EN            (1&lt;&lt;31) </span><span class="comment">/* image enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_PGM           (1&lt;&lt;23) </span><span class="comment">/* program AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_DATA          (1&lt;&lt;22) </span><span class="comment">/* data AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_SUPER         (1&lt;&lt;21) </span><span class="comment">/* supervisor AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_USER          (1&lt;&lt;20) </span><span class="comment">/* user AM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_VAS_A16       (0&lt;&lt;16) </span><span class="comment">/* A16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_VAS_A24       (1&lt;&lt;16) </span><span class="comment">/* A14 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_VAS_A32       (2&lt;&lt;16) </span><span class="comment">/* A32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"># define    UNIV_VRAI_CTL_VAS_MSK       (3&lt;&lt;16)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* VMEbus register acces image base address register */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VRAI_BS     0xf74</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* VMEbus CSR control register */</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VCSR_CTL    0xf80</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CTL_EN            (1&lt;&lt;31) </span><span class="comment">/* image enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CTL_LAS_PCI_MEM   (0&lt;&lt;0)  </span><span class="comment">/* pci mem space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CTL_LAS_PCI_IO    (1&lt;&lt;0)  </span><span class="comment">/* pci IO space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CTL_LAS_PCI_CFG   (2&lt;&lt;0)  </span><span class="comment">/* pci config space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">/* VMEbus CSR translation offset */</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VCSR_TO     0xf84</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* VMEbus AM code error log */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_V_AMERR     0xf88</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"># define    UNIV_V_AMERR_AMERR(reg)     (((reg)&gt;&gt;26)&amp;0x3f)  </span><span class="comment">/* extract error log code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"># define    UNIV_V_AMERR_IACK           (1&lt;&lt;25) </span><span class="comment">/* VMEbus IACK signal */</span><span class="preprocessor"></span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"># define    UNIV_V_AMERR_M_ERR          (1&lt;&lt;24) </span><span class="comment">/* multiple errors occurred */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"># define    UNIV_V_AMERR_V_STAT         (1&lt;&lt;23) </span><span class="comment">/* log status valid (write 1 to clear) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">/* VMEbus address error log */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VAERR       0xf8c       </span><span class="comment">/* address of fault address (if MERR_V_STAT valid) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* VMEbus CSR bit clear register */</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VCSR_CLR    0xff4</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CLR_RESET         (1&lt;&lt;31) </span><span class="comment">/* read/negate LRST (can only be written from VME bus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CLR_SYSFAIL       (1&lt;&lt;30) </span><span class="comment">/* read/negate SYSFAIL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_CLR_FAIL          (1&lt;&lt;29) </span><span class="comment">/* read: board has failed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* VMEbus CSR bit set register */</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VCSR_SET        (0xff8)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_SET_RESET         (1&lt;&lt;31) </span><span class="comment">/* read/assert LRST (can only be written from VME bus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_SET_SYSFAIL       (1&lt;&lt;30) </span><span class="comment">/* read/assert SYSFAIL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"># define    UNIV_VCSR_SET_FAIL          (1&lt;&lt;29) </span><span class="comment">/* read: board has failed */</span><span class="preprocessor"></span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* VMEbus CSR base address register */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define     UNIV_REGOFF_VCSR_BS     0xffc</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define     UNIV_VCSR_BS_MASK           (0xf8000000)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* offset of universe registers in VME-CSR slot */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define     UNIV_CSR_OFFSET             0x7f000</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* base address and IRQ line of 1st universe bridge</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> * NOTE: vmeUniverseInit() must be called before</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> *       these may be used.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> LERegister *vmeUniverse0BaseAddr;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">int</span> vmeUniverse0PciIrqLine;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* Initialize the driver */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;vmeUniverseInit(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* setup the universe chip, i.e. disable most of its</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * mappings, reset interrupts etc.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;vmeUniverseReset(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/* avoid pulling stdio.h into this header.</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * Applications that want a declaration of the</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * following routines should</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *  #include &lt;stdio.h&gt;</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> *  #define _VME_UNIVERSE_DECLARE_SHOW_ROUTINES</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> *  #include &lt;vmeUniverse.h&gt;</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* print the current configuration of all master ports to</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * f (stderr if NULL)</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;vmeUniverseMasterPortsShow(FILE *f);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* print the current configuration of all slave ports to</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * f (stderr if NULL)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;vmeUniverseSlavePortsShow(FILE *f);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/* disable all master or slave ports, respectively */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;vmeUniverseDisableAllMasters(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;vmeUniverseDisableAllSlaves(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* configure a master port</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> *   port:      port number 0..3  (0..7 for a UniverseII)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> *   address_space: vxWorks compliant addressing mode identifier</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> *                  (see vme.h). The most important are:</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> *                    0x0d - A32, Sup, Data</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *                    0x3d - A24, Sup, Data</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> *                    0x2d - A16, Sup, Data</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *                  additionally, the value 0 is accepted; it will</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> *                  disable this port.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> *   vme_address:   address on the vme_bus of this port.</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> *   local_address: address on the pci_bus of this port.</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> *   length:        size of this port.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> *   NOTE: the addresses and length parameters must be aligned on a</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> *         2^16 byte (0x10000) boundary, except for port 4 (only available</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> *         on a UniverseII), where the alignment can be 4k (4096).</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> *   RETURNS: 0 on success, -1 on failure. Error messages printed to stderr.</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;vmeUniverseMasterPortCfg(</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   port,</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   address_space,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   vme_address,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   local_address,</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   length);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">/* translate an address through the bridge</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * vmeUniverseXlateAddr(0,0,as,addr,&amp;result)</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * yields a VME a address that reflects</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * a local memory location as seen from the VME bus through the universe</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * VME slave.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> * likewise does vmeUniverseXlateAddr(1,0,as,addr,&amp;result)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment"> * translate a VME bus addr (through the VME master) to the</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"> * PCI side of the bridge.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * a valid address space modifier must be specified.</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * The &#39;reverse&#39; parameter may be used to find a reverse</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * mapping, i.e. the pci address in a master window can be</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * found if the respective vme address is known etc.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * RETURNS: translated address in *pbusAdrs / *plocalAdrs</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment"> *          0:  success</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"> *          -1: address/modifier not found in any bridge port</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment"> *          -2: invalid modifier</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;vmeUniverseXlateAddr(</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordtype">int</span> master,         <span class="comment">/* look in the master windows */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordtype">int</span> reverse,        <span class="comment">/* reverse mapping; for masters: map local to VME */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> as,   <span class="comment">/* address space */</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> addr, <span class="comment">/* address to look up */</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> *paOut<span class="comment">/* where to put result */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    );</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">/* configure a VME slave (PCI master) port */</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;vmeUniverseSlavePortCfg(</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   port,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   address_space,</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   vme_address,</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   local_address,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   length);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/****** NOTE: USE OF vmeUniverseStartDMA IS DEPRECATED      *********</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> ******       USE API IN VMEDMA.h/vmeUniverseDMA.h INSTEAD  *********/</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* start a (direct, not linked) DMA transfer</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * NOTE:  DCTL and DGCS must be set up</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *        prior to calling this routine</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;vmeUniverseStartDMA(</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> local_addr,</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vme_addr,</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> count); <span class="comment">/* DEPRECATED */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;vmeUniverseStartDMAXX(</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> local_addr,</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vme_addr,</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> count); <span class="comment">/* DEPRECATED */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* read a register in PCI memory space</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"> * (offset being one of the declared constants)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;vmeUniverseReadReg(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset);</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">/* write a register in PCI memory space */</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;vmeUniverseWriteReg(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> value, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">/* convert an array of unsigned long values to LE (as needed</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment"> * when the universe reads e.g. DMA descriptors from PCI)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;vmeUniverseCvtToLE(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> *ptr, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> num);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/* reset the VME bus */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;vmeUniverseResetBus(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/* The ...XX routines take the universe base address as an additional</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> * argument - this allows for programming secondary devices.</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;vmeUniverseReadRegXX(<span class="keyword">volatile</span> LERegister *ubase, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;vmeUniverseWriteRegXX(<span class="keyword">volatile</span> LERegister *ubase, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> value, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;vmeUniverseXlateAddrXX(</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordtype">int</span> master,</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordtype">int</span> reverse,</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> as,</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> addr,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> *paOut</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    );</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;vmeUniverseMasterPortCfgXX(</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   port,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   address_space,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   vme_address,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   local_address,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   length);</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;vmeUniverseSlavePortCfgXX(</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   port,</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   address_space,</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   vme_address,</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   local_address,</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>   length);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;vmeUniverseDisableAllMastersXX(<span class="keyword">volatile</span> LERegister *ubase);</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;vmeUniverseDisableAllSlavesXX(<span class="keyword">volatile</span> LERegister *ubase);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* print the current configuration of all master ports to</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"> * f (stderr if NULL)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;vmeUniverseMasterPortsShowXX(</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,FILE *f);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* print the current configuration of all slave ports to</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> * f (stderr if NULL)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;vmeUniverseSlavePortsShowXX(</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keyword">volatile</span> LERegister *ubase,FILE *f);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">/* Raise a VME Interrupt at &#39;level&#39; and respond with &#39;vector&#39; to a</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"> * handler on the VME bus. (The handler could be a different board</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> * or the universe itself - [only works with universe II]).</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment"> * Note that you could install a interrupt handler at UNIV_VME_SW_IACK_INT_VEC</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment"> * to be notified of an IACK cycle having completed.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> * This routine is mainly FOR TESTING.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> * NOTES:</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"> *   - several registers are modified: the vector is written to VINT_STATID</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"> *     and (universe 1 chip only) the level is written to the SW_INT bits</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment"> *     int VINT_MAP1</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"> *   - NO MUTUAL EXCLUSION PROTECTION (reads VINT_EN, modifies then writes back).</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment"> *     If several users need access to VINT_EN and/or VINT_STATID (and VINT_MAP1</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment"> *     on the universe 1) it is their responsibility to serialize access.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> * Arguments:</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> *  &#39;level&#39;:  interrupt level, 1..7</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> *  &#39;vector&#39;: vector number (0..254) that the universe puts on the bus in response to</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> *            an IACK cycle. NOTE: the vector number *must be even* (hardware restriction</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> *            of the universe -- it always clears the LSB when the interrupter is</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment"> *            a software interrupt).</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"> * RETURNS:</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"> *        0:  Success</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment"> *       -1:  Invalid argument (level not 1..7, vector odd or &gt;= 256)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"> *       -2:  Interrupt &#39;level&#39; already asserted (maybe nobody handles it).</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"> *            You can manually clear it be writing the respective bit in</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> *            VINT_STAT. Make sure really nobody responds to avoid spurious</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> *            interrupts (consult universe docs).</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;vmeUniverseIntRaiseXX(<span class="keyword">volatile</span> LERegister *base, <span class="keywordtype">int</span> level, <span class="keywordtype">unsigned</span> vector);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;vmeUniverseIntRaise(<span class="keywordtype">int</span> level, <span class="keywordtype">unsigned</span> vector);</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">/* Map internal register block to VME.</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"> * This routine is intended for BSP implementors. The registers can be</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment"> * made accessible from VME so that the interrupt handler can flush the</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"> * bridge FIFO (see below). The preferred method is by accessing VME CSR,</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"> * though, if these are mapped [and the BSP provides an outbound window].</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"> * On the universe we can also disable posted writes in the &#39;ordinary&#39;</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> * outbound windows.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> *            vme_base: VME address where the universe registers (4k) can be mapped.</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> *                      This VME address must fall into a range covered by</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment"> *                      any pre-configured outbound window.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"> *       address_space: The desired VME address space.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment"> *                      (all of SUP/USR/PGM/DATA are always accepted).</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * See NOTES [vmeUniverseInstallIrqMgrAlt()] below for further information.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment"> * RETURNS: 0 on success, nonzero on error. It is not possible (and results</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> *          in a non-zero return code) to change the CRG VME address after</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *          initializing the interrupt manager as it uses the CRG.</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;vmeUniverseMapCRGXX(<span class="keyword">volatile</span> LERegister *base, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vme_base, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> address_space);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;vmeUniverseMapCRG(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vme_base, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> address_space);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#ifdef __rtems__</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/* VME Interrupt Handler functionality */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">/* we dont use the current RTEMS/BSP interrupt API for the</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"> * following reasons:</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> *    - RTEMS/BSP API does not pass an argument to the ISR :-( :-(</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> *    - no separate vector space for VME vectors. Some vectors would</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> *      have to overlap with existing PCI/ISA vectors.</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> *    - RTEMS/BSP API allocates a structure for every possible vector</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"> *    - the irq_on(), irq_off() functions add more bloat than helping.</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> *      They are (currently) only used by the framework to disable</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"> *      interrupts at the device level before removing a handler</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment"> *      and to enable interrupts after installing a handler.</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment"> *      These operations may as well be done by the driver itself.</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment"> * Hence, we maintain our own (VME) handler table and hook our PCI</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> * handler into the standard RTEMS/BSP environment. Our handler then</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> * dispatches VME interrupts.</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="keyword">typedef</span> void (*VmeUniverseISR) (<span class="keywordtype">void</span> *usrArg, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vector);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* use these special vectors to connect a handler to the</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * universe specific interrupts (such as &quot;DMA done&quot;,</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> * VOWN, error irqs etc.)</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> * NOTE: The wrapper clears all status LINT bits (except</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"> * for regular VME irqs). Also note that it is the user&#39;s</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * responsibility to enable the necessary interrupts in</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> * LINT_EN</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> * !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> * DO NOT CHANGE THE ORDER OF THESE VECTORS - THE DRIVER</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> * DEPENDS ON IT</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define UNIV_VOWN_INT_VEC           256</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define UNIV_DMA_INT_VEC            257</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define UNIV_LERR_INT_VEC           258</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define UNIV_VERR_INT_VEC           259</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">/* 260 is reserved */</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define UNIV_VME_SW_IACK_INT_VEC    261</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define UNIV_PCI_SW_INT_VEC         262</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define UNIV_SYSFAIL_INT_VEC        263</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define UNIV_ACFAIL_INT_VEC         264</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define UNIV_MBOX0_INT_VEC          265</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define UNIV_MBOX1_INT_VEC          266</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define UNIV_MBOX2_INT_VEC          267</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define UNIV_MBOX3_INT_VEC          268</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define UNIV_LM0_INT_VEC            269</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define UNIV_LM1_INT_VEC            270</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define UNIV_LM2_INT_VEC            271</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define UNIV_LM3_INT_VEC            272</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define UNIV_NUM_INT_VECS           273</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/* install a handler for a VME vector</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * RETURNS 0 on success, nonzero on failure.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;vmeUniverseInstallISR(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vector, VmeUniverseISR handler, <span class="keywordtype">void</span> *usrArg);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">/* remove a handler for a VME vector. The vector and usrArg parameters</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * must match the respective parameters used when installing the handler.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * RETURNS 0 on success, nonzero on failure.</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;vmeUniverseRemoveISR(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vector, VmeUniverseISR handler, <span class="keywordtype">void</span> *usrArg);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">/* query for the currently installed ISR and usr parameter at a given vector</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> * RETURNS: ISR or 0 (vector too big or no ISR installed)</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;VmeUniverseISR</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;vmeUniverseISRGet(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> vector, <span class="keywordtype">void</span> **parg);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* utility routines to enable/disable a VME IRQ level.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"> * To enable/disable the internal interrupt sources (special vectors above)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> * pass a vector argument &gt; 255.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> * RETURNS 0 on success, nonzero on failure</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;vmeUniverseIntEnable(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;vmeUniverseIntDisable(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">/* Check if an interrupt level or internal source is enabled:</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> * &#39;level&#39;: VME level 1..7 or internal special vector &gt; 255</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> * RETURNS: value &gt; 0 if interrupt is currently enabled,</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment"> *          zero      if interrupt is currently disabled,</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> *          -1        on error (invalid argument).</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;vmeUniverseIntIsEnabled(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* Change the routing of IRQ &#39;level&#39; to &#39;pin&#39;.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> * If the BSP connects more than one of the eight</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> * physical interrupt lines from the universe to</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> * the board&#39;s PIC then you may change the physical</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment"> * line a given &#39;level&#39; is using. By default,</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"> * all 7 VME levels use the first wire (pin==0) and</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"> * all internal sources use the (optional) second</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment"> * wire (pin==1).</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> * This feature is useful if you want to make use of</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * different hardware priorities of the PIC. Let&#39;s</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> * say you want to give IRQ level 7 the highest priority.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * You could then give &#39;pin 0&#39; a higher priority (at the</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> * PIC) and &#39;pin 1&#39; a lower priority and issue.</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> *   for ( i=1; i&lt;7; i++ ) vmeUniverseIntRoute(i, 1);</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"> * PARAMETERS:</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"> *    &#39;level&#39; : VME interrupt level &#39;1..7&#39; or one of</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> *              the internal sources. Pass the internal</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> *              source&#39;s vector number (&gt;=256).</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> *    &#39;pin&#39;   : a value of 0 routes the requested IRQ to</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment"> *              the first line registered with the manager</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> *              (vmeIrqUnivOut parameter), a value of 1</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"> *              routes it to the alternate wire</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> *              (specialIrqUnivOut)</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> * RETURNS: 0 on success, nonzero on error (invalid arguments)</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> * NOTES:   - DONT change the universe &#39;map&#39; registers</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> *            directly. The driver caches routing internally.</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> *          - support for the &#39;specialIrqUnivOut&#39; wire is</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> *            board dependent. If the board only provides</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment"> *            a single physical wire from the universe to</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment"> *            the PIC then the feature might not be available.</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;vmeUniverseIntRoute(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> level, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> pin);</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">/* Loopback test of the VME interrupt subsystem.</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> *  - installs ISRs on &#39;vector&#39; and on UNIV_VME_SW_IACK_INT_VEC</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> *  - asserts VME interrupt &#39;level&#39;</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *  - waits for both interrupts: &#39;ordinary&#39; VME interrupt of &#39;level&#39; and</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"> *    IACK completion interrupt (&#39;special&#39; vector UNIV_VME_SW_IACK_INT_VEC).</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"> * NOTES:</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment"> *  - make sure no other handler responds to &#39;level&#39;.</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> *  - make sure no ISR is installed on both vectors yet.</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> *  - ISRs installed by this routine are removed after completion.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> *  - no concurrent access protection of all involved resources</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> *    (levels, vectors and registers  [see vmeUniverseIntRaise()])</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment"> *    is implemented.</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment"> *  - this routine is intended for TESTING (when implementing new BSPs etc.).</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment"> *  - one RTEMS message queue is temporarily used (created/deleted).</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment"> *  - the universe 1 always yields a zero vector (VIRQx_STATID) in response</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment"> *    to a self-generated VME interrupt. As a workaround, the routine</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> *    only accepts a zero vector when running on a universe 1.</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"> * RETURNS:</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"> *                 0: Success.</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"> *                -1: Invalid arguments.</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"> *                 1: Test failed (outstanding interrupts).</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * rtems_status_code: Failed RTEMS directive.</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;vmeUniverseIntLoopbackTst(<span class="keywordtype">int</span> level, <span class="keywordtype">unsigned</span> vector);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/* the universe interrupt handler is capable of routing all sorts of</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> * (VME) interrupts to 8 different lines (some of) which may be hooked up</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> * in a (board specific) way to a PIC.</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> * This driver only supports at most two lines. By default, it routes the</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * 7 VME interrupts to the main line and optionally, it routes the &#39;special&#39;</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * interrupts generated by the universe itself (DMA done, VOWN etc.)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> * to a second line. If no second line is available, all IRQs are routed</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment"> * to the main line.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment"> * The routing of interrupts to the two lines can be modified (using</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"> * the vmeUniverseIntRoute() call - see above - i.e., to make use of</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"> * different hardware priorities of the two pins.</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"> * Because the driver has no way to figure out which lines are actually</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> * wired to the PIC, this information has to be provided when installing</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> * the manager.</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment"> * Hence the manager sets up routing VME interrupts to 1 or 2 universe</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment"> * OUTPUTS. However, it must also be told to which PIC INPUTS they</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment"> * are wired.</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"> * Optionally, the first PIC input line can be read from PCI config space</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment"> * but the second must be passed to this routine. Note that the info read</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> * from PCI config space is wrong for many boards!</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> * PARAMETERS:</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> *       vmeIrqUnivOut: to which output pin (of the universe) should the 7</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"> *                      VME irq levels be routed.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment"> *       vmeIrqPicLine: specifies to which PIC input the &#39;main&#39; output is</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment"> *                      wired. If passed a value &lt; 0, the driver reads this</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"> *                      information from PCI config space (&quot;IRQ line&quot;).</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"> *   specialIrqUnivOut: to which output pin (of the universe) should the</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment"> *                      internally irqs be routed. Use &#39;vmeIRQunivOut&#39;</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"> *                      if &lt; 0.</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"> *   specialIrqPicLine: specifies to which PIC input the &#39;special&#39; output</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"> *                      pin is wired. The wiring of the &#39;vmeIRQunivOut&#39; to</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"> *                      the PIC is determined by reading PCI config space.</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * RETURNS: 0 on success, -1 on failure.</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">/* This routine is outside of the __INSIDE_RTEMS_BSP__ test for bwrds compatibility ONLY */</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;vmeUniverseInstallIrqMgr(<span class="keywordtype">int</span> vmeIrqUnivOut,</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                         <span class="keywordtype">int</span> vmeIrqPicLine,</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                         <span class="keywordtype">int</span> specialIrqUnivOut,</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                         <span class="keywordtype">int</span> specialIrqPicLine);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#if defined(__INSIDE_RTEMS_BSP__)</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#include &lt;stdarg.h&gt;</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">/* up to 4 universe outputs are now supported by this alternate</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> * entry point.</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment"> * Terminate the vararg list (uni_pin/pic_pin pairs) with a</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment"> * &#39;-1&#39; uni_pin.</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"> * E.g., the old interface is now just a wrapper to</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"> *   vmeUniverseInstallIrqMgrAlt(0, vmeUnivOut, vmePicLint, specUnivOut, specPicLine, -1);</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"> * The &#39;IRQ_MGR_SHARED&#39; flag uses the BSP_install_rtems_shared_irq_handler()</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"> * API. CAVEAT: shared interrupts need RTEMS workspace, i.e., the</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> * VME interrupt manager can only be installed *after workspace is initialized*</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> * if &#39;shared&#39; is nonzero (i.e., *not* from bspstart()).</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> * If &#39;PW_WORKAROUND&#39; flag is set then the interrupt manager will try to</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> * find a way to access the control registers from VME so that the universe&#39;s</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> * posted write FIFO can be flushed after the user ISR returns:</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"> * The installation routine looks first for CSR registers in CSR space (this</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="comment"> * requires:</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"> *      - a VME64 crate with autoid or geographical addressing</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment"> *      - the firmware or BSP to figure out the slot number and program the CSR base</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment"> *        in the universe.</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> *      - the BSP to open an outbound window to CSR space.</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> * If CSR registers cannot be found then the installation routine looks for CRG registers:</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> *      - BSP must map CRG on VME</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment"> *      - CRG must be visible in outbound window</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment"> *      CAVEAT: multiple boards with same BSP on single backplane must not map their CRG</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"> *              to the same address!</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define VMEUNIVERSE_IRQ_MGR_FLAG_SHARED         1   </span><span class="comment">/* use shared interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define VMEUNIVERSE_IRQ_MGR_FLAG_PW_WORKAROUND  2   </span><span class="comment">/* use shared interrupts */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;vmeUniverseInstallIrqMgrAlt(<span class="keywordtype">int</span> flags, <span class="keywordtype">int</span> uni_pin0, <span class="keywordtype">int</span> pic_pin0, ...);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keywordtype">int</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;vmeUniverseInstallIrqMgrVa(<span class="keywordtype">int</span> flags, <span class="keywordtype">int</span> uni_pin0, <span class="keywordtype">int</span> pic_pin0, va_list ap);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __INSIDE_RTEMS_BSP__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __rtems__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct____attribute_____html"><div class="ttname"><a href="struct____attribute____.html">__attribute__</a></div><div class="ttdef"><b>Definition:</b> jffs2.h:95</div></div>
<div class="ttc" id="vme__am__defs_8h_html"><div class="ttname"><a href="vme__am__defs_8h.html">vme_am_defs.h</a></div><div class="ttdoc">vxworks compatible addressing modes</div></div>
<div class="ttc" id="structVmeUniverseDMAPacketRec___html"><div class="ttname"><a href="structVmeUniverseDMAPacketRec__.html">VmeUniverseDMAPacketRec_</a></div><div class="ttdef"><b>Definition:</b> vmeUniverse.h:88</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
