<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <title>Pyverilog by shtaxxx</title>

    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/pygment_trac.css">
    <script src="javascripts/scale.fix.js"></script>
    <meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no">
    <!--[if lt IE 9]>
    <script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
    <![endif]-->
  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1 class="header">Pyverilog</h1>
        <p class="header">Python-based Hardware Design Processing Toolkit for Verilog HDL</p>

        <ul>
          <li class="download"><a class="buttons" href="https://github.com/shtaxxx/Pyverilog/zipball/master">Download ZIP</a></li>
          <li class="download"><a class="buttons" href="https://github.com/shtaxxx/Pyverilog/tarball/master">Download TAR</a></li>
          <li><a class="buttons github" href="https://github.com/shtaxxx/Pyverilog">View On GitHub</a></li>
        </ul>

        <p class="header">This project is maintained by <a class="header name" href="https://github.com/shtaxxx">shtaxxx</a></p>


      </header>
      <section>
        <h2>
<a name="whats-pyverilog" class="anchor" href="#whats-pyverilog"><span class="octicon octicon-link"></span></a>What's Pyverilog?</h2>

<p>Pyverilog is open-source hardware design processing toolkit for Verilog HDL.
All source codes are written in Python.</p>

<p>Pyverilog includes (1) code parser, (2) dataflow analyzer, (3) control-flow analyzer and (4) code generator.
You can create your own design analyzer, code translator and code generator of Verilog HDL based on this toolkit.</p>

<h2>
<a name="software-requirements" class="anchor" href="#software-requirements"><span class="octicon octicon-link"></span></a>Software Requirements</h2>

<ul>
<li>Python (2.7 and 3.3 or later)</li>
<li>Graphviz and Pygraphviz (Python3 does not support)

<ul>
<li>graphgen.py in controlflow and controlflow.py in controlflow (without --nograph option) use Pygraphviz with Python 2.7.</li>
<li>If you do not use graphgen.py and controlflow.py without --nograph option, Python 3 is OK.</li>
</ul>
</li>
<li>Jinja2 (2.7 or later)

<ul>
<li>pip3 install jinja2</li>
</ul>
</li>
<li>Icarus Verilog (0.9.6 or later)

<ul>
<li>apt-get install iverilog</li>
</ul>
</li>
</ul><h2>
<a name="getting-started" class="anchor" href="#getting-started"><span class="octicon octicon-link"></span></a>Getting Started</h2>

<p>This software includes various tools for Verilog HDL design.</p>

<ul>
<li>vparser: Code parser to generate AST (Abstract Syntax Tree) from source codes of Verilog HDL.</li>
<li>dataflow: Dataflow analyzer with an optimizer to remove redundant expressions and some dataflow handling tools.</li>
<li>controlflow: Control-flow analyzer with condition analyzer that identify when a signal is activated.</li>
<li>ast_code_generator: Verilog HDL code generator from AST.</li>
</ul><p>To use them, please type 'make' in each sub directory.</p>

<h2>
<a name="license" class="anchor" href="#license"><span class="octicon octicon-link"></span></a>License</h2>

<p>Apache License 2.0
(<a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a>)</p>

<p>This software package includes PLY-3.4.
The license of PLY is BSD.</p>

<p>Copyright (C) 2013, Shinya Takamaeda-Yamazaki</p>

<p>E-mail: takamaeda_at_arch.cs.titech.ac.jp</p>
      </section>
      <footer>
        <p><small>Hosted on <a href="http://pages.github.com">GitHub Pages</a> using the Dinky theme</small></p>
      </footer>
    </div>
    <!--[if !IE]><script>fixScale(document);</script><![endif]-->
		
  </body>
</html>
