


ARM Macro Assembler    Page 1 


    1 00000000         ; Definitions  -- references to 'UM' are to the User Man
                       ual.
    2 00000000         
    3 00000000         ; Timer Stuff -- UM, Table 173
    4 00000000         
    5 00000000 E0004000 
                       T0      equ              0xE0004000  ; Timer 0 Base Addr
                                                            ess
    6 00000000 E0008000 
                       T1      equ              0xE0008000
    7 00000000         
    8 00000000 00000000 
                       IR      equ              0           ; Add this to a tim
                                                            er's base address t
                                                            o get actual regist
                                                            er address
    9 00000000 00000004 
                       TCR     equ              4
   10 00000000 00000014 
                       MCR     equ              0x14
   11 00000000 00000018 
                       MR0     equ              0x18
   12 00000000         
   13 00000000 00000002 
                       TimerCommandReset
                               equ              2
   14 00000000 00000001 
                       TimerCommandRun
                               equ              1
   15 00000000 00000003 
                       TimerModeResetAndInterrupt
                               equ              3
   16 00000000 00000001 
                       TimerResetTimer0Interrupt
                               equ              1
   17 00000000 000000FF 
                       TimerResetAllInterrupts
                               equ              0xFF
   18 00000000         
   19 00000000         ; VIC Stuff -- UM, Table 41
   20 00000000 FFFFF000 
                       VIC     equ              0xFFFFF000  ; VIC Base Address
   21 00000000 00000010 
                       IntEnable
                               equ              0x10
   22 00000000 00000030 
                       VectAddr
                               equ              0x30
   23 00000000 00000100 
                       VectAddr0
                               equ              0x100
   24 00000000 00000200 
                       VectCtrl0
                               equ              0x200
   25 00000000         
   26 00000000 00000004 
                       Timer0ChannelNumber
                               equ              4           ; UM, Table 63
   27 00000000 00000010 



ARM Macro Assembler    Page 2 


                       Timer0Mask
                               equ              1<<Timer0ChannelNumber 
                                                            ; UM, Table 63
   28 00000000 00000005 
                       IRQslot_en
                               equ              5           ; UM, Table 58
   29 00000000         
   30 00000000                 AREA             InitialisationAndMain, CODE, RE
ADONLY
   31 00000000                 IMPORT           main
   32 00000000         
   33 00000000         ; (c) Mike Brady, 2014 -- 2019.
   34 00000000         
   35 00000000                 EXPORT           start
   36 00000000         start
   37 00000000         ; initialisation code
   38 00000000         
   39 00000000         ; Initialise the VIC
   40 00000000 E59F004C        ldr              r0,=VIC     ; looking at you, V
                                                            IC!
   41 00000004         
   42 00000004 E59F104C        ldr              r1,=irqhan
   43 00000008 E5801100        str              r1,[r0,#VectAddr0] ; associate 
                                                            our interrupt handl
                                                            er with Vectored In
                                                            terrupt 0
   44 0000000C         
   45 0000000C E3A01024        mov              r1,#Timer0ChannelNumber+(1<<IRQ
slot_en)
   46 00000010 E5801200        str              r1,[r0,#VectCtrl0] ; make Timer
                                                             0 interrupts the s
                                                            ource of Vectored I
                                                            nterrupt 0
   47 00000014         
   48 00000014 E3A01010        mov              r1,#Timer0Mask
   49 00000018 E5801010        str              r1,[r0,#IntEnable] ; enable Tim
                                                            er 0 interrupts to 
                                                            be recognised by th
                                                            e VIC
   50 0000001C         
   51 0000001C E3A01000        mov              r1,#0
   52 00000020 E5801030        str              r1,[r0,#VectAddr] ; remove any 
                                                            pending interrupt (
                                                            may not be needed)
   53 00000024         
   54 00000024         ; Initialise Timer 0
   55 00000024 E59F0030        ldr              r0,=T0      ; looking at you, T
                                                            imer 0!
   56 00000028         
   57 00000028 E3A01002        mov              r1,#TimerCommandReset
   58 0000002C E5801004        str              r1,[r0,#TCR]
   59 00000030         
   60 00000030 E3A010FF        mov              r1,#TimerResetAllInterrupts
   61 00000034 E5801000        str              r1,[r0,#IR]
   62 00000038         
   63 00000038 E59F1020        ldr              r1,=(14745600/200)-1 ; 5 ms = 1
                                                            /200 second
   64 0000003C E5801018        str              r1,[r0,#MR0]
   65 00000040         



ARM Macro Assembler    Page 3 


   66 00000040 E3A01003        mov              r1,#TimerModeResetAndInterrupt
   67 00000044 E5801014        str              r1,[r0,#MCR]
   68 00000048         
   69 00000048 E3A01001        mov              r1,#TimerCommandRun
   70 0000004C E5801004        str              r1,[r0,#TCR]
   71 00000050         
   72 00000050         ;from here, initialisation is finished, so it should be 
                       the main body of the main program
   73 00000050         
   74 00000050 EAFFFFFE 
                       wloop   b                wloop       ; branch always
   75 00000054         ;main program execution will never drop below the statem
                       ent above.
   76 00000054         
   77 00000054 FFFFF000 
              00000000 
              E0004000 
              00011FFF         AREA             InterruptStuff, CODE, READONLY
   78 00000000 E24EE004 
                       irqhan  sub              lr,lr,#4
   79 00000004 E92D4003        stmfd            sp!,{r0-r1,lr} ; the lr will be
                                                             restored to the pc
                                                            
   80 00000008         
   81 00000008         ;this is the body of the interrupt handler
   82 00000008         
   83 00000008         ;here you'd put the unique part of your interrupt handle
                       r
   84 00000008         ;all the other stuff is "housekeeping" to save registers
                        and acknowledge interrupts
   85 00000008         
   86 00000008         
   87 00000008         ;this is where we stop the timer from making the interru
                       pt request to the VIC
   88 00000008         ;i.e. we 'acknowledge' the interrupt
   89 00000008 E59F0014        ldr              r0,=T0
   90 0000000C E3A01001        mov              r1,#TimerResetTimer0Interrupt
   91 00000010 E5801000        str              r1,[r0,#IR] ; remove MR0 interr
                                                            upt request from ti
                                                            mer
   92 00000014         
   93 00000014         ;here we stop the VIC from making the interrupt request 
                       to the CPU:
   94 00000014 E59F000C        ldr              r0,=VIC
   95 00000018 E3A01000        mov              r1,#0
   96 0000001C E5801030        str              r1,[r0,#VectAddr] ; reset VIC
   97 00000020         
   98 00000020 E8FD8003        ldmfd            sp!,{r0-r1,pc}^ ; return from i
                                                            nterrupt, restoring
                                                             pc from lr
   99 00000024         ; and also restoring the CPSR
  100 00000024         
  101 00000024                 END
              E0004000 
              FFFFF000 
Command Line: --debug --xref --diag_suppress=9931 --apcs=interwork --depend=.\a
pp.d -o.\app.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\CMSIS\Include -IC:\Ke
il_v5\ARM\Inc\Philips --predefine="__EVAL SETA 1" --predefine="__MICROLIB SETA 
1" --predefine="__UVISION_VERSION SETA 516" --list=.\listings\app.lst App.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InitialisationAndMain 00000000

Symbol: InitialisationAndMain
   Definitions
      At line 30 in file App.s
   Uses
      None
Comment: InitialisationAndMain unused
start 00000000

Symbol: start
   Definitions
      At line 36 in file App.s
   Uses
      At line 35 in file App.s
Comment: start used once
wloop 00000050

Symbol: wloop
   Definitions
      At line 74 in file App.s
   Uses
      At line 74 in file App.s
Comment: wloop used once
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InterruptStuff 00000000

Symbol: InterruptStuff
   Definitions
      At line 77 in file App.s
   Uses
      None
Comment: InterruptStuff unused
irqhan 00000000

Symbol: irqhan
   Definitions
      At line 78 in file App.s
   Uses
      At line 42 in file App.s
Comment: irqhan used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

IR 00000000

Symbol: IR
   Definitions
      At line 8 in file App.s
   Uses
      At line 61 in file App.s
      At line 91 in file App.s

IRQslot_en 00000005

Symbol: IRQslot_en
   Definitions
      At line 28 in file App.s
   Uses
      At line 45 in file App.s
Comment: IRQslot_en used once
IntEnable 00000010

Symbol: IntEnable
   Definitions
      At line 21 in file App.s
   Uses
      At line 49 in file App.s
Comment: IntEnable used once
MCR 00000014

Symbol: MCR
   Definitions
      At line 10 in file App.s
   Uses
      At line 67 in file App.s
Comment: MCR used once
MR0 00000018

Symbol: MR0
   Definitions
      At line 11 in file App.s
   Uses
      At line 64 in file App.s
Comment: MR0 used once
T0 E0004000

Symbol: T0
   Definitions
      At line 5 in file App.s
   Uses
      At line 55 in file App.s
      At line 89 in file App.s

T1 E0008000

Symbol: T1
   Definitions
      At line 6 in file App.s
   Uses
      None
Comment: T1 unused
TCR 00000004



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


Symbol: TCR
   Definitions
      At line 9 in file App.s
   Uses
      At line 58 in file App.s
      At line 70 in file App.s

Timer0ChannelNumber 00000004

Symbol: Timer0ChannelNumber
   Definitions
      At line 26 in file App.s
   Uses
      At line 27 in file App.s
      At line 45 in file App.s

Timer0Mask 00000010

Symbol: Timer0Mask
   Definitions
      At line 27 in file App.s
   Uses
      At line 48 in file App.s
Comment: Timer0Mask used once
TimerCommandReset 00000002

Symbol: TimerCommandReset
   Definitions
      At line 13 in file App.s
   Uses
      At line 57 in file App.s
Comment: TimerCommandReset used once
TimerCommandRun 00000001

Symbol: TimerCommandRun
   Definitions
      At line 14 in file App.s
   Uses
      At line 69 in file App.s
Comment: TimerCommandRun used once
TimerModeResetAndInterrupt 00000003

Symbol: TimerModeResetAndInterrupt
   Definitions
      At line 15 in file App.s
   Uses
      At line 66 in file App.s
Comment: TimerModeResetAndInterrupt used once
TimerResetAllInterrupts 000000FF

Symbol: TimerResetAllInterrupts
   Definitions
      At line 17 in file App.s
   Uses
      At line 60 in file App.s
Comment: TimerResetAllInterrupts used once
TimerResetTimer0Interrupt 00000001




ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

Symbol: TimerResetTimer0Interrupt
   Definitions
      At line 16 in file App.s
   Uses
      At line 90 in file App.s
Comment: TimerResetTimer0Interrupt used once
VIC FFFFF000

Symbol: VIC
   Definitions
      At line 20 in file App.s
   Uses
      At line 40 in file App.s
      At line 94 in file App.s

VectAddr 00000030

Symbol: VectAddr
   Definitions
      At line 22 in file App.s
   Uses
      At line 52 in file App.s
      At line 96 in file App.s

VectAddr0 00000100

Symbol: VectAddr0
   Definitions
      At line 23 in file App.s
   Uses
      At line 43 in file App.s
Comment: VectAddr0 used once
VectCtrl0 00000200

Symbol: VectCtrl0
   Definitions
      At line 24 in file App.s
   Uses
      At line 46 in file App.s
Comment: VectCtrl0 used once
19 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

main 00000000

Symbol: main
   Definitions
      At line 31 in file App.s
   Uses
      None
Comment: main unused
1 symbol
362 symbols in table
