<html><head><meta content="text/html; charset=UTF-8" http-equiv="content-type"><style type="text/css">@import url('https://themes.googleusercontent.com/fonts/css?kit=lhDjYqiy3mZ0x6ROQEUoUw');.lst-kix_oundt19pcs68-5>li:before{content:"\0025a0  "}.lst-kix_oundt19pcs68-6>li:before{content:"\0025cf  "}.lst-kix_oundt19pcs68-3>li:before{content:"\0025cf  "}.lst-kix_oundt19pcs68-4>li:before{content:"\0025cb  "}.lst-kix_oundt19pcs68-7>li:before{content:"\0025cb  "}.lst-kix_oundt19pcs68-8>li:before{content:"\0025a0  "}.lst-kix_mpoiqvd37hw8-8>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-8}.lst-kix_b9v3l8dx626n-7>li:before{content:"\0025cb  "}.lst-kix_b9v3l8dx626n-6>li:before{content:"\0025cf  "}ul.lst-kix_nn9f3jmvy9d-2{list-style-type:none}ul.lst-kix_nn9f3jmvy9d-3{list-style-type:none}ul.lst-kix_nn9f3jmvy9d-4{list-style-type:none}ul.lst-kix_nn9f3jmvy9d-5{list-style-type:none}.lst-kix_b9v3l8dx626n-3>li:before{content:"\0025cf  "}.lst-kix_b9v3l8dx626n-5>li:before{content:"\0025a0  "}ul.lst-kix_nn9f3jmvy9d-6{list-style-type:none}ul.lst-kix_nn9f3jmvy9d-7{list-style-type:none}.lst-kix_oundt19pcs68-0>li:before{content:"\0025cf  "}ul.lst-kix_nn9f3jmvy9d-8{list-style-type:none}.lst-kix_b9v3l8dx626n-4>li:before{content:"\0025cb  "}.lst-kix_oundt19pcs68-1>li:before{content:"\0025cb  "}.lst-kix_oundt19pcs68-2>li:before{content:"\0025a0  "}.lst-kix_b9v3l8dx626n-1>li:before{content:"\0025cb  "}.lst-kix_b9v3l8dx626n-2>li:before{content:"\0025a0  "}ul.lst-kix_4uavlrdi9dox-7{list-style-type:none}ul.lst-kix_4uavlrdi9dox-6{list-style-type:none}ul.lst-kix_4uavlrdi9dox-5{list-style-type:none}ul.lst-kix_4uavlrdi9dox-4{list-style-type:none}ul.lst-kix_4uavlrdi9dox-8{list-style-type:none}ul.lst-kix_4uavlrdi9dox-3{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-4.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-4 0}ul.lst-kix_4uavlrdi9dox-2{list-style-type:none}ul.lst-kix_4uavlrdi9dox-1{list-style-type:none}ul.lst-kix_4uavlrdi9dox-0{list-style-type:none}.lst-kix_b9v3l8dx626n-8>li:before{content:"\0025a0  "}ol.lst-kix_mpoiqvd37hw8-3.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-3 0}.lst-kix_mpoiqvd37hw8-4>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-4}.lst-kix_mpoiqvd37hw8-1>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-1}.lst-kix_b9v3l8dx626n-0>li:before{content:"\0025cf  "}.lst-kix_3wku9zuvred1-0>li:before{content:"\0025cf  "}.lst-kix_3wku9zuvred1-1>li:before{content:"\0025cb  "}.lst-kix_3wku9zuvred1-2>li:before{content:"\0025a0  "}.lst-kix_3wku9zuvred1-3>li:before{content:"\0025cf  "}.lst-kix_3wku9zuvred1-5>li:before{content:"\0025a0  "}.lst-kix_3wku9zuvred1-4>li:before{content:"\0025cb  "}.lst-kix_3wku9zuvred1-7>li:before{content:"\0025cb  "}ol.lst-kix_mpoiqvd37hw8-8.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-8 0}ol.lst-kix_mpoiqvd37hw8-5.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-5 0}.lst-kix_mpoiqvd37hw8-3>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-3}.lst-kix_4uavlrdi9dox-0>li:before{content:"\0025cf  "}.lst-kix_b5u2o4g9tmv4-8>li:before{content:"\0025a0  "}.lst-kix_mpoiqvd37hw8-2>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-2}.lst-kix_we0q0ta10noq-8>li:before{content:"\0025a0  "}.lst-kix_b5u2o4g9tmv4-0>li:before{content:"\0025cf  "}.lst-kix_b5u2o4g9tmv4-2>li:before{content:"\0025a0  "}.lst-kix_b5u2o4g9tmv4-4>li:before{content:"\0025cb  "}.lst-kix_b5u2o4g9tmv4-6>li:before{content:"\0025cf  "}.lst-kix_l3orq2dorj58-7>li:before{content:"\0025cb  "}.lst-kix_we0q0ta10noq-6>li:before{content:"\0025cf  "}.lst-kix_jo5j0e4pybtk-4>li:before{content:"\0025cb  "}.lst-kix_we0q0ta10noq-0>li:before{content:"\0025cf  "}ul.lst-kix_yyg7kju9lbli-1{list-style-type:none}ul.lst-kix_oundt19pcs68-1{list-style-type:none}ul.lst-kix_yyg7kju9lbli-2{list-style-type:none}ul.lst-kix_oundt19pcs68-2{list-style-type:none}.lst-kix_jo5j0e4pybtk-2>li:before{content:"\0025a0  "}ol.lst-kix_mpoiqvd37hw8-6.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-6 0}ul.lst-kix_yyg7kju9lbli-0{list-style-type:none}ul.lst-kix_oundt19pcs68-0{list-style-type:none}ul.lst-kix_oundt19pcs68-5{list-style-type:none}ul.lst-kix_oundt19pcs68-6{list-style-type:none}ul.lst-kix_oundt19pcs68-3{list-style-type:none}ul.lst-kix_oundt19pcs68-4{list-style-type:none}.lst-kix_we0q0ta10noq-4>li:before{content:"\0025cb  "}.lst-kix_yyg7kju9lbli-8>li:before{content:"\0025a0  "}ul.lst-kix_yyg7kju9lbli-7{list-style-type:none}ul.lst-kix_oundt19pcs68-7{list-style-type:none}ul.lst-kix_yyg7kju9lbli-8{list-style-type:none}ul.lst-kix_oundt19pcs68-8{list-style-type:none}.lst-kix_we0q0ta10noq-2>li:before{content:"\0025a0  "}ul.lst-kix_yyg7kju9lbli-5{list-style-type:none}.lst-kix_yyg7kju9lbli-6>li:before{content:"\0025cf  "}ul.lst-kix_yyg7kju9lbli-6{list-style-type:none}.lst-kix_jo5j0e4pybtk-0>li:before{content:"\0025cf  "}ul.lst-kix_yyg7kju9lbli-3{list-style-type:none}ul.lst-kix_x6wlc2rru5om-0{list-style-type:none}ul.lst-kix_yyg7kju9lbli-4{list-style-type:none}ul.lst-kix_x6wlc2rru5om-1{list-style-type:none}.lst-kix_yyg7kju9lbli-4>li:before{content:"\0025cb  "}ul.lst-kix_x6wlc2rru5om-2{list-style-type:none}ul.lst-kix_x6wlc2rru5om-3{list-style-type:none}ul.lst-kix_x6wlc2rru5om-4{list-style-type:none}ul.lst-kix_x6wlc2rru5om-5{list-style-type:none}ul.lst-kix_x6wlc2rru5om-6{list-style-type:none}.lst-kix_x6wlc2rru5om-7>li:before{content:"\0025cb  "}ul.lst-kix_x6wlc2rru5om-7{list-style-type:none}ul.lst-kix_x6wlc2rru5om-8{list-style-type:none}.lst-kix_yyg7kju9lbli-2>li:before{content:"\0025a0  "}ul.lst-kix_nn9f3jmvy9d-0{list-style-type:none}ul.lst-kix_nn9f3jmvy9d-1{list-style-type:none}.lst-kix_x6wlc2rru5om-1>li:before{content:"\0025cb  "}.lst-kix_l3orq2dorj58-1>li:before{content:"\0025cb  "}.lst-kix_l3orq2dorj58-3>li:before{content:"\0025cf  "}.lst-kix_x6wlc2rru5om-3>li:before{content:"\0025cf  "}.lst-kix_yyg7kju9lbli-0>li:before{content:"\0025cf  "}.lst-kix_x6wlc2rru5om-5>li:before{content:"\0025a0  "}.lst-kix_l3orq2dorj58-5>li:before{content:"\0025a0  "}.lst-kix_nn9f3jmvy9d-8>li:before{content:"\0025a0  "}ul.lst-kix_l3orq2dorj58-2{list-style-type:none}ul.lst-kix_l3orq2dorj58-3{list-style-type:none}ul.lst-kix_l3orq2dorj58-0{list-style-type:none}ul.lst-kix_l3orq2dorj58-1{list-style-type:none}.lst-kix_nn9f3jmvy9d-6>li:before{content:"\0025cf  "}ul.lst-kix_l3orq2dorj58-6{list-style-type:none}ul.lst-kix_l3orq2dorj58-7{list-style-type:none}.lst-kix_nn9f3jmvy9d-5>li:before{content:"\0025a0  "}ul.lst-kix_l3orq2dorj58-4{list-style-type:none}ul.lst-kix_l3orq2dorj58-5{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-4{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-5{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-6{list-style-type:none}ul.lst-kix_l3orq2dorj58-8{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-7{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-8{list-style-type:none}.lst-kix_x6wlc2rru5om-0>li:before{content:"\0025cf  "}.lst-kix_nn9f3jmvy9d-7>li:before{content:"\0025cb  "}.lst-kix_mv89978e1253-1>li:before{content:"\0025cb  "}.lst-kix_mv89978e1253-2>li:before{content:"\0025a0  "}ul.lst-kix_alxhy6o3v5l5-6{list-style-type:none}ul.lst-kix_alxhy6o3v5l5-5{list-style-type:none}.lst-kix_mv89978e1253-0>li:before{content:"\0025cf  "}.lst-kix_mv89978e1253-4>li:before{content:"\0025cb  "}ul.lst-kix_alxhy6o3v5l5-8{list-style-type:none}ul.lst-kix_alxhy6o3v5l5-7{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-1.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-1 0}ul.lst-kix_alxhy6o3v5l5-2{list-style-type:none}ul.lst-kix_alxhy6o3v5l5-1{list-style-type:none}.lst-kix_kxcaa2ikuxnb-2>li:before{content:"\0025a0  "}ul.lst-kix_alxhy6o3v5l5-4{list-style-type:none}ul.lst-kix_alxhy6o3v5l5-3{list-style-type:none}.lst-kix_kxcaa2ikuxnb-0>li:before{content:"\0025cf  "}.lst-kix_kxcaa2ikuxnb-1>li:before{content:"\0025cb  "}.lst-kix_mv89978e1253-3>li:before{content:"\0025cf  "}ul.lst-kix_alxhy6o3v5l5-0{list-style-type:none}.lst-kix_mpoiqvd37hw8-7>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-7}ul.lst-kix_kxcaa2ikuxnb-2{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-3{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-0{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-1{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-8{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-6{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-7{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-4{list-style-type:none}ul.lst-kix_kxcaa2ikuxnb-5{list-style-type:none}.lst-kix_jo5j0e4pybtk-5>li:before{content:"\0025a0  "}.lst-kix_jo5j0e4pybtk-6>li:before{content:"\0025cf  "}.lst-kix_jo5j0e4pybtk-7>li:before{content:"\0025cb  "}ol.lst-kix_mpoiqvd37hw8-7.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-7 0}.lst-kix_jo5j0e4pybtk-8>li:before{content:"\0025a0  "}.lst-kix_alxhy6o3v5l5-3>li:before{content:"\0025cf  "}.lst-kix_mpoiqvd37hw8-7>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-7,lower-latin) ". "}ul.lst-kix_b5u2o4g9tmv4-7{list-style-type:none}.lst-kix_alxhy6o3v5l5-2>li:before{content:"\0025a0  "}.lst-kix_alxhy6o3v5l5-4>li:before{content:"\0025cb  "}ul.lst-kix_b5u2o4g9tmv4-8{list-style-type:none}.lst-kix_262ail33h028-7>li:before{content:"\0025cb  "}ul.lst-kix_b5u2o4g9tmv4-5{list-style-type:none}.lst-kix_alxhy6o3v5l5-1>li:before{content:"\0025cb  "}.lst-kix_alxhy6o3v5l5-5>li:before{content:"\0025a0  "}ul.lst-kix_b5u2o4g9tmv4-6{list-style-type:none}ul.lst-kix_b5u2o4g9tmv4-3{list-style-type:none}.lst-kix_mpoiqvd37hw8-4>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-4,lower-latin) ". "}.lst-kix_mpoiqvd37hw8-8>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-8,lower-roman) ". "}ul.lst-kix_b5u2o4g9tmv4-4{list-style-type:none}.lst-kix_262ail33h028-8>li:before{content:"\0025a0  "}.lst-kix_262ail33h028-5>li:before{content:"\0025a0  "}.lst-kix_mpoiqvd37hw8-5>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-5,lower-roman) ". "}.lst-kix_mpoiqvd37hw8-6>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-6,decimal) ". "}.lst-kix_262ail33h028-6>li:before{content:"\0025cf  "}ul.lst-kix_262ail33h028-8{list-style-type:none}ul.lst-kix_262ail33h028-7{list-style-type:none}ul.lst-kix_262ail33h028-6{list-style-type:none}.lst-kix_262ail33h028-1>li:before{content:"\0025cb  "}ul.lst-kix_262ail33h028-5{list-style-type:none}.lst-kix_mpoiqvd37hw8-0>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-0,decimal) ". "}.lst-kix_262ail33h028-0>li:before{content:"\0025cf  "}.lst-kix_262ail33h028-4>li:before{content:"\0025cb  "}.lst-kix_mpoiqvd37hw8-3>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-3,decimal) ". "}ul.lst-kix_262ail33h028-0{list-style-type:none}.lst-kix_alxhy6o3v5l5-0>li:before{content:"\0025cf  "}.lst-kix_262ail33h028-3>li:before{content:"\0025cf  "}.lst-kix_mpoiqvd37hw8-1>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-1,lower-latin) ". "}ul.lst-kix_262ail33h028-4{list-style-type:none}ul.lst-kix_262ail33h028-3{list-style-type:none}.lst-kix_mpoiqvd37hw8-2>li:before{content:"" counter(lst-ctn-kix_mpoiqvd37hw8-2,lower-roman) ". "}ul.lst-kix_262ail33h028-2{list-style-type:none}ul.lst-kix_262ail33h028-1{list-style-type:none}.lst-kix_262ail33h028-2>li:before{content:"\0025a0  "}ul.lst-kix_we0q0ta10noq-0{list-style-type:none}.lst-kix_kxcaa2ikuxnb-6>li:before{content:"\0025cf  "}.lst-kix_kxcaa2ikuxnb-7>li:before{content:"\0025cb  "}ul.lst-kix_we0q0ta10noq-1{list-style-type:none}.lst-kix_4uavlrdi9dox-5>li:before{content:"\0025a0  "}.lst-kix_4uavlrdi9dox-7>li:before{content:"\0025cb  "}ul.lst-kix_we0q0ta10noq-4{list-style-type:none}.lst-kix_mv89978e1253-8>li:before{content:"\0025a0  "}ul.lst-kix_we0q0ta10noq-5{list-style-type:none}ul.lst-kix_we0q0ta10noq-2{list-style-type:none}ul.lst-kix_we0q0ta10noq-3{list-style-type:none}.lst-kix_4uavlrdi9dox-2>li:before{content:"\0025a0  "}.lst-kix_4uavlrdi9dox-6>li:before{content:"\0025cf  "}ul.lst-kix_we0q0ta10noq-8{list-style-type:none}.lst-kix_kxcaa2ikuxnb-3>li:before{content:"\0025cf  "}.lst-kix_mv89978e1253-5>li:before{content:"\0025a0  "}.lst-kix_mv89978e1253-6>li:before{content:"\0025cf  "}ul.lst-kix_we0q0ta10noq-6{list-style-type:none}ul.lst-kix_we0q0ta10noq-7{list-style-type:none}.lst-kix_4uavlrdi9dox-3>li:before{content:"\0025cf  "}.lst-kix_kxcaa2ikuxnb-4>li:before{content:"\0025cb  "}.lst-kix_kxcaa2ikuxnb-5>li:before{content:"\0025a0  "}.lst-kix_mv89978e1253-7>li:before{content:"\0025cb  "}.lst-kix_4uavlrdi9dox-4>li:before{content:"\0025cb  "}.lst-kix_nn9f3jmvy9d-0>li:before{content:"\0025cf  "}.lst-kix_nn9f3jmvy9d-2>li:before{content:"\0025a0  "}.lst-kix_nn9f3jmvy9d-1>li:before{content:"\0025cb  "}.lst-kix_nn9f3jmvy9d-4>li:before{content:"\0025cb  "}ul.lst-kix_b5u2o4g9tmv4-1{list-style-type:none}.lst-kix_alxhy6o3v5l5-7>li:before{content:"\0025cb  "}ul.lst-kix_b5u2o4g9tmv4-2{list-style-type:none}.lst-kix_alxhy6o3v5l5-6>li:before{content:"\0025cf  "}.lst-kix_alxhy6o3v5l5-8>li:before{content:"\0025a0  "}ul.lst-kix_b5u2o4g9tmv4-0{list-style-type:none}.lst-kix_kxcaa2ikuxnb-8>li:before{content:"\0025a0  "}.lst-kix_nn9f3jmvy9d-3>li:before{content:"\0025cf  "}ol.lst-kix_mpoiqvd37hw8-2.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-2 0}.lst-kix_4uavlrdi9dox-8>li:before{content:"\0025a0  "}ul.lst-kix_jo5j0e4pybtk-6{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-7{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-8{list-style-type:none}.lst-kix_3wku9zuvred1-6>li:before{content:"\0025cf  "}.lst-kix_3wku9zuvred1-8>li:before{content:"\0025a0  "}ul.lst-kix_b9v3l8dx626n-4{list-style-type:none}ul.lst-kix_b9v3l8dx626n-3{list-style-type:none}ul.lst-kix_b9v3l8dx626n-2{list-style-type:none}ul.lst-kix_b9v3l8dx626n-1{list-style-type:none}ul.lst-kix_b9v3l8dx626n-8{list-style-type:none}ul.lst-kix_b9v3l8dx626n-7{list-style-type:none}ul.lst-kix_b9v3l8dx626n-6{list-style-type:none}ul.lst-kix_b9v3l8dx626n-5{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-0{list-style-type:none}.lst-kix_4uavlrdi9dox-1>li:before{content:"\0025cb  "}ul.lst-kix_jo5j0e4pybtk-1{list-style-type:none}ul.lst-kix_b9v3l8dx626n-0{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-2{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-3{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-4{list-style-type:none}ul.lst-kix_jo5j0e4pybtk-5{list-style-type:none}ul.lst-kix_mv89978e1253-5{list-style-type:none}ul.lst-kix_mv89978e1253-6{list-style-type:none}ul.lst-kix_mv89978e1253-7{list-style-type:none}ul.lst-kix_mv89978e1253-8{list-style-type:none}ul.lst-kix_mv89978e1253-0{list-style-type:none}ul.lst-kix_mv89978e1253-1{list-style-type:none}ul.lst-kix_mv89978e1253-2{list-style-type:none}ul.lst-kix_mv89978e1253-3{list-style-type:none}ul.lst-kix_mv89978e1253-4{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-0.start{counter-reset:lst-ctn-kix_mpoiqvd37hw8-0 0}.lst-kix_b5u2o4g9tmv4-7>li:before{content:"\0025cb  "}.lst-kix_mpoiqvd37hw8-5>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-5}.lst-kix_b5u2o4g9tmv4-1>li:before{content:"\0025cb  "}.lst-kix_we0q0ta10noq-7>li:before{content:"\0025cb  "}.lst-kix_b5u2o4g9tmv4-3>li:before{content:"\0025cf  "}.lst-kix_b5u2o4g9tmv4-5>li:before{content:"\0025a0  "}.lst-kix_mpoiqvd37hw8-6>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-6}.lst-kix_we0q0ta10noq-5>li:before{content:"\0025a0  "}.lst-kix_mpoiqvd37hw8-0>li{counter-increment:lst-ctn-kix_mpoiqvd37hw8-0}.lst-kix_l3orq2dorj58-8>li:before{content:"\0025a0  "}ul.lst-kix_3wku9zuvred1-0{list-style-type:none}ul.lst-kix_3wku9zuvred1-4{list-style-type:none}.lst-kix_jo5j0e4pybtk-3>li:before{content:"\0025cf  "}ul.lst-kix_3wku9zuvred1-3{list-style-type:none}.lst-kix_we0q0ta10noq-1>li:before{content:"\0025cb  "}ul.lst-kix_3wku9zuvred1-2{list-style-type:none}ul.lst-kix_3wku9zuvred1-1{list-style-type:none}ul.lst-kix_3wku9zuvred1-8{list-style-type:none}.lst-kix_jo5j0e4pybtk-1>li:before{content:"\0025cb  "}ul.lst-kix_3wku9zuvred1-7{list-style-type:none}ul.lst-kix_3wku9zuvred1-6{list-style-type:none}ul.lst-kix_3wku9zuvred1-5{list-style-type:none}.lst-kix_we0q0ta10noq-3>li:before{content:"\0025cf  "}.lst-kix_yyg7kju9lbli-7>li:before{content:"\0025cb  "}.lst-kix_yyg7kju9lbli-1>li:before{content:"\0025cb  "}.lst-kix_yyg7kju9lbli-5>li:before{content:"\0025a0  "}.lst-kix_l3orq2dorj58-0>li:before{content:"\0025cf  "}.lst-kix_x6wlc2rru5om-8>li:before{content:"\0025a0  "}.lst-kix_yyg7kju9lbli-3>li:before{content:"\0025cf  "}.lst-kix_l3orq2dorj58-2>li:before{content:"\0025a0  "}.lst-kix_x6wlc2rru5om-2>li:before{content:"\0025a0  "}ol.lst-kix_mpoiqvd37hw8-0{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-1{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-2{list-style-type:none}ol.lst-kix_mpoiqvd37hw8-3{list-style-type:none}.lst-kix_l3orq2dorj58-6>li:before{content:"\0025cf  "}.lst-kix_x6wlc2rru5om-6>li:before{content:"\0025cf  "}.lst-kix_l3orq2dorj58-4>li:before{content:"\0025cb  "}.lst-kix_x6wlc2rru5om-4>li:before{content:"\0025cb  "}ol{margin:0;padding:0}table td,table th{padding:0}.c26{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:0pt;border-right-width:0pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:0pt;border-top-style:solid;background-color:#ffffff;border-left-style:solid;border-bottom-width:0pt;width:451.4pt;border-top-color:#000000;border-bottom-style:solid}.c1{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:225.7pt;border-top-color:#000000;border-bottom-style:solid}.c3{border-right-style:solid;padding:5pt 5pt 5pt 5pt;border-bottom-color:#000000;border-top-width:1pt;border-right-width:1pt;border-left-color:#000000;vertical-align:top;border-right-color:#000000;border-left-width:1pt;border-top-style:solid;border-left-style:solid;border-bottom-width:1pt;width:90.3pt;border-top-color:#000000;border-bottom-style:solid}.c14{margin-left:36pt;padding-top:0pt;padding-left:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:justify}.c7{margin-left:72pt;padding-top:0pt;padding-left:0pt;padding-bottom:0pt;line-height:1.15;orphans:2;widows:2;text-align:justify}.c41{background-color:#efecf4;color:#955ae7;font-weight:400;text-decoration:none;vertical-align:baseline;font-family:"Consolas";font-style:normal}.c13{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:11pt;font-family:"Arial";font-style:normal}.c2{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Arial";font-style:normal}.c8{color:#000000;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Arial";font-style:normal}.c5{color:#000000;font-weight:700;text-decoration:none;vertical-align:baseline;font-size:12pt;font-family:"Arial";font-style:italic}.c37{color:#999999;font-weight:400;text-decoration:none;vertical-align:baseline;font-size:10pt;font-family:"Arial"}.c12{background-color:#ffffff;font-size:12pt;font-family:"Consolas";color:#000080;font-weight:400}.c19{color:#000000;text-decoration:none;vertical-align:baseline;font-family:"Arial";font-style:normal}.c16{text-decoration-skip-ink:none;font-size:12pt;-webkit-text-decoration-skip:none;color:#1155cc;text-decoration:underline}.c25{background-color:#ffffff;font-size:12pt;font-family:"Consolas";color:#000000;font-weight:400}.c11{background-color:#ffffff;font-size:12pt;font-family:"Consolas";color:#008000;font-weight:400}.c39{background-color:#ffffff;font-family:"Consolas";color:#808000;font-weight:400}.c17{padding-top:0pt;padding-bottom:0pt;line-height:1.15;text-align:left}.c4{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:left}.c28{padding-top:0pt;padding-bottom:0pt;line-height:1.15;text-align:center}.c21{padding-top:0pt;padding-bottom:0pt;line-height:1.15;text-align:justify}.c33{text-decoration-skip-ink:none;-webkit-text-decoration-skip:none;color:#1155cc;text-decoration:underline}.c15{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:justify}.c27{border-spacing:0;border-collapse:collapse;margin-right:auto}.c6{padding-top:0pt;padding-bottom:0pt;line-height:1.0;text-align:center}.c38{background-color:#ffffff;max-width:451.4pt;padding:72pt 72pt 72pt 72pt}.c10{font-size:10pt;font-weight:700}.c29{font-weight:700;font-size:14pt}.c24{font-weight:700;font-size:12pt}.c23{font-weight:700;font-size:16pt}.c0{padding:0;margin:0}.c32{font-size:18pt;font-weight:700}.c18{color:inherit;text-decoration:inherit}.c36{background-color:#ffffff;color:#24292e}.c35{border:1px solid black;margin:5px}.c20{orphans:2;widows:2}.c34{margin-left:36pt;padding-left:0pt}.c40{margin-left:36pt}.c22{height:11pt}.c31{font-style:italic}.c30{font-size:12pt}.c9{height:0pt}.title{padding-top:0pt;color:#000000;font-size:26pt;padding-bottom:3pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}.subtitle{padding-top:0pt;color:#666666;font-size:15pt;padding-bottom:16pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}li{color:#000000;font-size:11pt;font-family:"Arial"}p{margin:0;color:#000000;font-size:11pt;font-family:"Arial"}h1{padding-top:20pt;color:#000000;font-size:20pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h2{padding-top:18pt;color:#000000;font-size:16pt;padding-bottom:6pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h3{padding-top:16pt;color:#434343;font-size:14pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h4{padding-top:14pt;color:#666666;font-size:12pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h5{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;orphans:2;widows:2;text-align:left}h6{padding-top:12pt;color:#666666;font-size:11pt;padding-bottom:4pt;font-family:"Arial";line-height:1.15;page-break-after:avoid;font-style:italic;orphans:2;widows:2;text-align:left}</style></head><body class="c38"><div><p class="c17 c20 c22"><span class="c13"></span></p></div><p class="c28 c20"><span class="c32">Extensible GPIO Switchbox</span><sup><a href="#cmnt1" id="cmnt_ref1">[a]</a></sup><sup><a href="#cmnt2" id="cmnt_ref2">[b]</a></sup></p><p class="c17 c20 c22"><span class="c13"></span></p><a id="t.30b16fe1e26e0c7ac59ea9150751a29fce9749aa"></a><a id="t.0"></a><table class="c27"><tbody><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c10 c19">Name</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c13">Xing GUO</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c19 c10">E-mail</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c13">higuoxing@gmail.com</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c19 c10">University</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c13">Southeast University, Nanjing</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c19 c10">Major</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c13">Electronic Engineering</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c19 c10">Phone</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c13">(+86) 175-1253-8289</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c19 c10">Home Page&amp; </span></p><p class="c6"><span class="c19 c10">Github</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c33"><a class="c18" href="https://www.google.com/url?q=https://higuoxing.com&amp;sa=D&amp;ust=1522159873619000">Higuoxing | Sharing What I Love</a></span></p><p class="c6"><span class="c33"><a class="c18" href="https://www.google.com/url?q=https://github.com/higuoxing&amp;sa=D&amp;ust=1522159873620000">@Higuoxing</a></span></p></td></tr></tbody></table><p class="c17 c20 c22"><span class="c13"></span></p><p class="c17 c20"><span class="c19 c23">0x00 Introduction</span></p><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c21 c20"><span class="c2">Nowadays, FPGA (Field Programmable Gate Array) has become a powerful tool to verify or design a SoC project, for its abundant IO resources and logic cells. In most cases, IO interfaces on FPGA board are general purpose IOs (GPIO) arranged in specific patterns like Peripheral Module interface (Pmod), Arduino Shield interface&hellip; When using a interface for a specific protocol transmitter ports, developers have to synthesize the design for some specific transmitter circuits, and next time for another protocol, they will need to synthesize it again. </span></p><p class="c21 c20"><span class="c2">As we know, SoC design is always a very large circuit, so, it is totally a waste of time to re-synthesize the whole design for a little part of the design. Here, we put forward a new peripheral module &ldquo;Extensible GPIO Switchbox&rdquo; for such circumstance. It only takes up a little more space than before and could be controlled dynamically switching between IO functions, such as plain GPIO, SPI, IIC, UART, even VGA and HDMI. Besides, it could be easily extended to various protocols or interfaces that user wanted.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c19 c23">0x01 Details of Design</span></p><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c19 c29">1.0 Overview</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c30 c36">EGSB (Extensible GPIO Switchbox) has 3 buses: Data (IO) bus, Control bus and Address bus. And 4 essential blocks: IO Functions, Switch, IO Pads and Global Controller, see Figure 1 (reset or clock signals are not listed). Data (IO) bus is made up of plain IO or GPIO, and the IO functions could be selected and changed dynamically by user through writing data into registers inside the Global controller. All these sub-modules are controlled by Global Controller, which is consist of memory mapped registers. Briefly speaking, Extensible GPIO Switchbox is a highly configurable, user friendly, GPIO managing module for general purpose.</span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 410.50px; height: 306.17px;"><img alt="" src="images/image5.png" style="width: 410.50px; height: 306.17px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c19 c10">Figure 1. Overview Diagram for Extensible GPIO Switchbox</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c19 c29">1.1 Details of Design</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c2">In this section, the design details will be illustrated in a generic way. Next section, we will take 8 pins Extensible GPIO Switchbox to discuss the development details, thoroughly.</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c24"># Switch</span></p><p class="c21 c20"><span class="c2">Switch is designed to assign IO functions to different IO pads and could be controlled by Global Controller dynamically during the runtime. This module could be simplified as a MUX which only map one IO functions at one time to one IO pad. The internal circuit shows below (Figure 2). Global Controller could write control words into internal registers to configure this module at runtime.</span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 331.50px; height: 226.66px;"><img alt="" src="images/image2.png" style="width: 331.50px; height: 226.66px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c10">Figure 2. Switch Module Diagram</span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20"><span class="c19 c24"># IO Functions</span></p><p class="c21 c20"><span class="c30">IO Functions Module is just like a container. IO functions cells are arranged inside of it. Whether it need control registers as other modules should be discussed later, for example, SPI master and SPI slave. This module is not so complex, just as what I have explained, it&rsquo;s a container. And user could fill it with what they want. As for what IO functions to choose for the final project, see </span><span class="c31 c30">0x02 Details of Development</span><span class="c2">.</span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 361.50px; height: 310.50px;"><img alt="" src="images/image4.png" style="width: 361.50px; height: 310.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c19 c10">Figure 3. IO Functions Diagram</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c19 c24"># IO Pads</span></p><p class="c21 c20"><span class="c30">IO Pads is to assign IO_BUS_IN and IO_BUS_OUT to the same pin but not at the same time, so except for IO_in and IO_out wires, there is another wire called Indicator, which indicates the status of IO port (input, output or halt). The diagram of IO Pads shows in </span><span class="c31 c30">Figure 4 </span><span class="c30">and single IO pad diagram in </span><span class="c31 c30">Figure 5</span><span class="c2">.</span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 328.26px; height: 427.50px;"><img alt="" src="images/image6.png" style="width: 328.26px; height: 427.50px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c19 c10">Figure 4. IO Pads Diagram</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c19 c24">## Single IO Pad</span></p><p class="c21 c20"><span class="c10">[Problem] </span><span class="c8">Modern FPGA has no Tri-State gate internal, need to discuss on list, later.</span></p><p class="c21 c20"><span class="c10">[My Solution] </span><span class="c8">Well, modern FPGA has no internal Tri-State-Gate, but it has buffers wired to IO. So, My design will not touch the problem how to map in_wire or out_wire to buffers. I will add a *Indicator* here to indicate the IO status (output, input or halt). With this, we could use this module in many places, just have to wrap the IO port up and map it to proper circuits, both for FPGA or ASIC design.</span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 518.50px; height: 299.06px;"><img alt="" src="images/image7.png" style="width: 518.50px; height: 299.06px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c19 c10">Figure 5. Single IO Pad Diagram</span></p><p class="c21 c20"><span class="c2">Single IO Pad is a generic IO pad model with a Control Register. Each pad controlled by internal bus. The register has only 2 functions: indicating IO direction, choosing IO function. Modern FPGA has changed in 1990s that it has dropped internal Tri-State-Buffer, and there are various of FPGA brands that have different architecture, so I decide not to touch this area to make this module for general purpose. The development details will be discussed in next section.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c19 c24"># Global Controller</span></p><p class="c21 c20"><span class="c2">Global Controller is the most important module of this project. It has abundant registers inside and highest read/write priority in the whole design. Also, to satisfy various protocols, it should have a interface wrapper inside. As a GSoC project, we will implement an AXI-Lite interface wrapper for Global Controller. The diagram shows below.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c28 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 329.50px; height: 305.72px;"><img alt="" src="images/image8.png" style="width: 329.50px; height: 305.72px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c20 c28"><span class="c19 c10">Figure 6. Global Controller Diagram</span></p><p class="c21 c20"><span class="c2">Address Bus should a signle directional bus, but another direction is reserved in case.</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c23">0x02 Details of Development</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c2">Last section, we discussed the components of the GPIO switchbox in a generic way. This section, we focus on the GSoC task. It&rsquo;s always good to have a quantitatively, reasonable plan. Some pseudo codes or code segments will be used to illustrate some internal logics, registers, wires, and module behaviors. All the development will be carried out under the discussion of public mail list.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c29">2.1 8-Pin-4-IO-Function Instance of EGSB</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c30">8-Pin-4-IO-Function instance will have </span><span class="c31 c30">*up to*</span><span class="c30">&nbsp;</span><img src="images/image1.png"><span class="c2">different combinations, namely pin_0_i_func_0 (pin_0, input, function_0), pin_0_o_func_0, &hellip;, pin_7_o_func_3. Hence, each IO pad register will have 3 bits to distinguish their functions, and another 3 bits to distinguish their identity. So, at least, it will need 6 bits register. Here, we define a 8-bit register for each IO pad, because 8, 16 or 32 is always reasonable for digital design.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c19 c29">2.11 Bottom-to-Top Analyze</span></p><p class="c21 c20 c22"><span class="c19 c29"></span></p><p class="c21 c20"><span class="c19 c24">IO Pads</span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20"><span class="c2">Each IO pad register goes like this</span></p><a id="t.5223a9edb9048e86c385bb90cefa08ae4b9c0e55"></a><a id="t.1"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c25">always @ (*) </span><span class="c11">begin</span><span class="c25"><br> &nbsp;io_internal_reg(funtion_parts) &lt;= {io_id[</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">], io_func[</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">]};<br></span><span class="c11">end</span><span class="c25"><br><br>always @ (*) </span><span class="c11">begin</span><span class="c25"><br> &nbsp;io_internal_reg(status_part) &lt;= {io_status};<br></span><span class="c11">end</span></p></td></tr></tbody></table><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c2">All the io_internal_reg have a mapped place on IO Pads Controller. And the controller logic will be very similar to AXI-Lite protocol. (I adopted this from Stefan&rsquo;s implementation of Pmod Switchbox)</span></p><p class="c21 c20 c22"><span class="c5"></span></p><p class="c21 c20"><span class="c5"># Address Bus in</span></p><p class="c21 c20"><span class="c19 c24">Write address (write)</span></p><a id="t.b50781c179045ff996a7ca4c6ab57d2643497f7f"></a><a id="t.2"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c25">// </span><span class="c11">select</span><span class="c25">&nbsp;IO Pad<br></span><span class="c11">input</span><span class="c25">&nbsp; &nbsp;[</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">] &nbsp; reg_w_addr;<br></span><span class="c11">input</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_w_addr_valid;<br></span><span class="c11">output</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_w_addr_ready;</span></p></td></tr></tbody></table><p class="c21 c20 c22"><span class="c5"></span></p><p class="c21 c20"><span class="c5"># Control Bus in</span></p><p class="c21 c20"><span class="c19 c24">Write control word (write)</span></p><a id="t.838850c0f1ada6befe75d27411db44f0a48e7438"></a><a id="t.3"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c11">input</span><span class="c25">&nbsp; &nbsp; [</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">] &nbsp;reg_w_ctrl;<br></span><span class="c11">input</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_w_ctrl_valid;<br></span><span class="c11">output</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_w_ctrl_ready;</span></p></td></tr></tbody></table><p class="c21 c20 c22"><span class="c5"></span></p><p class="c21 c20"><span class="c5"># Address Bus out (not needed, but reserved in case)</span></p><p class="c21 c20"><span class="c19 c24">Write address (read)</span></p><a id="t.e0a12d59662193337515a8516f09966ca36d962f"></a><a id="t.4"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c25">// this is a constant hex number<br></span><span class="c11">output</span><span class="c25">&nbsp; &nbsp;[</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">] &nbsp;reg_r_addr;<br></span><span class="c11">output</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; reg_r_addr_valid;<br></span><span class="c11">input</span><span class="c25">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;reg_r_addr_ready;</span></p></td></tr></tbody></table><p class="c21 c20 c22"><span class="c5"></span></p><p class="c21 c20"><span class="c5"># Control Bus out</span></p><p class="c21 c20"><span class="c19 c24">Write current status (read)</span></p><a id="t.183493e41bfe50cf7bc2c01203b089a48339d1f2"></a><a id="t.5"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c11">output</span><span class="c25">&nbsp;[</span><span class="c12">3</span><span class="c25">:</span><span class="c12">0</span><span class="c25">] reg_r_data;<br></span><span class="c11">output</span><span class="c25">&nbsp;reg_r_data_valid;<br></span><span class="c11">output</span><span class="c25">&nbsp;reg_r_data_ready;</span></p></td></tr></tbody></table><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20"><span class="c2">During writing control words into IO Pads temporary registers. Then the Controller will analyze the change of control word using some logic like XOR. The changed IO pad will be halt (both io_in and io_out are in high resistance) for some time (one or more clock pulse(s)). Then, complete the status transition.</span></p><p class="c21 c20"><span style="overflow: hidden; display: inline-block; margin: 0.00px 0.00px; border: 0.00px solid #000000; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px); width: 602.00px; height: 88.00px;"><img alt="" src="images/image3.png" style="width: 602.00px; height: 88.00px; margin-left: 0.00px; margin-top: 0.00px; transform: rotate(0.00rad) translateZ(0px); -webkit-transform: rotate(0.00rad) translateZ(0px);" title=""></span></p><p class="c28 c20"><span class="c19 c10">Figure 7. Flow Chart of IO Pad Controller Logic</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c19 c24">IO Functions</span></p><p class="c21 c20"><span class="c2">During GSoC, I would like to compose 4-5 IO functions, UART, SPI, IIC and plain GPIO (positive edge detect, if needed).</span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20"><span class="c19 c24">Global Controller</span></p><p class="c21 c20"><span class="c2">Global Controller logic is very similar to the IO Pads Controller. During GSoC, I would like to implement an AXI-Lite wrapper for this module. This is a challenge for myself, for I have to learn the AXI protocol from registers level. For using this module on self-designed projects, Global Controller has to reserve some registers for user. So, during development, I will reserve some template logics and registers for this module. The codes may like this:</span></p><p class="c21 c20 c22"><span class="c2"></span></p><a id="t.97d3bd9d5cd7f30265fedea884db35c3e3e35049"></a><a id="t.6"></a><table class="c27"><tbody><tr class="c9"><td class="c26" colspan="1" rowspan="1"><p class="c17"><span class="c11">// AXI wrapper</span><span class="c25"><br><br>reg [</span><span class="c12">7</span><span class="c25">: </span><span class="c12">0</span><span class="c25">] reserved_reg;<br>always @ (posedge clk_i </span><span class="c30 c39">or</span><span class="c25">&nbsp;negedge rst_n) </span><span class="c11">begin</span><span class="c25"><br> &nbsp; &nbsp;</span><span class="c11">// logic for reserved registers</span><span class="c25"><br> &nbsp; &nbsp;</span><span class="c11">// comments on how to write user defined logic</span><span class="c25"><br> &nbsp; &nbsp;</span><span class="c11">// including testbench</span><span class="c25"><br></span><span class="c11">end</span></p></td></tr></tbody></table><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c19 c23">0x03 Timeline&amp; Schedule</span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c21 c20"><span class="c2">This section will discuss the time arrangement, milestones and difficulties I may meet during the GSoC. I will follow the timeline below carefully to achieve the final goal.</span></p><p class="c21 c20 c22"><span class="c19 c24"></span></p><p class="c17 c20"><span class="c29">3.1 Milestones</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;0:</span></p><ul class="c0 lst-kix_4uavlrdi9dox-0 start"><li class="c14"><span class="c24">Description</span></li></ul><p class="c21 c20 c40"><span class="c2">Polish diagrams in all level. Dig more about AXI protocol. Make my schedule more reasonable and set up a day-to-day diagram on myself page, which could record my daily work. Discuss with mentors making an agreement on test suites and simulation methods. Learn the basic knowledge on risc-v core. There will about one month bonding with community, so I decide to work on this during that time.</span></p><ul class="c0 lst-kix_b5u2o4g9tmv4-0 start"><li class="c14"><span class="c24">Deliverables</span></li></ul><ul class="c0 lst-kix_b5u2o4g9tmv4-1 start"><li class="c7"><span class="c2">Good knowledge on AXI-protocol</span></li><li class="c7"><span class="c2">Determin on the simulation tools</span></li><li class="c7"><span class="c2">Polish internal bus design (Important)</span></li><li class="c7"><span class="c2">Polish actual Mux in the diagram (important)</span></li><li class="c7"><span class="c2">Knowledge on Risc-V</span></li><li class="c7"><span class="c2">Run a risc-v core (Pico-RV32)</span></li></ul><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;1:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0 start"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20"><span class="c24">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c2">Implement IO Pad design, simulate, test on board and document</span></p><ul class="c0 lst-kix_l3orq2dorj58-0 start"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well formatted document</span></li><li class="c7"><span class="c2">Test bench and a verified core</span></li></ul><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;2:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20"><span class="c24">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c2">Implement Global Controller core, simulate, test on board and document</span></p><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well formatted document</span></li><li class="c7"><span class="c2">Test bench and a verified core</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Sub-Milestones</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">AXI-Lite interface wrapper implementation, simulate and test</span></li><li class="c7"><span class="c2">AXI-Lite test suite implementation</span></li><li class="c7"><span class="c2">Document on Global Controller&rsquo;s registers (functinality and address)</span></li></ul><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;3:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20 c40"><span class="c2">Discuss with mentors on choosing frequently using IO functions.Implement IO Functions, simulate, test on board with previous modules, and document.</span></p><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well formatted document</span></li><li class="c7"><span class="c2">Test bench and a verified core</span></li><li class="c7"><span class="c2">4 frequently using IO function cores</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Sub-Milestones</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well tested IO functions [Important]</span></li><li class="c7"><span class="c2">Compose all these modules (IO Functions, Global Controller, IO Pads)</span></li></ul><p class="c21 c20 c22"><span class="c19 c23"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;4:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20"><span class="c24">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c2">Implement Switch design, simulate, test on board and document [Easy one]</span></p><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well formatted document</span></li><li class="c7"><span class="c30">Test bench and a verified core</span></li></ul><p class="c21 c20 c22"><span class="c19 c23"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c2">&nbsp;5:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20 c40"><span class="c2">Compose all these modules together. Test, document and simulate. Wait for examination and questions.</span></p><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Well formatted document</span></li><li class="c7"><span class="c2">Test bench and a verified core</span></li><li class="c7"><span class="c2">A well tested Extensible GPIO Switchbox</span></li></ul><p class="c17 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c24">Milestone</span><span class="c30">&nbsp;6</span><span class="c2">:</span></p><ul class="c0 lst-kix_kxcaa2ikuxnb-0"><li class="c14"><span class="c19 c24">Description</span></li></ul><p class="c21 c20"><span class="c24">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="c2">Test this core on a existing risc-v core (Pico-RV32)</span></p><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Deliverables</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">An well document example design with Pico-RV32 core</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-0"><li class="c14"><span class="c19 c24">Sub-Milestones</span></li></ul><ul class="c0 lst-kix_l3orq2dorj58-1 start"><li class="c7"><span class="c2">Run the Pico-RV32 core</span></li><li class="c7"><span class="c30">Understand the Pico-RV32 periphral</span></li></ul><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c29">3.2 Timeline Chart</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c2">In China, third year of college is not so stressful. I only have 3 easy examination during the whole timeline.</span></p><p class="c17 c20 c22"><span class="c2"></span></p><a id="t.77bb3a7dcbbbd1f934656c1af0e9cd4758d9fd5b"></a><a id="t.7"></a><table class="c27"><tbody><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c19 c24">Date</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c19 c24">GSoC Timeline</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c19 c24">Schedules</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c19 c24">Conflicts</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c19 c24">Working Time</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">March 27 - April 23</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Application Review Period</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">Help Luke on his diagram of pinmux project. Learn the AXI-Lite protocol, select simulation tools and discuss on the list. #Milestone 0</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">April 23 - May 14</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Community Bonding</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">After I master the #Milestone1 then</span></p><p class="c15"><span class="c8">discuss and begin to code. This period is almost 1 month, I could learn and discuss a lot with everyone on the list! </span></p><p class="c15"><span class="c8">Attampt to run the PicoRV32 core.</span></p><p class="c15"><span class="c8">#Milestone 0</span></p><p class="c15"><span class="c8">#Milestone 1</span></p><p class="c15"><span class="c8">#Milestone 2</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #1</span></p><p class="c4"><span class="c8">May 14 - May 20</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Coding Begins</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 2</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #2</span></p><p class="c4"><span class="c8">May 21 - May 27</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 3</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #3</span></p><p class="c4"><span class="c8">May 28 - June 3</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 3</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #4</span></p><p class="c4"><span class="c8">June 4 - June 10</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">Document on Evaluation</span></p><p class="c15"><span class="c8">Prepare for evaluation</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #5</span></p><p class="c4"><span class="c8">June 11 - June 17</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">GSoC Evaluation</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">Prepare for evaluation</span></p><p class="c15"><span class="c8">#Milestone 4</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">35 - 45 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #6</span></p><p class="c4"><span class="c8">June 18 - June 24</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">buffer Time</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">Final examination, manageable</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">20 - 35 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #7</span></p><p class="c4"><span class="c8">June 25 - July 1</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 5</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #8</span></p><p class="c4"><span class="c8">July 2 - July 8</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 5</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #9</span></p><p class="c4"><span class="c8">July 9 - July 15</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 6</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #10</span></p><p class="c4"><span class="c8">July 16 - July 22</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 6</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #11</span></p><p class="c4"><span class="c8">July 23 - July 29</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">#Milestone 6</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">Week #12</span></p><p class="c4"><span class="c8">July 30 - Aug 5</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">Buffer Time</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">40 - 50 hours per week</span></p></td></tr><tr class="c9"><td class="c3" colspan="1" rowspan="1"><p class="c4"><span class="c8">After GSoC</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c4 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15"><span class="c8">several weeks of relax time and discuss on the list, I am for sure, I will stay here! Besides, I want to implement a Chisel version of Switchbox, re-implement my oscilloscope to make it more useful. After join the list, I found I have so much to learn, to do.</span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td><td class="c3" colspan="1" rowspan="1"><p class="c15 c22"><span class="c8"></span></p></td></tr></tbody></table><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c19 c23">0x04 Resources</span></p><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c19 c29"># Hardwares</span></p><a id="t.2123a62581631aaff625c42c833a603f02b9b1b2"></a><a id="t.8"></a><table class="c27"><tbody><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Hardwares</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Status</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Xilinx ZYNQ-7020 Dev Board</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Accessible</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Xilinx XC7A100T-2 Dev Board</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Accessible</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">500MHz Oscilloscope</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">College Lab, Accessible</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Function Generator</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">College Lab, Accessible</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Logical Analyser</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">College Lab, Accessible</span></p></td></tr></tbody></table><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c23"># </span><span class="c19 c29">Environment&amp; Dev Tools</span></p><a id="t.26de68857c00c53ed143ba20dcab93a7b5ee37c0"></a><a id="t.9"></a><table class="c27"><tbody><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Laptop</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">ThinkPad T440p, i7-4910, 16GB RAM, Ubuntu 16.04 LTS</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Laptop</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">MacBook Air, i5-5250U, 8GB RAM,</span></p><p class="c6"><span class="c2">Fedora 27, OS X</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Editor</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Vim</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Simulator</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">verilator, cocotb --&gt; gtk-wave</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">HDL</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Verilog or SystemVerilog</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Version Control</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Git, Github</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">Communication</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Gmail, IRC, Telegram</span></p></td></tr><tr class="c9"><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c5">IDE (if needed)</span></p></td><td class="c1" colspan="1" rowspan="1"><p class="c6"><span class="c2">Xilinx Vivado, Xilinx SDK</span></p></td></tr></tbody></table><p class="c17 c20 c22"><span class="c19 c29"></span></p><p class="c17 c20 c22"><span class="c19 c29"></span></p><p class="c17 c20"><span class="c19 c23">0x05 Future Deliverables</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c2">After GSoC, I would like to stay in Fossi-Foundation mail list. I have two dev boards, and some cloud platforms. I could donate some of the resource to Fossi-Foundation. I am always a warm hearted man, I will not lose this opportunity to join open source community, and to help others. What&rsquo;s more, I would like to polish my Extensible GPIO Switchbox project, and make it better. Besides, I have some unfinished digital designs, for example, my toy oscilloscope, I want to write an Android app to make it to be a small but useful tool which could help on digital designs. I also want to implement a Chisel version of this GPIO switchbox. In my sight, Chisel is something that new born but powerful, and I believe it will be very useful in digital design area. So, to catch up with the pace of best developers, I will implement it. It&rsquo;s both good for polishing my skills and good for community. </span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c19 c23">0x06 About me</span></p><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c17 c20"><span class="c19 c29">6.1 Basic Information</span></p><p class="c17 c20"><span class="c24 c31">Name:</span><span class="c2">&nbsp;Xing GUO</span></p><p class="c17 c20"><span class="c24 c31">Nick Name:</span><span class="c2">&nbsp;Higuoxing (Hi, GUO Xing)</span></p><p class="c17 c20"><span class="c24 c31">University:</span><span class="c2">&nbsp;Southeast University, Nanjing, P.R.China</span></p><p class="c17 c20"><span class="c5">Contact Info:</span></p><ul class="c0 lst-kix_jo5j0e4pybtk-0 start"><li class="c17 c20 c34"><span class="c30">E-mail: </span><span class="c16"><a class="c18" href="mailto:higuoxing@gmail.com">higuoxing@gmail.com</a></span><span class="c30">&nbsp;(prefered)</span></li><li class="c17 c20 c34"><span class="c2">Phone: (+86) 175-1253-8289</span></li><li class="c17 c20 c34"><span class="c2">Telegram: @Higuoxing (prefered)</span></li></ul><p class="c17 c20"><span class="c24 c31">Timezone:</span><span class="c2">&nbsp;Beijing, P.R.China, UTC+8:00</span></p><p class="c17 c20"><span class="c24 c31">Languages:</span><span class="c2">&nbsp;Chinese, English, a little French</span></p><p class="c17 c20"><span class="c24 c31">Programming Languages: </span><span class="c2">Verilog, Python, C/C++, Haskell, Javascript ...</span></p><p class="c17 c20"><span class="c24 c31">Page:</span><span class="c30">&nbsp;</span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://higuoxing.com&amp;sa=D&amp;ust=1522159873678000">Higuoxing | Sharing Happiness</a></span></p><p class="c17 c20"><span class="c24 c31">Github:</span><span class="c30">&nbsp;</span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/higuoxing&amp;sa=D&amp;ust=1522159873678000">@Higuoxing</a></span></p><p class="c17 c20"><span class="c5">Recent Projects:</span></p><ul class="c0 lst-kix_262ail33h028-0 start"><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/Higuoxing/ZYNQ-7000-Video-Processing-Simple-design&amp;sa=D&amp;ust=1522159873679000">[ZYNQ-7000 Video Processing System]</a></span><span class="c2">&nbsp;A Video processing system based on Xilinx ZYNQ-7000 series chip, using VDMA, for general purpose.</span></li><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/Higuoxing/OSCILLOSCOPE&amp;sa=D&amp;ust=1522159873679000">[Oscilloscope]</a></span><span class="c2">&nbsp;A toy oscilloscope implemented in Verilog, using equivalent sampling algorithm.</span></li><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/Higuoxing/frequency_meter&amp;sa=D&amp;ust=1522159873679000">[Frequency Meter]</a></span><span class="c2">&nbsp;A frequency meter implemented in Verilog, using equivalent precision sampling algorithm.</span></li><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/higuoxing/Haskell-Re&amp;sa=D&amp;ust=1522159873680000">[Haskell-Re]</a></span><span class="c30">&nbsp;A regex engine implemented in Haskell, supporting various regular expression grammars.</span></li></ul><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c19 c29">6.2 Motivation</span></p><p class="c21 c20"><span class="c2">Have you noticed my blog motto? Sharing happiness. Yes, I am a man who is always loving to share and help others. Working for open source community and helping others have become my goal. Now, in my college, a campus application backend server ran my Python codes which has ten thousands of requests per day. We push daily campus events to thousands of students in our campus. </span></p><p class="c21 c20"><span class="c2">I have learned FPGA about 1.5 years, first ISE, and then Vivado. I was interested in designing interesting circuits. But, Synthesizing the codes has always been evil for me. Sometimes, when I changed small part of my design, then, I had to re-synthesize the whole design. So, I choose the Switchbox project, which is really helpful for both beginners and professional developers.</span></p><p class="c21 c20"><span class="c30">Besides, after joined the Fossi-Foundation maillist, I had learned a lot on digital designs, for example, Chisel, verilator, cocotb. I had never known about these useful and powerful tools before. People on the list really helpful, maybe this is what people call &ldquo;spirit of open source&rdquo;. Me for all, all for me, I think, it&rsquo;s time for me to do something good for everyone! I would like to help others and save their time on re-synthesizing the codes through this GSoC project&hellip; Besides, after GSoC, continuously polish this project to meet more people needs.</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20"><span class="c19 c23">0x07 Acknowledgement</span></p><p class="c17 c20 c22"><span class="c19 c23"></span></p><p class="c21 c20"><span class="c2">I would like to thank Google for holding this interesting and amazing event, which encourages me to explore more about open source culture, community, and lots of kind, open minded, warm hearted contributors! Thank fossi-foundation for its tolerance and help, without which, I cannot know about how an actual open source hardware community work on projects and so many amazing opensource tools, like: MyHDL, Chisel, verilator, cocotb and so on. </span></p><p class="c21 c20"><span class="c2">Specially thanks Stefan Wallentowitz, without his encouragement, I would never have enough courage to propose a project. Also, I appreciate it that Luke kindly helped me a lot on my questions. I still remember, when I joined the mail list for the first time, I always forgot to send email publicly, and he told me to discuss project on the list again and again. Without Luke, I think I would never know so many useful EDA tools. Besides, Rudolf helped us on previous pinmux project a lot, and solved ULPI IP core problem. My partner, Auro, we encouraged each other, and I believe he could do great work during GSoC 2018. When I was facing some sticky problems, they all had pointed out or put forward many useful and handy resources, solutions, etc.</span></p><p class="c21 c20"><span class="c30">During the discussion, I learned a lot on how to write bench, which tool to choose, and most important, how to work as a group for open source community. I love this mail list, without which I would never have the chance to get in touch with best hardware developers in the world. Whatever, I will stay here forever, keeping listening, learning, and do something good for the community.</span><span class="c19 c24"><br></span></p><p class="c17 c20"><span class="c19 c23">0x08 Reference</span></p><p class="c17 c20 c22"><span class="c2"></span></p><p class="c20 c21"><span class="c2">Below are some useful suggestion, articles and documents. I put a [Important] label on each very essential item.</span></p><p class="c21 c20 c22"><span class="c2"></span></p><p class="c21 c20"><span class="c30">[1] [Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://fossi-foundation.org/gsoc18-ideas.html%23gpio-switchbox&amp;sa=D&amp;ust=1522159873682000">Fossi-Foundation GSoC ideas, GPIO Switchbox</a></span><span class="c2">&nbsp;</span></p><ul class="c0 lst-kix_we0q0ta10noq-0 start"><li class="c14"><span class="c2">Fossi-Foundation GSoC ideas</span></li></ul><p class="c21 c20"><span class="c30">[2] [Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://github.com/wallento/pmod_switchbox&amp;sa=D&amp;ust=1522159873683000">Stefan&#39;s implementation of Pmod Switchbox</a></span></p><ul class="c0 lst-kix_yyg7kju9lbli-0 start"><li class="c14"><span class="c2">Pmod GPIO Switchbox drafted by Wallento</span></li></ul><p class="c21 c20"><span class="c30">[3] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://web.eecs.umich.edu/~prabal/teaching/eecs373-f10/labs/lab3/index.html&amp;sa=D&amp;ust=1522159873683000">An Introduction of Memory Map IO</a></span></p><ul class="c0 lst-kix_b9v3l8dx626n-0 start"><li class="c14"><span class="c2">A useful article on &ldquo;How to create a Memmory Mapped IO&rdquo;</span></li></ul><p class="c21 c20"><span class="c2">[4] Some useful documents of Xilinx IP cores</span></p><ul class="c0 lst-kix_nn9f3jmvy9d-0 start"><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf&amp;sa=D&amp;ust=1522159873684000">Xilinx AXI Interconnect IP core doc</a></span><span class="c2">&nbsp;Useful for designing internal buses</span></li><li class="c14"><span class="c30">[Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf&amp;sa=D&amp;ust=1522159873684000">AXI Reference Guide by Xilinx</a></span><span class="c2">&nbsp;Useful for designing AXI interface</span></li><li class="c14"><span class="c30">[Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://www.xilinx.com/support/documentation/ip_documentation/cdn_axi_bfm/v5_0/pg129-cdn-axi-bfm.pdf&amp;sa=D&amp;ust=1522159873685000">AXI BFM core</a></span><span class="c2">&nbsp;Good document on AXI BFM core, useful for writing bench</span></li></ul><p class="c21 c20"><span class="c30">[5] [Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=http://www.st.com/content/ccc/resource/training/technical/product_training/1d/5e/27/36/09/e5/43/a8/STM32L4_System_GPIO.pdf/files/STM32L4_System_GPIO.pdf/jcr:content/translations/en.STM32L4_System_GPIO.pdf&amp;sa=D&amp;ust=1522159873685000">STM32L4 System GPIO</a></span><span class="c30">&nbsp;STM32 GPIO design </span><span class="c19 c10">#Alternative Functions</span></p><p class="c21 c20"><span class="c30">[6] [Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=http://www.st.com/content/ccc/resource/technical/document/datasheet/03/b4/b2/36/4c/72/49/29/DM00071990.pdf/files/DM00071990.pdf/jcr:content/translations/en.DM00071990.pdf&amp;sa=D&amp;ust=1522159873686000">STM32-F429xx Datasheet</a></span><span class="c30">&nbsp;</span><span class="c19 c10">#Alternative IO functions</span></p><p class="c21 c20"><span class="c2">[7] Fossi-Foundation Mail List</span></p><ul class="c0 lst-kix_alxhy6o3v5l5-0 start"><li class="c14"><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://lists.librecores.org/pipermail/discussion/2018-March/000476.html&amp;sa=D&amp;ust=1522159873687000">Rudolf&#39;s suggestion on GPIO Mux</a></span><span class="c2">. I decide to implement the Mux in a similar way</span></li><li class="c14"><span class="c30">[Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://lists.librecores.org/pipermail/discussion/2018-March/000542.html&amp;sa=D&amp;ust=1522159873687000">Richard</a></span><span class="c30">, </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://lists.librecores.org/pipermail/discussion/2018-March/000541.html&amp;sa=D&amp;ust=1522159873687000">Rudolf</a></span><span class="c30">, and </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://lists.librecores.org/pipermail/discussion/2018-March/000537.html&amp;sa=D&amp;ust=1522159873688000">Luke</a></span><span class="c2">&rsquo;s suggestion on simulation. I decide to use cocotb and verilator with gtkwave</span></li><li class="c14"><span class="c30">[Important] </span><span class="c16"><a class="c18" href="https://www.google.com/url?q=https://lists.librecores.org/pipermail/discussion/2018-March/000524.html&amp;sa=D&amp;ust=1522159873688000">Stefan&#39;s opinion on the final goal of this project</a></span><span class="c2">.</span></li><li class="c14"><span class="c30">[Very Important] Discussion on Tri-state-gate</span></li></ul><p class="c17 c20 c22"><span class="c2"></span></p><p class="c17 c20 c22"><span class="c2"></span></p><div><p class="c17 c20"><span class="c31 c37">Google Summer of Code proposal | Fossi-Foundation * 2018</span></p></div><div class="c35"><p class="c4"><a href="#cmnt_ref1" id="cmnt1">[a]</a><span class="c13">Well, Thank you very much! Tri-State design has to be discussed later, this is a very serious problem... But only one day left to submit proposal. So, I will add it to the milestone. Reserved</span></p></div><div class="c35"><p class="c4"><a href="#cmnt_ref2" id="cmnt2">[b]</a><span class="c13">My Tri-State-Gate solution has been listed below, that is not to manage it in verilog codes</span></p></div></body></html>