set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Lab_8.vho Lab_8_vhd.sdo}}
	{{"Fast Model"} {Lab_8_fast.vho Lab_8_vhd_fast.sdo}}
}
