

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Thu Apr 27 16:42:49 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-------------+-------------+-----+
    |                           Modules                           |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |         |             |             |     |
    |                           & Loops                           |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-------------+-------------+-----+
    |+ tiled_conv                                                 |  Timing|  -1.34|  5724596|  5.725e+07|         -|  5724597|     -|        no|  53 (18%)|  16 (7%)|  34259 (32%)|  31400 (59%)|    -|
    | + conv1d_1                                                  |       -|   0.00|    31847|  3.185e+05|         -|    31847|     -|        no|         -|  2 (~0%)|    2743 (2%)|    2314 (4%)|    -|
    |  o VITIS_LOOP_29_1                                          |       -|   7.30|    31840|  3.184e+05|       995|        -|    32|        no|         -|        -|            -|            -|    -|
    |   + conv1d_1_Pipeline_VITIS_LOOP_31_2                       |       -|   0.00|      979|  9.790e+03|         -|      979|     -|        no|         -|  2 (~0%)|    1919 (1%)|    1621 (3%)|    -|
    |    o VITIS_LOOP_31_2                                        |      II|   7.30|      977|  9.770e+03|        48|        5|   187|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_145_1_VITIS_LOOP_147_2     |       -|   0.19|     8845|  8.845e+04|         -|     8845|     -|        no|         -|  1 (~0%)|    661 (~0%)|     939 (1%)|    -|
    |  o VITIS_LOOP_145_1_VITIS_LOOP_147_2                        |      II|   7.30|     8843|  8.843e+04|        15|        3|  2944|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_180_2     |       -|   0.12|     4236|  4.236e+04|         -|     4236|     -|        no|         -|  1 (~0%)|    702 (~0%)|     990 (1%)|    -|
    |  o VITIS_LOOP_178_1_VITIS_LOOP_180_2                        |      II|   7.30|     4234|  4.234e+04|        14|        3|  1408|       yes|         -|        -|            -|            -|    -|
    | + conv1d_3_4                                                |       -|   0.00|  1386984|  1.387e+07|         -|  1386984|     -|        no|         -|   6 (2%)|    1315 (1%)|    1860 (3%)|    -|
    |  o VITIS_LOOP_110_1                                         |       -|   7.30|  1386977|  1.387e+07|     43343|        -|    32|        no|         -|        -|            -|            -|    -|
    |   o VITIS_LOOP_111_2                                        |       -|   7.30|    43340|  4.334e+05|       985|        -|    44|        no|         -|        -|            -|            -|    -|
    |    + conv1d_3_4_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4  |       -|   0.00|      975|  9.750e+03|         -|      975|     -|        no|         -|   4 (1%)|    872 (~0%)|     950 (1%)|    -|
    |     o VITIS_LOOP_112_3_VITIS_LOOP_113_4                     |      II|   7.30|      973|  9.730e+03|        20|        6|   160|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_211_1_VITIS_LOOP_213_2     |       -|   0.19|     1932|  1.932e+04|         -|     1932|     -|        no|         -|        -|    681 (~0%)|     999 (1%)|    -|
    |  o VITIS_LOOP_211_1_VITIS_LOOP_213_2                        |      II|   7.30|     1930|  1.930e+04|        14|        3|   640|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_244_1_VITIS_LOOP_246_2     |       -|   0.19|      780|  7.800e+03|         -|      780|     -|        no|         -|        -|    621 (~0%)|     942 (1%)|    -|
    |  o VITIS_LOOP_244_1_VITIS_LOOP_246_2                        |      II|   7.30|      778|  7.780e+03|        14|        3|   256|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_279_2     |       -|   0.19|      203|  2.030e+03|         -|      203|     -|        no|         -|        -|    748 (~0%)|     934 (1%)|    -|
    |  o VITIS_LOOP_277_1_VITIS_LOOP_279_2                        |      II|   7.30|      201|  2.010e+03|        13|        3|    64|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_307_2     |       -|   0.79|       67|    670.000|         -|       67|     -|        no|         -|        -|     34 (~0%)|    153 (~0%)|    -|
    |  o VITIS_LOOP_306_1_VITIS_LOOP_307_2                        |       -|   7.30|       65|    650.000|         3|        1|    64|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_323_1                      |  Timing|  -1.34|     2355|  2.355e+04|         -|     2355|     -|        no|         -|        -|  11287 (10%)|   7393 (13%)|    -|
    |  o VITIS_LOOP_323_1                                         |      II|   7.30|     2353|  2.353e+04|       339|       65|    32|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_331_3                      |       -|   0.89|       37|    370.000|         -|       37|     -|        no|         -|        -|    119 (~0%)|    124 (~0%)|    -|
    |  o VITIS_LOOP_331_3                                         |       -|   7.30|       35|    350.000|         5|        1|    32|       yes|         -|        -|            -|            -|    -|
    | + tiled_conv_Pipeline_VITIS_LOOP_344_1                      |  Timing|  -1.05|      312|  3.120e+03|         -|      312|     -|        no|         -|        -|    5777 (5%)|    3786 (7%)|    -|
    |  o VITIS_LOOP_344_1                                         |      II|   7.30|      306|  3.060e+03|       175|       33|     5|       yes|         -|        -|            -|            -|    -|
    | o VITIS_LOOP_73_1                                           |       -|   7.30|  2899936|  2.900e+07|     90623|        -|    32|        no|         -|        -|            -|            -|    -|
    |  o VITIS_LOOP_74_2                                          |       -|   7.30|    90620|  9.062e+05|       985|        -|    92|        no|         -|        -|            -|            -|    -|
    |   + tiled_conv_Pipeline_VITIS_LOOP_75_3_VITIS_LOOP_77_4     |       -|   0.00|      975|  9.750e+03|         -|      975|     -|        no|         -|  1 (~0%)|    733 (~0%)|     634 (1%)|    -|
    |    o VITIS_LOOP_75_3_VITIS_LOOP_77_4                        |      II|   7.30|      973|  9.730e+03|        20|        6|   160|       yes|         -|        -|            -|            -|    -|
    +-------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface      | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_c_bias   | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_c_weight | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_dense    | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_fm       | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| Interface     | Register                   | Offset | Width | Access | Description                             | Bit Fields                                                           |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                       | 0x00   | 32    | RW     | Control signals                         | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                       | 0x04   | 32    | RW     | Global Interrupt Enable Register        | 0=Enable                                                             |
| s_axi_control | IP_IER                     | 0x08   | 32    | RW     | IP Interrupt Enable Register            | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR                     | 0x0c   | 32    | RW     | IP Interrupt Status Register            | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_feature_map_1        | 0x10   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | input_feature_map_2        | 0x14   | 32    | W      | Data signal of input_feature_map        |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_1 | 0x1c   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_weights1_2 | 0x20   | 32    | W      | Data signal of fixp_conv_layer_weights1 |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_1    | 0x28   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_bias1_2    | 0x2c   | 32    | W      | Data signal of fixp_conv_layer_bias1    |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_1 | 0x34   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_weights2_2 | 0x38   | 32    | W      | Data signal of fixp_conv_layer_weights2 |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_1    | 0x40   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_bias2_2    | 0x44   | 32    | W      | Data signal of fixp_conv_layer_bias2    |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_1 | 0x4c   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_weights3_2 | 0x50   | 32    | W      | Data signal of fixp_conv_layer_weights3 |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_1    | 0x58   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_bias3_2    | 0x5c   | 32    | W      | Data signal of fixp_conv_layer_bias3    |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_1 | 0x64   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_weights4_2 | 0x68   | 32    | W      | Data signal of fixp_conv_layer_weights4 |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_1    | 0x70   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_conv_layer_bias4_2    | 0x74   | 32    | W      | Data signal of fixp_conv_layer_bias4    |                                                                      |
| s_axi_control | fixp_dense1_weights_1      | 0x7c   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_weights_2      | 0x80   | 32    | W      | Data signal of fixp_dense1_weights      |                                                                      |
| s_axi_control | fixp_dense1_bias_1         | 0x88   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense1_bias_2         | 0x8c   | 32    | W      | Data signal of fixp_dense1_bias         |                                                                      |
| s_axi_control | fixp_dense2_weights_1      | 0x94   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_weights_2      | 0x98   | 32    | W      | Data signal of fixp_dense2_weights      |                                                                      |
| s_axi_control | fixp_dense2_bias_1         | 0xa0   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | fixp_dense2_bias_2         | 0xa4   | 32    | W      | Data signal of fixp_dense2_bias         |                                                                      |
| s_axi_control | output_feature_map_1       | 0xac   | 32    | W      | Data signal of output_feature_map       |                                                                      |
| s_axi_control | output_feature_map_2       | 0xb0   | 32    | W      | Data signal of output_feature_map       |                                                                      |
+---------------+----------------------------+--------+-------+--------+-----------------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------------+-----------+----------+
| Argument                 | Direction | Datatype |
+--------------------------+-----------+----------+
| input_feature_map        | inout     | float*   |
| fixp_conv_layer_weights1 | in        | float*   |
| fixp_conv_layer_bias1    | in        | float*   |
| fixp_conv_layer_weights2 | in        | float*   |
| fixp_conv_layer_bias2    | in        | float*   |
| fixp_conv_layer_weights3 | in        | float*   |
| fixp_conv_layer_bias3    | in        | float*   |
| fixp_conv_layer_weights4 | in        | float*   |
| fixp_conv_layer_bias4    | in        | float*   |
| fixp_dense1_weights      | in        | float*   |
| fixp_dense1_bias         | in        | float*   |
| fixp_dense2_weights      | in        | float*   |
| fixp_dense2_bias         | in        | float*   |
| output_feature_map       | inout     | float*   |
+--------------------------+-----------+----------+

* SW-to-HW Mapping
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| Argument                 | HW Interface   | HW Type   | HW Usage | HW Info                                              |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+
| input_feature_map        | m_axi_fm       | interface |          |                                                      |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_1 offset=0x10 range=32        |
| input_feature_map        | s_axi_control  | register  | offset   | name=input_feature_map_2 offset=0x14 range=32        |
| fixp_conv_layer_weights1 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_1 offset=0x1c range=32 |
| fixp_conv_layer_weights1 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights1_2 offset=0x20 range=32 |
| fixp_conv_layer_bias1    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_1 offset=0x28 range=32    |
| fixp_conv_layer_bias1    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias1_2 offset=0x2c range=32    |
| fixp_conv_layer_weights2 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_1 offset=0x34 range=32 |
| fixp_conv_layer_weights2 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights2_2 offset=0x38 range=32 |
| fixp_conv_layer_bias2    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_1 offset=0x40 range=32    |
| fixp_conv_layer_bias2    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias2_2 offset=0x44 range=32    |
| fixp_conv_layer_weights3 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_1 offset=0x4c range=32 |
| fixp_conv_layer_weights3 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights3_2 offset=0x50 range=32 |
| fixp_conv_layer_bias3    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_1 offset=0x58 range=32    |
| fixp_conv_layer_bias3    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias3_2 offset=0x5c range=32    |
| fixp_conv_layer_weights4 | m_axi_c_weight | interface |          |                                                      |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_1 offset=0x64 range=32 |
| fixp_conv_layer_weights4 | s_axi_control  | register  | offset   | name=fixp_conv_layer_weights4_2 offset=0x68 range=32 |
| fixp_conv_layer_bias4    | m_axi_c_bias   | interface |          |                                                      |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_1 offset=0x70 range=32    |
| fixp_conv_layer_bias4    | s_axi_control  | register  | offset   | name=fixp_conv_layer_bias4_2 offset=0x74 range=32    |
| fixp_dense1_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_1 offset=0x7c range=32      |
| fixp_dense1_weights      | s_axi_control  | register  | offset   | name=fixp_dense1_weights_2 offset=0x80 range=32      |
| fixp_dense1_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_1 offset=0x88 range=32         |
| fixp_dense1_bias         | s_axi_control  | register  | offset   | name=fixp_dense1_bias_2 offset=0x8c range=32         |
| fixp_dense2_weights      | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_1 offset=0x94 range=32      |
| fixp_dense2_weights      | s_axi_control  | register  | offset   | name=fixp_dense2_weights_2 offset=0x98 range=32      |
| fixp_dense2_bias         | m_axi_dense    | interface |          |                                                      |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_1 offset=0xa0 range=32         |
| fixp_dense2_bias         | s_axi_control  | register  | offset   | name=fixp_dense2_bias_2 offset=0xa4 range=32         |
| output_feature_map       | m_axi_fm       | interface |          |                                                      |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_1 offset=0xac range=32       |
| output_feature_map       | s_axi_control  | register  | offset   | name=output_feature_map_2 offset=0xb0 range=32       |
+--------------------------+----------------+-----------+----------+------------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-------------------+
| HW Interface | Loop             | Direction | Length | Width | Location          |
+--------------+------------------+-----------+--------+-------+-------------------+
| m_axi_c_bias | VITIS_LOOP_29_1  | read      | 32     | 32    | conv1d.cpp:29:19  |
| m_axi_c_bias | VITIS_LOOP_110_1 | read      | 32     | 32    | conv1d.cpp:110:19 |
| m_axi_c_bias | VITIS_LOOP_73_1  | read      | 32     | 32    | conv1d.cpp:73:18  |
+--------------+------------------+-----------+--------+-------+-------------------+

* Inferred Bursts and Widening Missed
+-------------------------+--------------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| HW Interface            | Variable                 | Loop             | Problem                                                                                                 | Resolution | Location          |
+-------------------------+--------------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+
| m_axi_fm                | X_buf                    | VITIS_LOOP_33_3  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:33:30  |
| m_axi_c_weight          | W_buf                    | VITIS_LOOP_33_3  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:33:30  |
| m_axi_c_weight          | fixp_conv_layer_weights2 | VITIS_LOOP_77_4  | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:77:30  |
| m_axi_c_weight,c_weight | W_buf                    | VITIS_LOOP_113_4 | Access load is in the conditional branch                                                                | 214-232    | conv1d.cpp:113:31 |
| m_axi_c_bias            | B_buf                    | VITIS_LOOP_29_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:29:19  |
| m_axi_fm                | output_feature_map       | VITIS_LOOP_344_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:344:23 |
| m_axi_dense             | fixp_dense2_weights      | VITIS_LOOP_346_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:346:27 |
| m_axi_dense             | fixp_dense2_bias         | VITIS_LOOP_344_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:344:23 |
| m_axi_fm                | output_feature_map       | VITIS_LOOP_344_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:344:23 |
| m_axi_dense             | fixp_dense1_weights      | VITIS_LOOP_325_2 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:325:27 |
| m_axi_dense             | fixp_dense1_bias         | VITIS_LOOP_323_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:323:23 |
| m_axi_c_bias            | fixp_conv_layer_bias2    | VITIS_LOOP_73_1  | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:73:18  |
| m_axi_c_bias,c_bias     | B_buf                    | VITIS_LOOP_110_1 | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | conv1d.cpp:110:19 |
| m_axi_dense             |                          |                  | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | conv1d.cpp:323:23 |
| m_axi_dense             |                          |                  | Could not burst due to multiple potential reads to the same bundle in the same region.                  | 214-224    | conv1d.cpp:344:23 |
| m_axi_fm                |                          |                  | Could not burst due to multiple potential writes to the same bundle in the same region.                 | 214-224    | conv1d.cpp:344:23 |
+-------------------------+--------------------------+------------------+---------------------------------------------------------------------------------------------------------+------------+-------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| Name                                                      | DSP | Pragma | Variable      | Op   | Impl    | Latency |
+-----------------------------------------------------------+-----+--------+---------------+------+---------+---------+
| + tiled_conv                                              | 16  |        |               |      |         |         |
|   fmul_32ns_32ns_32_4_max_dsp_1_U202                      | -   |        | add_ln73_1    | add  | fabric  | 0       |
|   add_ln73_fu_928_p2                                      | -   |        | add_ln73      | add  | fabric  | 0       |
|   add_ln74_fu_1028_p2                                     | -   |        | add_ln74      | add  | fabric  | 0       |
|   empty_58_fu_1038_p2                                     | -   |        | empty_58      | add  | fabric  | 0       |
|   fadd_32ns_32ns_32_5_full_dsp_1_U200                     | 2   |        | add48_i       | fadd | fulldsp | 4       |
|  + conv1d_1                                               | 2   |        |               |      |         |         |
|    add_ln29_1_fu_241_p2                                   | -   |        | add_ln29_1    | add  | fabric  | 0       |
|    add_ln29_fu_253_p2                                     | -   |        | add_ln29      | add  | fabric  | 0       |
|    add_ln41_5_fu_328_p2                                   | -   |        | add_ln41_5    | add  | fabric  | 0       |
|    add_ln41_6_fu_353_p2                                   | -   |        | add_ln41_6    | add  | fabric  | 0       |
|    add_ln41_7_fu_378_p2                                   | -   |        | add_ln41_7    | add  | fabric  | 0       |
|    add_ln41_8_fu_403_p2                                   | -   |        | add_ln41_8    | add  | fabric  | 0       |
|   + conv1d_1_Pipeline_VITIS_LOOP_31_2                     | 2   |        |               |      |         |         |
|     add_ln35_2_fu_448_p2                                  | -   |        | add_ln35_2    | add  | fabric  | 0       |
|     empty_67_fu_555_p2                                    | -   |        | empty_67      | add  | fabric  | 0       |
|     add_ln35_fu_314_p2                                    | -   |        | add_ln35      | add  | fabric  | 0       |
|     add_ln41_fu_338_p2                                    | -   |        | add_ln41      | add  | fabric  | 0       |
|     add_ln35_1_fu_364_p2                                  | -   |        | add_ln35_1    | add  | fabric  | 0       |
|     add_ln41_1_fu_387_p2                                  | -   |        | add_ln41_1    | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2                     | 2   |        | storemerge1_1 | fadd | fulldsp | 4       |
|     add_ln41_2_fu_423_p2                                  | -   |        | add_ln41_2    | add  | fabric  | 0       |
|     add_ln41_3_fu_471_p2                                  | -   |        | add_ln41_3    | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2                     | 2   |        | storemerge1_3 | fadd | fulldsp | 4       |
|     add_ln35_3_fu_496_p2                                  | -   |        | add_ln35_3    | add  | fabric  | 0       |
|     add_ln41_4_fu_519_p2                                  | -   |        | add_ln41_4    | add  | fabric  | 0       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2                     | 2   |        | add           | fadd | fulldsp | 4       |
|  + tiled_conv_Pipeline_VITIS_LOOP_145_1_VITIS_LOOP_147_2  | 1   |        |               |      |         |         |
|    add_ln145_1_fu_177_p2                                  | -   |        | add_ln145_1   | add  | fabric  | 0       |
|    add_ln145_fu_186_p2                                    | -   |        | add_ln145     | add  | fabric  | 0       |
|    mul_6ns_9ns_13_1_1_U28                                 | -   |        | mul_ln165_1   | mul  | auto    | 0       |
|    mac_muladd_6ns_7ns_7ns_12_4_1_U29                      | 1   |        | mul_ln165     | mul  | dsp48   | 3       |
|    mac_muladd_6ns_7ns_7ns_12_4_1_U29                      | 1   |        | add_ln165     | add  | dsp48   | 3       |
|    add_ln155_fu_245_p2                                    | -   |        | add_ln155     | add  | fabric  | 0       |
|    add_ln155_1_fu_265_p2                                  | -   |        | add_ln155_1   | add  | fabric  | 0       |
|    add_ln154_fu_333_p2                                    | -   |        | add_ln154     | add  | fabric  | 0       |
|    add_ln155_2_fu_342_p2                                  | -   |        | add_ln155_2   | add  | fabric  | 0       |
|    add_ln154_1_fu_352_p2                                  | -   |        | add_ln154_1   | add  | fabric  | 0       |
|    add_ln155_3_fu_361_p2                                  | -   |        | add_ln155_3   | add  | fabric  | 0       |
|    add_ln154_2_fu_371_p2                                  | -   |        | add_ln154_2   | add  | fabric  | 0       |
|    add_ln155_4_fu_380_p2                                  | -   |        | add_ln155_4   | add  | fabric  | 0       |
|    add_ln147_fu_275_p2                                    | -   |        | add_ln147     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_178_1_VITIS_LOOP_180_2  | 1   |        |               |      |         |         |
|    add_ln178_1_fu_173_p2                                  | -   |        | add_ln178_1   | add  | fabric  | 0       |
|    add_ln178_fu_185_p2                                    | -   |        | add_ln178     | add  | fabric  | 0       |
|    mul_6ns_8ns_12_1_1_U47                                 | -   |        | mul_ln198_1   | mul  | auto    | 0       |
|    mac_muladd_6ns_6ns_6ns_11_4_1_U48                      | 1   |        | mul_ln198     | mul  | dsp48   | 3       |
|    mac_muladd_6ns_6ns_6ns_11_4_1_U48                      | 1   |        | add_ln198     | add  | dsp48   | 3       |
|    add_ln188_fu_243_p2                                    | -   |        | add_ln188     | add  | fabric  | 0       |
|    add_ln188_1_fu_263_p2                                  | -   |        | add_ln188_1   | add  | fabric  | 0       |
|    add_ln187_fu_331_p2                                    | -   |        | add_ln187     | add  | fabric  | 0       |
|    add_ln188_2_fu_340_p2                                  | -   |        | add_ln188_2   | add  | fabric  | 0       |
|    add_ln187_1_fu_350_p2                                  | -   |        | add_ln187_1   | add  | fabric  | 0       |
|    add_ln188_3_fu_359_p2                                  | -   |        | add_ln188_3   | add  | fabric  | 0       |
|    add_ln187_2_fu_369_p2                                  | -   |        | add_ln187_2   | add  | fabric  | 0       |
|    add_ln188_4_fu_378_p2                                  | -   |        | add_ln188_4   | add  | fabric  | 0       |
|    add_ln180_fu_273_p2                                    | -   |        | add_ln180     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_75_3_VITIS_LOOP_77_4    | 1   |        |               |      |         |         |
|    tmp_fu_310_p2                                          | -   |        | tmp           | add  | fabric  | 0       |
|    empty_49_fu_319_p2                                     | -   |        | empty_49      | add  | fabric  | 0       |
|    add_ln75_1_fu_330_p2                                   | -   |        | add_ln75_1    | add  | fabric  | 0       |
|    add_ln75_fu_261_p2                                     | -   |        | add_ln75      | add  | fabric  | 0       |
|    tmp_mid1_fu_335_p2                                     | -   |        | tmp_mid1      | add  | fabric  | 0       |
|    p_mid1_fu_344_p2                                       | -   |        | p_mid1        | add  | fabric  | 0       |
|    mac_muladd_6ns_7ns_8s_12_4_1_U36                       | 1   |        | mul_ln81      | mul  | dsp48   | 3       |
|    mac_muladd_6ns_7ns_8s_12_4_1_U36                       | 1   |        | add_ln81      | add  | dsp48   | 3       |
|    add_ln81_2_fu_423_p2                                   | -   |        | add_ln81_2    | add  | fabric  | 0       |
|    add_ln77_fu_460_p2                                     | -   |        | add_ln77      | add  | fabric  | 0       |
|  + conv1d_3_4                                             | 6   |        |               |      |         |         |
|    add_ln110_1_fu_224_p2                                  | -   |        | add_ln110_1   | add  | fabric  | 0       |
|    add_ln110_fu_230_p2                                    | -   |        | add_ln110     | add  | fabric  | 0       |
|    add_ln111_fu_283_p2                                    | -   |        | add_ln111     | add  | fabric  | 0       |
|    empty_65_fu_293_p2                                     | -   |        | empty_65      | add  | fabric  | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U64                     | 2   |        | add           | fadd | fulldsp | 4       |
|   + conv1d_3_4_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_113_4 | 4   |        |               |      |         |         |
|     tmp_fu_308_p2                                         | -   |        | tmp           | add  | fabric  | 0       |
|     empty_59_fu_317_p2                                    | -   |        | empty_59      | add  | fabric  | 0       |
|     add_ln112_1_fu_328_p2                                 | -   |        | add_ln112_1   | add  | fabric  | 0       |
|     add_ln112_fu_259_p2                                   | -   |        | add_ln112     | add  | fabric  | 0       |
|     tmp_mid1_fu_333_p2                                    | -   |        | tmp_mid1      | add  | fabric  | 0       |
|     p_mid1_fu_342_p2                                      | -   |        | p_mid1        | add  | fabric  | 0       |
|     mac_muladd_6ns_6ns_7s_11_4_1_U55                      | 1   |        | mul_ln117     | mul  | dsp48   | 3       |
|     mac_muladd_6ns_6ns_7s_11_4_1_U55                      | 1   |        | add_ln117     | add  | dsp48   | 3       |
|     add_ln117_2_fu_421_p2                                 | -   |        | add_ln117_2   | add  | fabric  | 0       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U54                     | 3   |        | mul           | fmul | maxdsp  | 3       |
|     add_ln113_fu_458_p2                                   | -   |        | add_ln113     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_211_1_VITIS_LOOP_213_2  | 0   |        |               |      |         |         |
|    add_ln211_1_fu_181_p2                                  | -   |        | add_ln211_1   | add  | fabric  | 0       |
|    add_ln211_fu_193_p2                                    | -   |        | add_ln211     | add  | fabric  | 0       |
|    mul_6ns_7ns_11_1_1_U74                                 | -   |        | mul_ln221     | mul  | auto    | 0       |
|    add_ln221_fu_251_p2                                    | -   |        | add_ln221     | add  | fabric  | 0       |
|    add_ln221_1_fu_271_p2                                  | -   |        | add_ln221_1   | add  | fabric  | 0       |
|    add_ln220_fu_339_p2                                    | -   |        | add_ln220     | add  | fabric  | 0       |
|    add_ln221_2_fu_348_p2                                  | -   |        | add_ln221_2   | add  | fabric  | 0       |
|    add_ln220_1_fu_358_p2                                  | -   |        | add_ln220_1   | add  | fabric  | 0       |
|    add_ln221_3_fu_367_p2                                  | -   |        | add_ln221_3   | add  | fabric  | 0       |
|    add_ln220_2_fu_377_p2                                  | -   |        | add_ln220_2   | add  | fabric  | 0       |
|    add_ln221_4_fu_386_p2                                  | -   |        | add_ln221_4   | add  | fabric  | 0       |
|    add_ln213_fu_281_p2                                    | -   |        | add_ln213     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_244_1_VITIS_LOOP_246_2  | 0   |        |               |      |         |         |
|    add_ln244_1_fu_177_p2                                  | -   |        | add_ln244_1   | add  | fabric  | 0       |
|    add_ln244_fu_189_p2                                    | -   |        | add_ln244     | add  | fabric  | 0       |
|    add_ln254_fu_247_p2                                    | -   |        | add_ln254     | add  | fabric  | 0       |
|    add_ln264_fu_363_p2                                    | -   |        | add_ln264     | add  | fabric  | 0       |
|    add_ln254_1_fu_263_p2                                  | -   |        | add_ln254_1   | add  | fabric  | 0       |
|    add_ln254_2_fu_284_p2                                  | -   |        | add_ln254_2   | add  | fabric  | 0       |
|    add_ln253_fu_372_p2                                    | -   |        | add_ln253     | add  | fabric  | 0       |
|    add_ln254_3_fu_382_p2                                  | -   |        | add_ln254_3   | add  | fabric  | 0       |
|    add_ln253_1_fu_392_p2                                  | -   |        | add_ln253_1   | add  | fabric  | 0       |
|    add_ln254_4_fu_402_p2                                  | -   |        | add_ln254_4   | add  | fabric  | 0       |
|    add_ln253_2_fu_412_p2                                  | -   |        | add_ln253_2   | add  | fabric  | 0       |
|    add_ln254_5_fu_422_p2                                  | -   |        | add_ln254_5   | add  | fabric  | 0       |
|    add_ln246_fu_295_p2                                    | -   |        | add_ln246     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_277_1_VITIS_LOOP_279_2  | 0   |        |               |      |         |         |
|    add_ln277_1_fu_175_p2                                  | -   |        | add_ln277_1   | add  | fabric  | 0       |
|    add_ln277_fu_187_p2                                    | -   |        | add_ln277     | add  | fabric  | 0       |
|    add_ln297_fu_749_p2                                    | -   |        | add_ln297     | add  | fabric  | 0       |
|    add_ln286_fu_338_p2                                    | -   |        | add_ln286     | add  | fabric  | 0       |
|    add_ln286_1_fu_356_p2                                  | -   |        | add_ln286_1   | add  | fabric  | 0       |
|    add_ln279_fu_277_p2                                    | -   |        | add_ln279     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_306_1_VITIS_LOOP_307_2  | 0   |        |               |      |         |         |
|    add_ln306_1_fu_105_p2                                  | -   |        | add_ln306_1   | add  | fabric  | 0       |
|    add_ln306_fu_117_p2                                    | -   |        | add_ln306     | add  | fabric  | 0       |
|    add_ln308_fu_174_p2                                    | -   |        | add_ln308     | add  | fabric  | 0       |
|    add_ln307_fu_145_p2                                    | -   |        | add_ln307     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_323_1                   | 0   |        |               |      |         |         |
|    add_ln323_fu_2791_p2                                   | -   |        | add_ln323     | add  | fabric  | 0       |
|    add_ln324_fu_1580_p2                                   | -   |        | add_ln324     | add  | fabric  | 0       |
|    add_ln326_fu_1611_p2                                   | -   |        | add_ln326     | add  | fabric  | 0       |
|    add_ln326_1_fu_1626_p2                                 | -   |        | add_ln326_1   | add  | fabric  | 0       |
|    add_ln326_2_fu_1641_p2                                 | -   |        | add_ln326_2   | add  | fabric  | 0       |
|    add_ln326_3_fu_1656_p2                                 | -   |        | add_ln326_3   | add  | fabric  | 0       |
|    add_ln326_4_fu_1671_p2                                 | -   |        | add_ln326_4   | add  | fabric  | 0       |
|    add_ln326_5_fu_1686_p2                                 | -   |        | add_ln326_5   | add  | fabric  | 0       |
|    add_ln326_6_fu_1701_p2                                 | -   |        | add_ln326_6   | add  | fabric  | 0       |
|    add_ln326_7_fu_1716_p2                                 | -   |        | add_ln326_7   | add  | fabric  | 0       |
|    add_ln326_8_fu_1731_p2                                 | -   |        | add_ln326_8   | add  | fabric  | 0       |
|    add_ln326_9_fu_1750_p2                                 | -   |        | add_ln326_9   | add  | fabric  | 0       |
|    add_ln326_10_fu_1769_p2                                | -   |        | add_ln326_10  | add  | fabric  | 0       |
|    add_ln326_11_fu_1788_p2                                | -   |        | add_ln326_11  | add  | fabric  | 0       |
|    add_ln326_12_fu_1807_p2                                | -   |        | add_ln326_12  | add  | fabric  | 0       |
|    add_ln326_13_fu_1830_p2                                | -   |        | add_ln326_13  | add  | fabric  | 0       |
|    add_ln326_14_fu_1849_p2                                | -   |        | add_ln326_14  | add  | fabric  | 0       |
|    add_ln326_15_fu_1868_p2                                | -   |        | add_ln326_15  | add  | fabric  | 0       |
|    add_ln326_16_fu_1887_p2                                | -   |        | add_ln326_16  | add  | fabric  | 0       |
|    add_ln326_17_fu_1906_p2                                | -   |        | add_ln326_17  | add  | fabric  | 0       |
|    add_ln326_18_fu_1925_p2                                | -   |        | add_ln326_18  | add  | fabric  | 0       |
|    add_ln326_19_fu_1944_p2                                | -   |        | add_ln326_19  | add  | fabric  | 0       |
|    add_ln326_20_fu_1963_p2                                | -   |        | add_ln326_20  | add  | fabric  | 0       |
|    add_ln326_21_fu_1982_p2                                | -   |        | add_ln326_21  | add  | fabric  | 0       |
|    add_ln326_22_fu_2001_p2                                | -   |        | add_ln326_22  | add  | fabric  | 0       |
|    add_ln326_23_fu_2020_p2                                | -   |        | add_ln326_23  | add  | fabric  | 0       |
|    add_ln326_24_fu_2039_p2                                | -   |        | add_ln326_24  | add  | fabric  | 0       |
|    add_ln326_25_fu_2058_p2                                | -   |        | add_ln326_25  | add  | fabric  | 0       |
|    add_ln326_26_fu_2077_p2                                | -   |        | add_ln326_26  | add  | fabric  | 0       |
|    add_ln326_27_fu_2096_p2                                | -   |        | add_ln326_27  | add  | fabric  | 0       |
|    add_ln326_28_fu_2115_p2                                | -   |        | add_ln326_28  | add  | fabric  | 0       |
|    add_ln326_29_fu_2134_p2                                | -   |        | add_ln326_29  | add  | fabric  | 0       |
|    add_ln326_30_fu_2153_p2                                | -   |        | add_ln326_30  | add  | fabric  | 0       |
|    add_ln326_31_fu_2172_p2                                | -   |        | add_ln326_31  | add  | fabric  | 0       |
|    add_ln326_32_fu_2191_p2                                | -   |        | add_ln326_32  | add  | fabric  | 0       |
|    add_ln326_33_fu_2210_p2                                | -   |        | add_ln326_33  | add  | fabric  | 0       |
|    add_ln326_34_fu_2229_p2                                | -   |        | add_ln326_34  | add  | fabric  | 0       |
|    add_ln326_35_fu_2248_p2                                | -   |        | add_ln326_35  | add  | fabric  | 0       |
|    add_ln326_36_fu_2267_p2                                | -   |        | add_ln326_36  | add  | fabric  | 0       |
|    add_ln326_37_fu_2286_p2                                | -   |        | add_ln326_37  | add  | fabric  | 0       |
|    add_ln326_38_fu_2305_p2                                | -   |        | add_ln326_38  | add  | fabric  | 0       |
|    add_ln326_39_fu_2324_p2                                | -   |        | add_ln326_39  | add  | fabric  | 0       |
|    add_ln326_40_fu_2343_p2                                | -   |        | add_ln326_40  | add  | fabric  | 0       |
|    add_ln326_41_fu_2362_p2                                | -   |        | add_ln326_41  | add  | fabric  | 0       |
|    add_ln326_42_fu_2381_p2                                | -   |        | add_ln326_42  | add  | fabric  | 0       |
|    add_ln326_43_fu_2400_p2                                | -   |        | add_ln326_43  | add  | fabric  | 0       |
|    add_ln326_44_fu_2419_p2                                | -   |        | add_ln326_44  | add  | fabric  | 0       |
|    add_ln326_45_fu_2438_p2                                | -   |        | add_ln326_45  | add  | fabric  | 0       |
|    add_ln326_46_fu_2457_p2                                | -   |        | add_ln326_46  | add  | fabric  | 0       |
|    add_ln326_47_fu_2476_p2                                | -   |        | add_ln326_47  | add  | fabric  | 0       |
|    add_ln326_48_fu_2495_p2                                | -   |        | add_ln326_48  | add  | fabric  | 0       |
|    add_ln326_49_fu_2514_p2                                | -   |        | add_ln326_49  | add  | fabric  | 0       |
|    add_ln326_50_fu_2533_p2                                | -   |        | add_ln326_50  | add  | fabric  | 0       |
|    add_ln326_51_fu_2552_p2                                | -   |        | add_ln326_51  | add  | fabric  | 0       |
|    add_ln326_52_fu_2571_p2                                | -   |        | add_ln326_52  | add  | fabric  | 0       |
|    add_ln326_53_fu_2590_p2                                | -   |        | add_ln326_53  | add  | fabric  | 0       |
|    add_ln326_54_fu_2609_p2                                | -   |        | add_ln326_54  | add  | fabric  | 0       |
|    add_ln326_55_fu_2628_p2                                | -   |        | add_ln326_55  | add  | fabric  | 0       |
|    add_ln326_56_fu_2647_p2                                | -   |        | add_ln326_56  | add  | fabric  | 0       |
|    add_ln326_57_fu_2666_p2                                | -   |        | add_ln326_57  | add  | fabric  | 0       |
|    add_ln326_58_fu_2685_p2                                | -   |        | add_ln326_58  | add  | fabric  | 0       |
|    add_ln326_59_fu_2704_p2                                | -   |        | add_ln326_59  | add  | fabric  | 0       |
|    add_ln326_60_fu_2723_p2                                | -   |        | add_ln326_60  | add  | fabric  | 0       |
|    add_ln326_61_fu_2742_p2                                | -   |        | add_ln326_61  | add  | fabric  | 0       |
|    add_ln326_62_fu_2761_p2                                | -   |        | add_ln326_62  | add  | fabric  | 0       |
|    add_ln326_63_fu_2776_p2                                | -   |        | add_ln326_63  | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_331_3                   | 0   |        |               |      |         |         |
|    add_ln331_fu_81_p2                                     | -   |        | add_ln331     | add  | fabric  | 0       |
|  + tiled_conv_Pipeline_VITIS_LOOP_344_1                   | 0   |        |               |      |         |         |
|    add_ln344_fu_922_p2                                    | -   |        | add_ln344     | add  | fabric  | 0       |
|    add_ln345_fu_907_p2                                    | -   |        | add_ln345     | add  | fabric  | 0       |
|    add_ln347_fu_938_p2                                    | -   |        | add_ln347     | add  | fabric  | 0       |
|    add_ln347_1_fu_958_p2                                  | -   |        | add_ln347_1   | add  | fabric  | 0       |
|    add_ln347_2_fu_973_p2                                  | -   |        | add_ln347_2   | add  | fabric  | 0       |
|    add_ln347_3_fu_988_p2                                  | -   |        | add_ln347_3   | add  | fabric  | 0       |
|    add_ln347_4_fu_1003_p2                                 | -   |        | add_ln347_4   | add  | fabric  | 0       |
|    add_ln347_5_fu_1018_p2                                 | -   |        | add_ln347_5   | add  | fabric  | 0       |
|    add_ln347_6_fu_1033_p2                                 | -   |        | add_ln347_6   | add  | fabric  | 0       |
|    add_ln347_7_fu_1048_p2                                 | -   |        | add_ln347_7   | add  | fabric  | 0       |
|    add_ln347_8_fu_1063_p2                                 | -   |        | add_ln347_8   | add  | fabric  | 0       |
|    add_ln347_9_fu_1082_p2                                 | -   |        | add_ln347_9   | add  | fabric  | 0       |
|    add_ln347_10_fu_1101_p2                                | -   |        | add_ln347_10  | add  | fabric  | 0       |
|    add_ln347_11_fu_1120_p2                                | -   |        | add_ln347_11  | add  | fabric  | 0       |
|    add_ln347_12_fu_1139_p2                                | -   |        | add_ln347_12  | add  | fabric  | 0       |
|    add_ln347_13_fu_1162_p2                                | -   |        | add_ln347_13  | add  | fabric  | 0       |
|    add_ln347_14_fu_1181_p2                                | -   |        | add_ln347_14  | add  | fabric  | 0       |
|    add_ln347_15_fu_1200_p2                                | -   |        | add_ln347_15  | add  | fabric  | 0       |
|    add_ln347_16_fu_1219_p2                                | -   |        | add_ln347_16  | add  | fabric  | 0       |
|    add_ln347_17_fu_1238_p2                                | -   |        | add_ln347_17  | add  | fabric  | 0       |
|    add_ln347_18_fu_1257_p2                                | -   |        | add_ln347_18  | add  | fabric  | 0       |
|    add_ln347_19_fu_1276_p2                                | -   |        | add_ln347_19  | add  | fabric  | 0       |
|    add_ln347_20_fu_1295_p2                                | -   |        | add_ln347_20  | add  | fabric  | 0       |
|    add_ln347_21_fu_1314_p2                                | -   |        | add_ln347_21  | add  | fabric  | 0       |
|    add_ln347_22_fu_1333_p2                                | -   |        | add_ln347_22  | add  | fabric  | 0       |
|    add_ln347_23_fu_1352_p2                                | -   |        | add_ln347_23  | add  | fabric  | 0       |
|    add_ln347_24_fu_1371_p2                                | -   |        | add_ln347_24  | add  | fabric  | 0       |
|    add_ln347_25_fu_1390_p2                                | -   |        | add_ln347_25  | add  | fabric  | 0       |
|    add_ln347_26_fu_1409_p2                                | -   |        | add_ln347_26  | add  | fabric  | 0       |
|    add_ln347_27_fu_1428_p2                                | -   |        | add_ln347_27  | add  | fabric  | 0       |
|    add_ln347_28_fu_1447_p2                                | -   |        | add_ln347_28  | add  | fabric  | 0       |
|    add_ln347_29_fu_1466_p2                                | -   |        | add_ln347_29  | add  | fabric  | 0       |
|    add_ln347_30_fu_1485_p2                                | -   |        | add_ln347_30  | add  | fabric  | 0       |
|    add_ln347_31_fu_1500_p2                                | -   |        | add_ln347_31  | add  | fabric  | 0       |
+-----------------------------------------------------------+-----+--------+---------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable                                | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+
| + tiled_conv                                | 53   | 0    |        |                                         |         |      |         |
|   fixp_conv_layer_output_feature_map1_U     | 16   | -    |        | fixp_conv_layer_output_feature_map1     | ram_s2p | auto | 1       |
|   fixp_conv_layer_output_feature_map1_max_U | 8    | -    |        | fixp_conv_layer_output_feature_map1_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map2_U     | 8    | -    |        | fixp_conv_layer_output_feature_map2     | ram_s2p | auto | 1       |
|   fixp_conv_layer_output_feature_map2_max_U | 4    | -    |        | fixp_conv_layer_output_feature_map2_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map3_U     | 4    | -    |        | fixp_conv_layer_output_feature_map3     | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_map4_U     | 4    | -    |        | fixp_conv_layer_output_feature_map4     | ram_s2p | auto | 1       |
|   fixp_conv_layer_output_feature_map3_max_U | 2    | -    |        | fixp_conv_layer_output_feature_map3_max | ram_s2p | auto | 1       |
|   fixp_conv_layer_output_feature_map4_max_U | 2    | -    |        | fixp_conv_layer_output_feature_map4_max | ram_s2p | auto | 1       |
|   fixp_conv_layer_output_feature_map5_max_U | 1    | -    |        | fixp_conv_layer_output_feature_map5_max | ram_1p  | auto | 1       |
|   fixp_conv_layer_output_feature_flat_U     | 2    | -    |        | fixp_conv_layer_output_feature_flat     | ram_s2p | auto | 1       |
|   fixp_dense1_output_U                      | 2    | -    |        | fixp_dense1_output                      | ram_s2p | auto | 1       |
+---------------------------------------------+------+------+--------+-----------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| Type      | Options                                                     | Location                                               |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+
| inline    | off                                                         | conv1d.cpp:23 in conv1d_1                              |
| interface | m_axi depth=1 port=input_feature_map bundle=fm              | conv1d.cpp:373 in tiled_conv, input_feature_map        |
| interface | m_axi depth=1 port=output_feature_map bundle=fm             | conv1d.cpp:374 in tiled_conv, output_feature_map       |
| interface | m_axi depth=1 port=fixp_conv_layer_weights1 bundle=c_weight | conv1d.cpp:376 in tiled_conv, fixp_conv_layer_weights1 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights2 bundle=c_weight | conv1d.cpp:377 in tiled_conv, fixp_conv_layer_weights2 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights3 bundle=c_weight | conv1d.cpp:378 in tiled_conv, fixp_conv_layer_weights3 |
| interface | m_axi depth=1 port=fixp_conv_layer_weights4 bundle=c_weight | conv1d.cpp:379 in tiled_conv, fixp_conv_layer_weights4 |
| interface | m_axi depth=1 port=fixp_conv_layer_bias1 bundle=c_bias      | conv1d.cpp:380 in tiled_conv, fixp_conv_layer_bias1    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias2 bundle=c_bias      | conv1d.cpp:381 in tiled_conv, fixp_conv_layer_bias2    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias3 bundle=c_bias      | conv1d.cpp:382 in tiled_conv, fixp_conv_layer_bias3    |
| interface | m_axi depth=1 port=fixp_conv_layer_bias4 bundle=c_bias      | conv1d.cpp:383 in tiled_conv, fixp_conv_layer_bias4    |
| interface | m_axi depth=1 port=fixp_dense1_weights bundle=dense         | conv1d.cpp:385 in tiled_conv, fixp_dense1_weights      |
| interface | m_axi depth=1 port=fixp_dense1_bias bundle=dense            | conv1d.cpp:386 in tiled_conv, fixp_dense1_bias         |
| interface | m_axi depth=1 port=fixp_dense2_weights bundle=dense         | conv1d.cpp:387 in tiled_conv, fixp_dense2_weights      |
| interface | m_axi depth=1 port=fixp_dense2_bias bundle=dense            | conv1d.cpp:388 in tiled_conv, fixp_dense2_bias         |
| interface | s_axilite register port=return                              | conv1d.cpp:390 in tiled_conv, return                   |
+-----------+-------------------------------------------------------------+--------------------------------------------------------+


