Classic Timing Analyzer report for SR_latch
Mon Nov 13 09:08:58 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                  ; To                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.721 ns                         ; D                                                     ; Negative_MS_D_latch:inst1|D_latch_block:inst|inst5    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.361 ns                         ; Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 ; Q2                                                    ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.168 ns                         ; D                                                     ; Positive_MS_D_latch:inst2|D_latch_block:inst|inst5    ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 396.20 MHz ( period = 2.524 ns ) ; Negative_MS_D_latch:inst1|D_latch_block:inst|inst5    ; Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                       ;                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                                                                ;
+-------+----------------------------------+----------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                               ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+----------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 396.20 MHz ( period = 2.524 ns ) ; Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 ; Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 408.83 MHz ( period = 2.446 ns ) ; Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 ; Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.399 ns                ;
+-------+----------------------------------+----------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                      ;
+-------+--------------+------------+------+----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                 ; To Clock ;
+-------+--------------+------------+------+----------------------------------------------------+----------+
; N/A   ; None         ; 0.721 ns   ; D    ; Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 ; Clk      ;
; N/A   ; None         ; 0.690 ns   ; D    ; Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 ; Clk      ;
; N/A   ; None         ; 0.532 ns   ; D    ; D_latch_block:inst|inst5                           ; Clk      ;
+-------+--------------+------------+------+----------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-------------------------------------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                                                  ; To ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------+----+------------+
; N/A   ; None         ; 8.361 ns   ; Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1 ; Q2 ; Clk        ;
; N/A   ; None         ; 7.015 ns   ; Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1 ; Q3 ; Clk        ;
; N/A   ; None         ; 6.349 ns   ; D_latch_block:inst|inst5                              ; Q1 ; Clk        ;
+-------+--------------+------------+-------------------------------------------------------+----+------------+


+----------------------------------------------------------------------------------------------------------------+
; th                                                                                                             ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                 ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+
; N/A           ; None        ; 0.168 ns  ; D    ; Positive_MS_D_latch:inst2|D_latch_block:inst|inst5 ; Clk      ;
; N/A           ; None        ; 0.144 ns  ; D    ; D_latch_block:inst|inst5                           ; Clk      ;
; N/A           ; None        ; 0.142 ns  ; D    ; Negative_MS_D_latch:inst1|D_latch_block:inst|inst5 ; Clk      ;
+---------------+-------------+-----------+------+----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 13 09:08:58 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SR_latch -c SR_latch --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "D_latch_block:inst|inst5" is a latch
    Warning: Node "Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1" is a latch
    Warning: Node "Positive_MS_D_latch:inst2|D_latch_block:inst|inst5" is a latch
    Warning: Node "Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1" is a latch
    Warning: Node "Negative_MS_D_latch:inst1|D_latch_block:inst|inst5" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is a latch enable. Will not compute fmax for this pin.
Info: Clock "Clk" has Internal fmax of 396.2 MHz between source register "Negative_MS_D_latch:inst1|D_latch_block:inst|inst5" and destination register "Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1" (period= 2.524 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst|inst5'
        Info: 2: + IC(0.246 ns) + CELL(0.150 ns) = 0.396 ns; Loc. = LCCOMB_X29_Y30_N12; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1'
        Info: Total cell delay = 0.150 ns ( 37.88 % )
        Info: Total interconnect delay = 0.246 ns ( 62.12 % )
    Info: - Smallest clock skew is 0.117 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.769 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.377 ns) + CELL(0.275 ns) = 2.769 ns; Loc. = LCCOMB_X29_Y30_N12; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst1|inst5~1'
            Info: Total cell delay = 1.274 ns ( 46.01 % )
            Info: Total interconnect delay = 1.495 ns ( 53.99 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.652 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
            Info: 3: + IC(1.385 ns) + CELL(0.150 ns) = 2.652 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst|inst5'
            Info: Total cell delay = 1.149 ns ( 43.33 % )
            Info: Total interconnect delay = 1.503 ns ( 56.67 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.983 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Negative_MS_D_latch:inst1|D_latch_block:inst|inst5" (data pin = "D", clock pin = "Clk") is 0.721 ns
    Info: + Longest pin to register delay is 2.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(1.093 ns) + CELL(0.438 ns) = 2.510 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst|inst5'
        Info: Total cell delay = 1.417 ns ( 56.45 % )
        Info: Total interconnect delay = 1.093 ns ( 43.55 % )
    Info: + Micro setup delay of destination is 0.863 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.385 ns) + CELL(0.150 ns) = 2.652 ns; Loc. = LCCOMB_X29_Y30_N0; Fanout = 1; REG Node = 'Negative_MS_D_latch:inst1|D_latch_block:inst|inst5'
        Info: Total cell delay = 1.149 ns ( 43.33 % )
        Info: Total interconnect delay = 1.503 ns ( 56.67 % )
Info: tco from clock "Clk" to destination pin "Q2" through register "Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1" is 8.361 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.766 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.378 ns) + CELL(0.271 ns) = 2.766 ns; Loc. = LCCOMB_X29_Y30_N2; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1'
        Info: Total cell delay = 1.270 ns ( 45.91 % )
        Info: Total interconnect delay = 1.496 ns ( 54.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.595 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y30_N2; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2|D_latch_block:inst1|inst5~1'
        Info: 2: + IC(2.807 ns) + CELL(2.788 ns) = 5.595 ns; Loc. = PIN_V11; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 2.788 ns ( 49.83 % )
        Info: Total interconnect delay = 2.807 ns ( 50.17 % )
Info: th for register "Positive_MS_D_latch:inst2|D_latch_block:inst|inst5" (data pin = "D", clock pin = "Clk") is 0.168 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.651 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(1.384 ns) + CELL(0.150 ns) = 2.651 ns; Loc. = LCCOMB_X29_Y30_N6; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2|D_latch_block:inst|inst5'
        Info: Total cell delay = 1.149 ns ( 43.34 % )
        Info: Total interconnect delay = 1.502 ns ( 56.66 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.483 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'D'
        Info: 2: + IC(1.091 ns) + CELL(0.413 ns) = 2.483 ns; Loc. = LCCOMB_X29_Y30_N6; Fanout = 1; REG Node = 'Positive_MS_D_latch:inst2|D_latch_block:inst|inst5'
        Info: Total cell delay = 1.392 ns ( 56.06 % )
        Info: Total interconnect delay = 1.091 ns ( 43.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Mon Nov 13 09:08:58 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


