# Verilog Digital Design Projects

This repository contains a collection of Verilog HDL implementations for various digital circuits and components. Each module is written in a separate `.md` file to explain the design logic and functionality clearly.

## ğŸ“ Projects Included

- **4BitAsyncCounter** â€“ Asynchronous 4-bit binary counter.
- **4BitBinarySynchronousCounter** â€“ Synchronous 4-bit binary counter.
- **4bitRegister** â€“ 4-bit register using D flip-flops.
- **4bitRippleCarryAdder** â€“ 4-bit adder using ripple-carry logic.
- **4bitSubtractorUnsigned** â€“ Unsigned 4-bit subtractor.
- **And_gate**, **Or_gate** â€“ Basic logic gate implementations.
- **DflipFlop** â€“ D-type flip-flop.
- **S7SegmentDecoder** â€“ 7-segment display decoder.
- **Traffic_light** â€“ Simple traffic light controller FSM.
- **hello.md** â€“ Likely a test or sample module.
- **commn.txt** â€“ May include general notes or comments.

## ğŸ“š Description

Each file contains:

- A brief description of the module.
- Verilog code for the circuit.
- Testbench where applicable.
- Explanation of simulation or expected behavior.

## ğŸš€ How to Use

1. Clone the repo:
   ```bash
   git clone https://github.com/Atomic00725/Verilog.git
   cd Verilog
