#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002473a394ac0 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_000002473a3483f0 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000011>;
P_000002473a348428 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
L_000002473a450160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002473a417540_0 .net *"_ivl_3", 0 0, L_000002473a450160;  1 drivers
v000002473a4165a0_0 .var "addr", 2 0;
v000002473a4179a0_0 .var "clk", 0 0;
v000002473a416b40_0 .var "data", 4 0;
v000002473a416960_0 .var "dataValid", 0 0;
v000002473a417720_0 .net "data_out", 4 0, L_000002473a41a740;  1 drivers
v000002473a416a00_0 .net "outValid", 0 0, L_000002473a419ca0;  1 drivers
v000002473a416be0_0 .var "read", 0 0;
v000002473a415d80_0 .var "reset", 0 0;
v000002473a416dc0_0 .var "seed", 31 0;
E_000002473a38c6d0 .event "_ivl_5";
L_000002473a41a740 .concat [ 4 1 0 0], L_000002473a419de0, L_000002473a450160;
S_000002473a394290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 55, 2 55 0, S_000002473a394ac0;
 .timescale -9 -12;
v000002473a390b50_0 .var/i "i", 31 0;
S_000002473a394420 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 67, 2 67 0, S_000002473a394ac0;
 .timescale -9 -12;
v000002473a390d30_0 .var/i "i", 31 0;
S_000002473a3a17e0 .scope module, "dut" "min_mex" 2 18, 3 1 0, S_000002473a394ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 3 "addr";
    .port_info 5 /INPUT 5 "data";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 4 "data_out";
P_000002473a348b70 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_000002473a348ba8 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
v000002473a417220_0 .net "addr", 2 0, v000002473a4165a0_0;  1 drivers
v000002473a4163c0_0 .net "clk", 0 0, v000002473a4179a0_0;  1 drivers
v000002473a416aa0_0 .net "data", 4 0, v000002473a416b40_0;  1 drivers
v000002473a4168c0_0 .net "dataValid", 0 0, v000002473a416960_0;  1 drivers
v000002473a417680_0 .net "data_out", 3 0, L_000002473a419de0;  1 drivers
v000002473a416640_0 .net "dp_done", 0 0, v000002473a416000_0;  1 drivers
v000002473a417900_0 .net "outValid", 0 0, L_000002473a419ca0;  alias, 1 drivers
v000002473a416780_0 .net "read", 0 0, v000002473a416be0_0;  1 drivers
v000002473a416d20_0 .net "reset", 0 0, v000002473a415d80_0;  1 drivers
v000002473a417400_0 .net "resetComplete", 0 0, v000002473a416280_0;  1 drivers
v000002473a416460_0 .net "state", 2 0, v000002473a390650_0;  1 drivers
L_000002473a419de0 .part L_000002473a419c00, 0, 4;
S_000002473a3a1970 .scope module, "control_unit" "min_mex_ctrl" 3 23, 4 1 0, S_000002473a3a17e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "resetComplete";
    .port_info 5 /INPUT 1 "dp_done";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 3 "state";
P_000002473a39bdc0 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000011>;
P_000002473a39bdf8 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_000002473a39be30 .param/l "S_DONE" 1 4 24, C4<101>;
P_000002473a39be68 .param/l "S_IDLE" 1 4 19, C4<000>;
P_000002473a39bea0 .param/l "S_READ" 1 4 20, C4<001>;
P_000002473a39bed8 .param/l "S_READ_INTERMEDIATE_1" 1 4 21, C4<010>;
P_000002473a39bf10 .param/l "S_READ_INTERMEDIATE_2" 1 4 22, C4<011>;
P_000002473a39bf48 .param/l "S_RUN" 1 4 23, C4<100>;
P_000002473a39bf80 .param/l "depth" 1 4 17, +C4<00000000000000000000000000000001000>;
L_000002473a450088 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000002473a390dd0_0 .net/2u *"_ivl_0", 2 0, L_000002473a450088;  1 drivers
v000002473a390e70_0 .net *"_ivl_2", 0 0, L_000002473a4177c0;  1 drivers
L_000002473a4500d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002473a391190_0 .net/2s *"_ivl_4", 1 0, L_000002473a4500d0;  1 drivers
L_000002473a450118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002473a390fb0_0 .net/2s *"_ivl_6", 1 0, L_000002473a450118;  1 drivers
v000002473a391050_0 .net *"_ivl_8", 1 0, L_000002473a416e60;  1 drivers
v000002473a390290_0 .net "clk", 0 0, v000002473a4179a0_0;  alias, 1 drivers
v000002473a3908d0_0 .net "dataValid", 0 0, v000002473a416960_0;  alias, 1 drivers
v000002473a390970_0 .net "dp_done", 0 0, v000002473a416000_0;  alias, 1 drivers
v000002473a390330_0 .var "nxt_state", 2 0;
v000002473a390ab0_0 .net "outValid", 0 0, L_000002473a419ca0;  alias, 1 drivers
v000002473a3903d0_0 .net "read", 0 0, v000002473a416be0_0;  alias, 1 drivers
v000002473a390510_0 .net "reset", 0 0, v000002473a415d80_0;  alias, 1 drivers
v000002473a3905b0_0 .net "resetComplete", 0 0, v000002473a416280_0;  alias, 1 drivers
v000002473a390650_0 .var "state", 2 0;
E_000002473a38cb50/0 .event anyedge, v000002473a390650_0, v000002473a3905b0_0, v000002473a390510_0, v000002473a3908d0_0;
E_000002473a38cb50/1 .event anyedge, v000002473a3903d0_0, v000002473a390970_0;
E_000002473a38cb50 .event/or E_000002473a38cb50/0, E_000002473a38cb50/1;
E_000002473a38c910 .event posedge, v000002473a390510_0, v000002473a390290_0;
L_000002473a4177c0 .cmp/eq 3, v000002473a390650_0, L_000002473a450088;
L_000002473a416e60 .functor MUXZ 2, L_000002473a450118, L_000002473a4500d0, L_000002473a4177c0, C4<>;
L_000002473a419ca0 .part L_000002473a416e60, 0, 1;
S_000002473a39bfc0 .scope module, "datapath_unit" "min_mex_dp" 3 39, 5 1 0, S_000002473a3a17e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /INPUT 3 "addr";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 1 "resetComplete";
    .port_info 6 /OUTPUT 1 "dp_done";
    .port_info 7 /OUTPUT 5 "data_out";
P_000002473a3ba5b0 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000011>;
P_000002473a3ba5e8 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_000002473a3ba620 .param/l "S_DONE" 1 5 23, C4<101>;
P_000002473a3ba658 .param/l "S_IDLE" 1 5 18, C4<000>;
P_000002473a3ba690 .param/l "S_READ" 1 5 19, C4<001>;
P_000002473a3ba6c8 .param/l "S_READ_INTERMEDIATE_1" 1 5 20, C4<010>;
P_000002473a3ba700 .param/l "S_READ_INTERMEDIATE_2" 1 5 21, C4<011>;
P_000002473a3ba738 .param/l "S_RUN" 1 5 22, C4<100>;
P_000002473a3ba770 .param/l "depth" 1 5 16, +C4<00000000000000000000000000000001000>;
L_000002473a3abff0 .functor AND 1, L_000002473a41a6a0, v000002473a4172c0_0, C4<1>, C4<1>;
L_000002473a3ab570 .functor AND 1, v000002473a4161e0_0, L_000002473a419840, C4<1>, C4<1>;
v000002473a415c40_0 .net *"_ivl_1", 0 0, L_000002473a41a6a0;  1 drivers
v000002473a416140_0 .net *"_ivl_10", 0 0, L_000002473a3ab570;  1 drivers
o000002473a3c5108 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v000002473a416500_0 name=_ivl_12
v000002473a415e20_0 .net *"_ivl_2", 0 0, L_000002473a3abff0;  1 drivers
o000002473a3c5168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v000002473a415ce0_0 name=_ivl_4
v000002473a417360_0 .net *"_ivl_9", 0 0, L_000002473a419840;  1 drivers
v000002473a417180_0 .net "addr", 2 0, v000002473a4165a0_0;  alias, 1 drivers
v000002473a415ec0_0 .net "clk", 0 0, v000002473a4179a0_0;  alias, 1 drivers
v000002473a415b00_0 .net "data_in", 4 0, v000002473a416b40_0;  alias, 1 drivers
v000002473a416320_0 .net "data_out", 4 0, L_000002473a419c00;  1 drivers
v000002473a416000_0 .var "dp_done", 0 0;
RS_000002473a3c4ef8 .resolv tri, L_000002473a419d40, L_000002473a4197a0;
v000002473a4160a0_0 .net8 "mem_data", 4 0, RS_000002473a3c4ef8;  2 drivers
v000002473a4161e0_0 .var "re", 0 0;
v000002473a415f60_0 .net "reset", 0 0, v000002473a415d80_0;  alias, 1 drivers
v000002473a4166e0_0 .var "resetAddr", 4 0;
v000002473a416280_0 .var "resetComplete", 0 0;
v000002473a417860_0 .var "resetting", 0 0;
v000002473a415ba0_0 .net "state", 2 0, v000002473a390650_0;  alias, 1 drivers
v000002473a4172c0_0 .var "we", 0 0;
L_000002473a41a6a0 .reduce/nor v000002473a4161e0_0;
L_000002473a419d40 .functor MUXZ 5, o000002473a3c5168, v000002473a416b40_0, L_000002473a3abff0, C4<>;
L_000002473a419840 .reduce/nor v000002473a4172c0_0;
L_000002473a419c00 .functor MUXZ 5, o000002473a3c5108, RS_000002473a3c4ef8, L_000002473a3ab570, C4<>;
S_000002473a3ba7b0 .scope module, "m" "mem" 5 38, 6 6 0, S_000002473a39bfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 3 "addr";
    .port_info 4 /INOUT 5 "data";
P_000002473a348970 .param/l "ADDR_WIDTH" 0 6 8, +C4<00000000000000000000000000000011>;
P_000002473a3489a8 .param/l "DATA_WIDTH" 0 6 9, +C4<00000000000000000000000000000101>;
L_000002473a3ab5e0 .functor AND 1, v000002473a4161e0_0, L_000002473a4190c0, C4<1>, C4<1>;
v000002473a3906f0_0 .net *"_ivl_1", 0 0, L_000002473a4190c0;  1 drivers
v000002473a390830_0 .net *"_ivl_3", 0 0, L_000002473a3ab5e0;  1 drivers
o000002473a3c4e98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v000002473a416820_0 name=_ivl_4
v000002473a4170e0_0 .net "addr", 2 0, v000002473a4165a0_0;  alias, 1 drivers
v000002473a416f00_0 .net "clk", 0 0, v000002473a4179a0_0;  alias, 1 drivers
v000002473a4175e0_0 .net8 "data", 4 0, RS_000002473a3c4ef8;  alias, 2 drivers
v000002473a4174a0 .array "memory", 0 7, 4 0;
v000002473a416c80_0 .net "readEnable", 0 0, v000002473a4161e0_0;  1 drivers
v000002473a417040_0 .var "temp_data", 4 0;
v000002473a416fa0_0 .net "writeEnable", 0 0, v000002473a4172c0_0;  1 drivers
E_000002473a38cb90 .event posedge, v000002473a390290_0;
L_000002473a4190c0 .reduce/nor v000002473a4172c0_0;
L_000002473a4197a0 .functor MUXZ 5, o000002473a3c4e98, v000002473a417040_0, L_000002473a3ab5e0, C4<>;
    .scope S_000002473a3a1970;
T_0 ;
    %wait E_000002473a38c910;
    %load/vec4 v000002473a390510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002473a390650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002473a390330_0;
    %assign/vec4 v000002473a390650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002473a3a1970;
T_1 ;
    %wait E_000002473a38cb50;
    %load/vec4 v000002473a390650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v000002473a3905b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v000002473a390510_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000002473a3908d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.14, 10;
    %load/vec4 v000002473a3905b0_0;
    %and;
T_1.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.13, 9;
    %load/vec4 v000002473a390510_0;
    %nor/r;
    %and;
T_1.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
T_1.12 ;
T_1.9 ;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v000002473a3903d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000002473a3908d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000002473a390970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
T_1.20 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002473a390330_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002473a3ba7b0;
T_2 ;
    %wait E_000002473a38cb90;
    %load/vec4 v000002473a416fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002473a4175e0_0;
    %load/vec4 v000002473a4170e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002473a4174a0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002473a416c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000002473a4170e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002473a4174a0, 4;
    %assign/vec4 v000002473a417040_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002473a39bfc0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416280_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002473a39bfc0;
T_4 ;
    %wait E_000002473a38cb90;
    %load/vec4 v000002473a415f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002473a4166e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002473a417860_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a4172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4161e0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002473a417860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002473a4166e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002473a417860_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000002473a4166e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v000002473a4166e0_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002473a39bfc0;
T_5 ;
    %wait E_000002473a38cb90;
    %load/vec4 v000002473a415ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a4172c0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4161e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a4172c0_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a4161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4172c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416000_0, 0, 1;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a4161e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4172c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416000_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002473a394ac0;
T_6 ;
    %wait E_000002473a38c6d0;
    %jmp T_6;
    .thread T_6;
    .scope S_000002473a394ac0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000002473a4179a0_0;
    %inv;
    %store/vec4 v000002473a4179a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002473a394ac0;
T_8 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000002473a416dc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a4179a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a415d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a416960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a416be0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002473a4165a0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002473a416b40_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a415d80_0, 0, 1;
T_8.0 ;
    %load/vec4 v000002473a417400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 53 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416be0_0, 0, 1;
    %fork t_1, S_000002473a394290;
    %jmp t_0;
    .scope S_000002473a394290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002473a390b50_0, 0, 32;
T_8.2 ;
    %load/vec4 v000002473a390b50_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002473a416be0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v000002473a390b50_0;
    %pad/s 3;
    %store/vec4 v000002473a4165a0_0, 0, 3;
    %vpi_func 2 57 "$random" 32, v000002473a416dc0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v000002473a416b40_0, 0, 5;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a416be0_0, 0, 1;
    %vpi_call 2 59 "$display", "Data write at address %d with value %d", v000002473a4165a0_0, v000002473a416b40_0 {0 0 0};
    %load/vec4 v000002473a390b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002473a390b50_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_000002473a394ac0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a416960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002473a416be0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002473a4165a0_0, 0, 3;
    %delay 20000, 0;
    %vpi_call 2 66 "$display", "Reading data from memory..." {0 0 0};
    %fork t_3, S_000002473a394420;
    %jmp t_2;
    .scope S_000002473a394420;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002473a390d30_0, 0, 32;
T_8.4 ;
    %load/vec4 v000002473a390d30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.5, 5;
    %load/vec4 v000002473a390d30_0;
    %pad/s 3;
    %store/vec4 v000002473a4165a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Data at address %d: %d", v000002473a4165a0_0, v000002473a417720_0 {0 0 0};
    %load/vec4 v000002473a390d30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002473a390d30_0, 0, 32;
    %jmp T_8.4;
T_8.5 ;
    %end;
    .scope S_000002473a394ac0;
t_2 %join;
    %delay 30000, 0;
    %vpi_call 2 76 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002473a394ac0;
T_9 ;
    %vpi_call 2 80 "$dumpfile", "min_mex_tb.vcd" {0 0 0};
    %vpi_call 2 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002473a394ac0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\min_mex.vl";
    ".\ctrl.vl";
    ".\dp.vl";
    ".\mem.vl";
