<stg><name>updateWeightBias<8, 4>_Pipeline_VITIS_LOOP_71_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:1 %conv7_i_i_7_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_7

]]></Node>
<StgValue><ssdm name="conv7_i_i_7_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %conv7_i_i_6_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_6

]]></Node>
<StgValue><ssdm name="conv7_i_i_6_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:3 %conv7_i_i_5_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_5

]]></Node>
<StgValue><ssdm name="conv7_i_i_5_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:4 %conv7_i_i_4_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_4

]]></Node>
<StgValue><ssdm name="conv7_i_i_4_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:5 %conv7_i_i_3_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_3

]]></Node>
<StgValue><ssdm name="conv7_i_i_3_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:6 %conv7_i_i_2_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_2

]]></Node>
<StgValue><ssdm name="conv7_i_i_2_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:7 %conv7_i_i_1_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i_1

]]></Node>
<StgValue><ssdm name="conv7_i_i_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:8 %conv7_i_i_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %conv7_i_i

]]></Node>
<StgValue><ssdm name="conv7_i_i_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:9 %p_read_1 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:10 %p_read_2 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:11 %p_read_3 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:12 %p_read12 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:13 %conv7_i_i_7_cast = sext i25 %conv7_i_i_7_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_7_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:14 %conv7_i_i_6_cast = sext i25 %conv7_i_i_6_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_6_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:15 %conv7_i_i_5_cast = sext i25 %conv7_i_i_5_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_5_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:16 %conv7_i_i_4_cast = sext i25 %conv7_i_i_4_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_4_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:17 %conv7_i_i_3_cast = sext i25 %conv7_i_i_3_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_3_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:18 %conv7_i_i_2_cast = sext i25 %conv7_i_i_2_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_2_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:19 %conv7_i_i_1_cast = sext i25 %conv7_i_i_1_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="50" op_0_bw="25">
<![CDATA[
newFuncRoot:20 %conv7_i_i_cast = sext i25 %conv7_i_i_read

]]></Node>
<StgValue><ssdm name="conv7_i_i_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln71 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %VITIS_LOOP_72_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i:0 %i_1 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_72_2.i:1 %icmp_ln71 = icmp_eq  i3 %i_1, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_72_2.i:2 %i_2 = add i3 %i_1, i3 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_72_2.i:3 %br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.VITIS_LOOP_72_2.i.279, void %VITIS_LOOP_237_2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:0 %zext_ln71 = zext i3 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="3">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:1 %trunc_ln71 = trunc i3 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:2 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:3 %speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln71"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:4 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_87

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:5 %tmp = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read12, i2 1, i25 %p_read_3, i2 2, i25 %p_read_2, i2 3, i25 %p_read_1, i25 0, i2 %trunc_ln71

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="50" op_0_bw="25">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:6 %conv_i_i = sext i25 %tmp

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:7 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:8 %mul_ln79 = mul i50 %conv_i_i, i50 %conv7_i_i_cast

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:9 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:10 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:11 %temp = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:12 %rend34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend34"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:13 %update_temp_mat_addr = getelementptr i25 %update_temp_mat, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:14 %update_temp_mat_8_addr = getelementptr i25 %update_temp_mat_8, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_8_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:15 %update_temp_mat_9_addr = getelementptr i25 %update_temp_mat_9, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_9_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:16 %update_temp_mat_10_addr = getelementptr i25 %update_temp_mat_10, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_10_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:17 %update_temp_mat_11_addr = getelementptr i25 %update_temp_mat_11, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_11_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:18 %update_temp_mat_12_addr = getelementptr i25 %update_temp_mat_12, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_12_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:19 %update_temp_mat_13_addr = getelementptr i25 %update_temp_mat_13, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_13_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:20 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:21 %mul_ln79_1 = mul i50 %conv_i_i, i50 %conv7_i_i_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:22 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:23 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_1, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:24 %temp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_1, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:25 %mul_ln79_2 = mul i50 %conv_i_i, i50 %conv7_i_i_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:26 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:27 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_2, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:28 %temp_2 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_2, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:29 %mul_ln79_3 = mul i50 %conv_i_i, i50 %conv7_i_i_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:30 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:31 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_3, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:32 %temp_3 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_3, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:33 %mul_ln79_4 = mul i50 %conv_i_i, i50 %conv7_i_i_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:34 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:35 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_4, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:36 %temp_4 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_4, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:37 %mul_ln79_5 = mul i50 %conv_i_i, i50 %conv7_i_i_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:38 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:39 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_5, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:40 %temp_5 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_5, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:41 %mul_ln79_6 = mul i50 %conv_i_i, i50 %conv7_i_i_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:42 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:43 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_6, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:44 %temp_6 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_6, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:45 %mul_ln79_7 = mul i50 %conv_i_i, i50 %conv7_i_i_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln79_7"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:46 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:47 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79_7, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="25" op_0_bw="25" op_1_bw="50" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:48 %temp_7 = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %mul_ln79_7, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:49 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:50 %update_temp_mat_14_addr = getelementptr i25 %update_temp_mat_14, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="update_temp_mat_14_addr"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:51 %store_ln81 = store i25 %temp, i2 %update_temp_mat_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:52 %store_ln81 = store i25 %temp_1, i2 %update_temp_mat_8_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:53 %store_ln81 = store i25 %temp_2, i2 %update_temp_mat_9_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:54 %store_ln81 = store i25 %temp_3, i2 %update_temp_mat_10_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:55 %store_ln81 = store i25 %temp_4, i2 %update_temp_mat_11_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:56 %store_ln81 = store i25 %temp_5, i2 %update_temp_mat_12_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:57 %store_ln81 = store i25 %temp_6, i2 %update_temp_mat_13_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="25" op_1_bw="2">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:58 %store_ln81 = store i25 %temp_7, i2 %update_temp_mat_14_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:59 %store_ln71 = store i3 %i_2, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_72_2.i.279:60 %br_ln71 = br void %VITIS_LOOP_72_2.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0">
<![CDATA[
VITIS_LOOP_237_2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="99" name="update_temp_mat_14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="update_temp_mat_13" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="101" name="update_temp_mat_12" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="update_temp_mat_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="update_temp_mat_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="update_temp_mat_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="105" name="update_temp_mat_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="106" name="update_temp_mat" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="update_temp_mat"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="108" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="109" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="110" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="111" name="conv7_i_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i"/></StgValue>
</port>
<port id="112" name="conv7_i_i_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_1"/></StgValue>
</port>
<port id="113" name="conv7_i_i_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_2"/></StgValue>
</port>
<port id="114" name="conv7_i_i_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_3"/></StgValue>
</port>
<port id="115" name="conv7_i_i_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_4"/></StgValue>
</port>
<port id="116" name="conv7_i_i_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_5"/></StgValue>
</port>
<port id="117" name="conv7_i_i_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_6"/></StgValue>
</port>
<port id="118" name="conv7_i_i_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv7_i_i_7"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="120" from="StgValue_119" to="i" fromId="119" toId="4">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_7_read" fromId="121" toId="5">
</dataflow>
<dataflow id="123" from="conv7_i_i_7" to="conv7_i_i_7_read" fromId="118" toId="5">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_6_read" fromId="121" toId="6">
</dataflow>
<dataflow id="125" from="conv7_i_i_6" to="conv7_i_i_6_read" fromId="117" toId="6">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_5_read" fromId="121" toId="7">
</dataflow>
<dataflow id="127" from="conv7_i_i_5" to="conv7_i_i_5_read" fromId="116" toId="7">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_4_read" fromId="121" toId="8">
</dataflow>
<dataflow id="129" from="conv7_i_i_4" to="conv7_i_i_4_read" fromId="115" toId="8">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_3_read" fromId="121" toId="9">
</dataflow>
<dataflow id="131" from="conv7_i_i_3" to="conv7_i_i_3_read" fromId="114" toId="9">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_2_read" fromId="121" toId="10">
</dataflow>
<dataflow id="133" from="conv7_i_i_2" to="conv7_i_i_2_read" fromId="113" toId="10">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_1_read" fromId="121" toId="11">
</dataflow>
<dataflow id="135" from="conv7_i_i_1" to="conv7_i_i_1_read" fromId="112" toId="11">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i25" to="conv7_i_i_read" fromId="121" toId="12">
</dataflow>
<dataflow id="137" from="conv7_i_i" to="conv7_i_i_read" fromId="111" toId="12">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_auto.i25" to="p_read_1" fromId="121" toId="13">
</dataflow>
<dataflow id="139" from="p_read3" to="p_read_1" fromId="110" toId="13">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i25" to="p_read_2" fromId="121" toId="14">
</dataflow>
<dataflow id="141" from="p_read2" to="p_read_2" fromId="109" toId="14">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i25" to="p_read_3" fromId="121" toId="15">
</dataflow>
<dataflow id="143" from="p_read1" to="p_read_3" fromId="108" toId="15">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i25" to="p_read12" fromId="121" toId="16">
</dataflow>
<dataflow id="145" from="p_read" to="p_read12" fromId="107" toId="16">
</dataflow>
<dataflow id="146" from="conv7_i_i_7_read" to="conv7_i_i_7_cast" fromId="5" toId="17">
</dataflow>
<dataflow id="147" from="conv7_i_i_6_read" to="conv7_i_i_6_cast" fromId="6" toId="18">
</dataflow>
<dataflow id="148" from="conv7_i_i_5_read" to="conv7_i_i_5_cast" fromId="7" toId="19">
</dataflow>
<dataflow id="149" from="conv7_i_i_4_read" to="conv7_i_i_4_cast" fromId="8" toId="20">
</dataflow>
<dataflow id="150" from="conv7_i_i_3_read" to="conv7_i_i_3_cast" fromId="9" toId="21">
</dataflow>
<dataflow id="151" from="conv7_i_i_2_read" to="conv7_i_i_2_cast" fromId="10" toId="22">
</dataflow>
<dataflow id="152" from="conv7_i_i_1_read" to="conv7_i_i_1_cast" fromId="11" toId="23">
</dataflow>
<dataflow id="153" from="conv7_i_i_read" to="conv7_i_i_cast" fromId="12" toId="24">
</dataflow>
<dataflow id="155" from="StgValue_154" to="store_ln71" fromId="154" toId="25">
</dataflow>
<dataflow id="156" from="i" to="store_ln71" fromId="4" toId="25">
</dataflow>
<dataflow id="157" from="i" to="i_1" fromId="4" toId="27">
</dataflow>
<dataflow id="158" from="i_1" to="icmp_ln71" fromId="27" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_159" to="icmp_ln71" fromId="159" toId="28">
</dataflow>
<dataflow id="161" from="i_1" to="i_2" fromId="27" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_162" to="i_2" fromId="162" toId="29">
</dataflow>
<dataflow id="164" from="icmp_ln71" to="br_ln71" fromId="28" toId="30">
</dataflow>
<dataflow id="165" from="i_1" to="zext_ln71" fromId="27" toId="31">
</dataflow>
<dataflow id="166" from="i_1" to="trunc_ln71" fromId="27" toId="32">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecPipeline" to="specpipeline_ln71" fromId="167" toId="33">
</dataflow>
<dataflow id="170" from="StgValue_169" to="specpipeline_ln71" fromId="169" toId="33">
</dataflow>
<dataflow id="172" from="StgValue_171" to="specpipeline_ln71" fromId="171" toId="33">
</dataflow>
<dataflow id="173" from="StgValue_171" to="specpipeline_ln71" fromId="171" toId="33">
</dataflow>
<dataflow id="174" from="StgValue_171" to="specpipeline_ln71" fromId="171" toId="33">
</dataflow>
<dataflow id="176" from="empty_75" to="specpipeline_ln71" fromId="175" toId="33">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln71" fromId="177" toId="34">
</dataflow>
<dataflow id="180" from="StgValue_179" to="speclooptripcount_ln71" fromId="179" toId="34">
</dataflow>
<dataflow id="181" from="StgValue_179" to="speclooptripcount_ln71" fromId="179" toId="34">
</dataflow>
<dataflow id="182" from="StgValue_179" to="speclooptripcount_ln71" fromId="179" toId="34">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="183" toId="35">
</dataflow>
<dataflow id="186" from="empty_87" to="specloopname_ln71" fromId="185" toId="35">
</dataflow>
<dataflow id="188" from="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2" to="tmp" fromId="187" toId="36">
</dataflow>
<dataflow id="190" from="StgValue_189" to="tmp" fromId="189" toId="36">
</dataflow>
<dataflow id="191" from="p_read12" to="tmp" fromId="16" toId="36">
</dataflow>
<dataflow id="193" from="StgValue_192" to="tmp" fromId="192" toId="36">
</dataflow>
<dataflow id="194" from="p_read_3" to="tmp" fromId="15" toId="36">
</dataflow>
<dataflow id="196" from="StgValue_195" to="tmp" fromId="195" toId="36">
</dataflow>
<dataflow id="197" from="p_read_2" to="tmp" fromId="14" toId="36">
</dataflow>
<dataflow id="199" from="StgValue_198" to="tmp" fromId="198" toId="36">
</dataflow>
<dataflow id="200" from="p_read_1" to="tmp" fromId="13" toId="36">
</dataflow>
<dataflow id="202" from="StgValue_201" to="tmp" fromId="201" toId="36">
</dataflow>
<dataflow id="203" from="trunc_ln71" to="tmp" fromId="32" toId="36">
</dataflow>
<dataflow id="204" from="tmp" to="conv_i_i" fromId="36" toId="37">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="205" toId="38">
</dataflow>
<dataflow id="208" from="empty_70" to="rbegin6" fromId="207" toId="38">
</dataflow>
<dataflow id="209" from="conv_i_i" to="mul_ln79" fromId="37" toId="39">
</dataflow>
<dataflow id="210" from="conv7_i_i_cast" to="mul_ln79" fromId="24" toId="39">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="40">
</dataflow>
<dataflow id="213" from="mul_ln79" to="specfucore_ln76" fromId="39" toId="40">
</dataflow>
<dataflow id="215" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="40">
</dataflow>
<dataflow id="217" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="40">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="40">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="41">
</dataflow>
<dataflow id="221" from="mul_ln79" to="specfucore_ln77" fromId="39" toId="41">
</dataflow>
<dataflow id="223" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="41">
</dataflow>
<dataflow id="224" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="41">
</dataflow>
<dataflow id="225" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="41">
</dataflow>
<dataflow id="227" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp" fromId="226" toId="42">
</dataflow>
<dataflow id="228" from="mul_ln79" to="temp" fromId="39" toId="42">
</dataflow>
<dataflow id="230" from="StgValue_229" to="temp" fromId="229" toId="42">
</dataflow>
<dataflow id="232" from="StgValue_231" to="temp" fromId="231" toId="42">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecRegionEnd" to="rend34" fromId="233" toId="43">
</dataflow>
<dataflow id="235" from="empty_70" to="rend34" fromId="207" toId="43">
</dataflow>
<dataflow id="236" from="rbegin6" to="rend34" fromId="38" toId="43">
</dataflow>
<dataflow id="237" from="update_temp_mat" to="update_temp_mat_addr" fromId="106" toId="44">
</dataflow>
<dataflow id="239" from="StgValue_238" to="update_temp_mat_addr" fromId="238" toId="44">
</dataflow>
<dataflow id="240" from="zext_ln71" to="update_temp_mat_addr" fromId="31" toId="44">
</dataflow>
<dataflow id="241" from="update_temp_mat_8" to="update_temp_mat_8_addr" fromId="105" toId="45">
</dataflow>
<dataflow id="242" from="StgValue_238" to="update_temp_mat_8_addr" fromId="238" toId="45">
</dataflow>
<dataflow id="243" from="zext_ln71" to="update_temp_mat_8_addr" fromId="31" toId="45">
</dataflow>
<dataflow id="244" from="update_temp_mat_9" to="update_temp_mat_9_addr" fromId="104" toId="46">
</dataflow>
<dataflow id="245" from="StgValue_238" to="update_temp_mat_9_addr" fromId="238" toId="46">
</dataflow>
<dataflow id="246" from="zext_ln71" to="update_temp_mat_9_addr" fromId="31" toId="46">
</dataflow>
<dataflow id="247" from="update_temp_mat_10" to="update_temp_mat_10_addr" fromId="103" toId="47">
</dataflow>
<dataflow id="248" from="StgValue_238" to="update_temp_mat_10_addr" fromId="238" toId="47">
</dataflow>
<dataflow id="249" from="zext_ln71" to="update_temp_mat_10_addr" fromId="31" toId="47">
</dataflow>
<dataflow id="250" from="update_temp_mat_11" to="update_temp_mat_11_addr" fromId="102" toId="48">
</dataflow>
<dataflow id="251" from="StgValue_238" to="update_temp_mat_11_addr" fromId="238" toId="48">
</dataflow>
<dataflow id="252" from="zext_ln71" to="update_temp_mat_11_addr" fromId="31" toId="48">
</dataflow>
<dataflow id="253" from="update_temp_mat_12" to="update_temp_mat_12_addr" fromId="101" toId="49">
</dataflow>
<dataflow id="254" from="StgValue_238" to="update_temp_mat_12_addr" fromId="238" toId="49">
</dataflow>
<dataflow id="255" from="zext_ln71" to="update_temp_mat_12_addr" fromId="31" toId="49">
</dataflow>
<dataflow id="256" from="update_temp_mat_13" to="update_temp_mat_13_addr" fromId="100" toId="50">
</dataflow>
<dataflow id="257" from="StgValue_238" to="update_temp_mat_13_addr" fromId="238" toId="50">
</dataflow>
<dataflow id="258" from="zext_ln71" to="update_temp_mat_13_addr" fromId="31" toId="50">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="205" toId="51">
</dataflow>
<dataflow id="261" from="empty_69" to="rbegin3" fromId="260" toId="51">
</dataflow>
<dataflow id="262" from="conv_i_i" to="mul_ln79_1" fromId="37" toId="52">
</dataflow>
<dataflow id="263" from="conv7_i_i_1_cast" to="mul_ln79_1" fromId="23" toId="52">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="53">
</dataflow>
<dataflow id="265" from="mul_ln79_1" to="specfucore_ln76" fromId="52" toId="53">
</dataflow>
<dataflow id="266" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="53">
</dataflow>
<dataflow id="267" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="53">
</dataflow>
<dataflow id="268" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="53">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="54">
</dataflow>
<dataflow id="270" from="mul_ln79_1" to="specfucore_ln77" fromId="52" toId="54">
</dataflow>
<dataflow id="271" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="54">
</dataflow>
<dataflow id="272" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="54">
</dataflow>
<dataflow id="273" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="54">
</dataflow>
<dataflow id="274" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_1" fromId="226" toId="55">
</dataflow>
<dataflow id="275" from="mul_ln79_1" to="temp_1" fromId="52" toId="55">
</dataflow>
<dataflow id="276" from="StgValue_229" to="temp_1" fromId="229" toId="55">
</dataflow>
<dataflow id="277" from="StgValue_231" to="temp_1" fromId="231" toId="55">
</dataflow>
<dataflow id="278" from="conv_i_i" to="mul_ln79_2" fromId="37" toId="56">
</dataflow>
<dataflow id="279" from="conv7_i_i_2_cast" to="mul_ln79_2" fromId="22" toId="56">
</dataflow>
<dataflow id="280" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="57">
</dataflow>
<dataflow id="281" from="mul_ln79_2" to="specfucore_ln76" fromId="56" toId="57">
</dataflow>
<dataflow id="282" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="57">
</dataflow>
<dataflow id="283" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="57">
</dataflow>
<dataflow id="284" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="57">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="58">
</dataflow>
<dataflow id="286" from="mul_ln79_2" to="specfucore_ln77" fromId="56" toId="58">
</dataflow>
<dataflow id="287" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="58">
</dataflow>
<dataflow id="288" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="58">
</dataflow>
<dataflow id="289" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="58">
</dataflow>
<dataflow id="290" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_2" fromId="226" toId="59">
</dataflow>
<dataflow id="291" from="mul_ln79_2" to="temp_2" fromId="56" toId="59">
</dataflow>
<dataflow id="292" from="StgValue_229" to="temp_2" fromId="229" toId="59">
</dataflow>
<dataflow id="293" from="StgValue_231" to="temp_2" fromId="231" toId="59">
</dataflow>
<dataflow id="294" from="conv_i_i" to="mul_ln79_3" fromId="37" toId="60">
</dataflow>
<dataflow id="295" from="conv7_i_i_3_cast" to="mul_ln79_3" fromId="21" toId="60">
</dataflow>
<dataflow id="296" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="61">
</dataflow>
<dataflow id="297" from="mul_ln79_3" to="specfucore_ln76" fromId="60" toId="61">
</dataflow>
<dataflow id="298" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="61">
</dataflow>
<dataflow id="299" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="61">
</dataflow>
<dataflow id="300" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="61">
</dataflow>
<dataflow id="301" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="62">
</dataflow>
<dataflow id="302" from="mul_ln79_3" to="specfucore_ln77" fromId="60" toId="62">
</dataflow>
<dataflow id="303" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="62">
</dataflow>
<dataflow id="304" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="62">
</dataflow>
<dataflow id="305" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="62">
</dataflow>
<dataflow id="306" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_3" fromId="226" toId="63">
</dataflow>
<dataflow id="307" from="mul_ln79_3" to="temp_3" fromId="60" toId="63">
</dataflow>
<dataflow id="308" from="StgValue_229" to="temp_3" fromId="229" toId="63">
</dataflow>
<dataflow id="309" from="StgValue_231" to="temp_3" fromId="231" toId="63">
</dataflow>
<dataflow id="310" from="conv_i_i" to="mul_ln79_4" fromId="37" toId="64">
</dataflow>
<dataflow id="311" from="conv7_i_i_4_cast" to="mul_ln79_4" fromId="20" toId="64">
</dataflow>
<dataflow id="312" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="65">
</dataflow>
<dataflow id="313" from="mul_ln79_4" to="specfucore_ln76" fromId="64" toId="65">
</dataflow>
<dataflow id="314" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="65">
</dataflow>
<dataflow id="315" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="65">
</dataflow>
<dataflow id="316" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="65">
</dataflow>
<dataflow id="317" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="66">
</dataflow>
<dataflow id="318" from="mul_ln79_4" to="specfucore_ln77" fromId="64" toId="66">
</dataflow>
<dataflow id="319" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="66">
</dataflow>
<dataflow id="320" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="66">
</dataflow>
<dataflow id="321" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="66">
</dataflow>
<dataflow id="322" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_4" fromId="226" toId="67">
</dataflow>
<dataflow id="323" from="mul_ln79_4" to="temp_4" fromId="64" toId="67">
</dataflow>
<dataflow id="324" from="StgValue_229" to="temp_4" fromId="229" toId="67">
</dataflow>
<dataflow id="325" from="StgValue_231" to="temp_4" fromId="231" toId="67">
</dataflow>
<dataflow id="326" from="conv_i_i" to="mul_ln79_5" fromId="37" toId="68">
</dataflow>
<dataflow id="327" from="conv7_i_i_5_cast" to="mul_ln79_5" fromId="19" toId="68">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="69">
</dataflow>
<dataflow id="329" from="mul_ln79_5" to="specfucore_ln76" fromId="68" toId="69">
</dataflow>
<dataflow id="330" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="69">
</dataflow>
<dataflow id="331" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="69">
</dataflow>
<dataflow id="332" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="69">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="70">
</dataflow>
<dataflow id="334" from="mul_ln79_5" to="specfucore_ln77" fromId="68" toId="70">
</dataflow>
<dataflow id="335" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="70">
</dataflow>
<dataflow id="336" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="70">
</dataflow>
<dataflow id="337" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="70">
</dataflow>
<dataflow id="338" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_5" fromId="226" toId="71">
</dataflow>
<dataflow id="339" from="mul_ln79_5" to="temp_5" fromId="68" toId="71">
</dataflow>
<dataflow id="340" from="StgValue_229" to="temp_5" fromId="229" toId="71">
</dataflow>
<dataflow id="341" from="StgValue_231" to="temp_5" fromId="231" toId="71">
</dataflow>
<dataflow id="342" from="conv_i_i" to="mul_ln79_6" fromId="37" toId="72">
</dataflow>
<dataflow id="343" from="conv7_i_i_6_cast" to="mul_ln79_6" fromId="18" toId="72">
</dataflow>
<dataflow id="344" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="73">
</dataflow>
<dataflow id="345" from="mul_ln79_6" to="specfucore_ln76" fromId="72" toId="73">
</dataflow>
<dataflow id="346" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="73">
</dataflow>
<dataflow id="347" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="73">
</dataflow>
<dataflow id="348" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="73">
</dataflow>
<dataflow id="349" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="74">
</dataflow>
<dataflow id="350" from="mul_ln79_6" to="specfucore_ln77" fromId="72" toId="74">
</dataflow>
<dataflow id="351" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="74">
</dataflow>
<dataflow id="352" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="74">
</dataflow>
<dataflow id="353" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="74">
</dataflow>
<dataflow id="354" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_6" fromId="226" toId="75">
</dataflow>
<dataflow id="355" from="mul_ln79_6" to="temp_6" fromId="72" toId="75">
</dataflow>
<dataflow id="356" from="StgValue_229" to="temp_6" fromId="229" toId="75">
</dataflow>
<dataflow id="357" from="StgValue_231" to="temp_6" fromId="231" toId="75">
</dataflow>
<dataflow id="358" from="conv_i_i" to="mul_ln79_7" fromId="37" toId="76">
</dataflow>
<dataflow id="359" from="conv7_i_i_7_cast" to="mul_ln79_7" fromId="17" toId="76">
</dataflow>
<dataflow id="360" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="211" toId="77">
</dataflow>
<dataflow id="361" from="mul_ln79_7" to="specfucore_ln76" fromId="76" toId="77">
</dataflow>
<dataflow id="362" from="StgValue_214" to="specfucore_ln76" fromId="214" toId="77">
</dataflow>
<dataflow id="363" from="StgValue_216" to="specfucore_ln76" fromId="216" toId="77">
</dataflow>
<dataflow id="364" from="StgValue_218" to="specfucore_ln76" fromId="218" toId="77">
</dataflow>
<dataflow id="365" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="211" toId="78">
</dataflow>
<dataflow id="366" from="mul_ln79_7" to="specfucore_ln77" fromId="76" toId="78">
</dataflow>
<dataflow id="367" from="StgValue_222" to="specfucore_ln77" fromId="222" toId="78">
</dataflow>
<dataflow id="368" from="StgValue_216" to="specfucore_ln77" fromId="216" toId="78">
</dataflow>
<dataflow id="369" from="StgValue_218" to="specfucore_ln77" fromId="218" toId="78">
</dataflow>
<dataflow id="370" from="_ssdm_op_PartSelect.i25.i50.i32.i32" to="temp_7" fromId="226" toId="79">
</dataflow>
<dataflow id="371" from="mul_ln79_7" to="temp_7" fromId="76" toId="79">
</dataflow>
<dataflow id="372" from="StgValue_229" to="temp_7" fromId="229" toId="79">
</dataflow>
<dataflow id="373" from="StgValue_231" to="temp_7" fromId="231" toId="79">
</dataflow>
<dataflow id="374" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="233" toId="80">
</dataflow>
<dataflow id="375" from="empty_69" to="rend4" fromId="260" toId="80">
</dataflow>
<dataflow id="376" from="rbegin3" to="rend4" fromId="51" toId="80">
</dataflow>
<dataflow id="377" from="update_temp_mat_14" to="update_temp_mat_14_addr" fromId="99" toId="81">
</dataflow>
<dataflow id="378" from="StgValue_238" to="update_temp_mat_14_addr" fromId="238" toId="81">
</dataflow>
<dataflow id="379" from="zext_ln71" to="update_temp_mat_14_addr" fromId="31" toId="81">
</dataflow>
<dataflow id="380" from="temp" to="store_ln81" fromId="42" toId="82">
</dataflow>
<dataflow id="381" from="update_temp_mat_addr" to="store_ln81" fromId="44" toId="82">
</dataflow>
<dataflow id="382" from="temp_1" to="store_ln81" fromId="55" toId="83">
</dataflow>
<dataflow id="383" from="update_temp_mat_8_addr" to="store_ln81" fromId="45" toId="83">
</dataflow>
<dataflow id="384" from="temp_2" to="store_ln81" fromId="59" toId="84">
</dataflow>
<dataflow id="385" from="update_temp_mat_9_addr" to="store_ln81" fromId="46" toId="84">
</dataflow>
<dataflow id="386" from="temp_3" to="store_ln81" fromId="63" toId="85">
</dataflow>
<dataflow id="387" from="update_temp_mat_10_addr" to="store_ln81" fromId="47" toId="85">
</dataflow>
<dataflow id="388" from="temp_4" to="store_ln81" fromId="67" toId="86">
</dataflow>
<dataflow id="389" from="update_temp_mat_11_addr" to="store_ln81" fromId="48" toId="86">
</dataflow>
<dataflow id="390" from="temp_5" to="store_ln81" fromId="71" toId="87">
</dataflow>
<dataflow id="391" from="update_temp_mat_12_addr" to="store_ln81" fromId="49" toId="87">
</dataflow>
<dataflow id="392" from="temp_6" to="store_ln81" fromId="75" toId="88">
</dataflow>
<dataflow id="393" from="update_temp_mat_13_addr" to="store_ln81" fromId="50" toId="88">
</dataflow>
<dataflow id="394" from="temp_7" to="store_ln81" fromId="79" toId="89">
</dataflow>
<dataflow id="395" from="update_temp_mat_14_addr" to="store_ln81" fromId="81" toId="89">
</dataflow>
<dataflow id="396" from="i_2" to="store_ln71" fromId="29" toId="90">
</dataflow>
<dataflow id="397" from="i" to="store_ln71" fromId="4" toId="90">
</dataflow>
<dataflow id="398" from="icmp_ln71" to="StgValue_2" fromId="28" toId="2">
</dataflow>
</dataflows>


</stg>
