

================================================================
== Vivado HLS Report for 'hhb_query'
================================================================
* Date:           Thu Apr 17 14:46:14 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hhb_query
* Solution:       hhb_query
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    7|    7|         8|          1|          1|     1|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     32|
|Register         |        -|      -|     202|      -|
|ShiftMemory      |        -|      -|       0|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     202|     67|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |indvar_reg_119  |  0|   1|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  0|   1|    1|          0|
    +----------------+---+----+-----+-----------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |phitmp_fu_153_p2  |     +    |      0|  0|  32|          32|           4|
    |ap_sig_bdd_135    |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_199    |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  34|          34|           6|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |status1data_in  |  32|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           |  32|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+-----+-----------+
    |                 Name                | FF | Bits| Const Bits|
    +-------------------------------------+----+-----+-----------+
    |a_addr_reg_158                       |  30|   32|          2|
    |ap_CS_fsm                            |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                |   1|    1|          0|
    |buff_0_reg_164                       |  32|   32|          0|
    |buff_0_s_reg_106                     |  32|   32|          0|
    |current_heartbeat1data_reg           |  32|   32|          0|
    |current_heartbeat1vld_reg            |   0|    1|          1|
    |heartbeat_record_phys_addr0data_reg  |  32|   32|          0|
    |heartbeat_record_phys_addr0vld_reg   |   0|    1|          1|
    |indvar_reg_119                       |   1|    1|          0|
    |status1data_reg                      |  32|   32|          0|
    |status1vld_reg                       |   0|    1|          1|
    +-------------------------------------+----+-----+-----------+
    |Total                                | 202|  207|          5|
    +-------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_done                     | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |          hhb_query         | return value |
|a_req_din                   | out |    1|   ap_bus   |              a             |    pointer   |
|a_req_full_n                |  in |    1|   ap_bus   |              a             |    pointer   |
|a_req_write                 | out |    1|   ap_bus   |              a             |    pointer   |
|a_rsp_empty_n               |  in |    1|   ap_bus   |              a             |    pointer   |
|a_rsp_read                  | out |    1|   ap_bus   |              a             |    pointer   |
|a_address                   | out |   32|   ap_bus   |              a             |    pointer   |
|a_datain                    |  in |   32|   ap_bus   |              a             |    pointer   |
|a_dataout                   | out |   32|   ap_bus   |              a             |    pointer   |
|a_size                      | out |   32|   ap_bus   |              a             |    pointer   |
|heartbeat_record_phys_addr  |  in |   32|   ap_none  | heartbeat_record_phys_addr |    scalar    |
|current_heartbeat           | out |   32|   ap_none  |      current_heartbeat     |    pointer   |
|status                      | out |   32|   ap_none  |           status           |    pointer   |
+----------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	11  / (indvar)
	4  / (!indvar)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: heartbeat_record_phys_addr_read [2/2] 0.00ns
:5  %heartbeat_record_phys_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %heartbeat_record_phys_addr) nounwind

ST_1: stg_14 [2/2] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.i32P(i32* %status, i32 0) nounwind


 <State 2>: 1.30ns
ST_2: stg_15 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %a) nounwind, !map !0

ST_2: stg_16 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %heartbeat_record_phys_addr) nounwind, !map !6

ST_2: stg_17 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %current_heartbeat) nounwind, !map !12

ST_2: stg_18 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %status) nounwind, !map !16

ST_2: stg_19 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

ST_2: heartbeat_record_phys_addr_read [1/2] 0.00ns
:5  %heartbeat_record_phys_addr_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %heartbeat_record_phys_addr) nounwind

ST_2: stg_21 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBus(i32* %a, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_22 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i32* %a, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_23 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_24 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecWire(i32 %heartbeat_record_phys_addr, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_25 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecIFCore(i32 %heartbeat_record_phys_addr, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: stg_26 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecWire(i32* %current_heartbeat, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_27 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecWire(i32* %status, [8 x i8]* @p_str5, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_28 [1/2] 0.00ns
:13  call void @_ssdm_op_Write.ap_none.i32P(i32* %status, i32 0) nounwind

ST_2: stg_29 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecIFCore(i32* %status, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:15  %tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %heartbeat_record_phys_addr_read, i32 2, i32 31)

ST_2: tmp_2 [1/1] 0.00ns
:16  %tmp_2 = zext i30 %tmp_1 to i64

ST_2: a_addr [1/1] 0.00ns
:17  %a_addr = getelementptr inbounds i32* %a, i64 %tmp_2

ST_2: stg_33 [1/1] 1.30ns
:18  br label %burst.rd.header


 <State 3>: 0.00ns
ST_3: buff_0_s [1/1] 0.00ns
burst.rd.header:0  %buff_0_s = phi i32 [ undef, %0 ], [ %phitmp, %burst.rd.body1 ]

ST_3: indvar [1/1] 0.00ns
burst.rd.header:1  %indvar = phi i1 [ false, %0 ], [ true, %burst.rd.body1 ]

ST_3: stg_36 [1/1] 0.00ns
burst.rd.header:2  br i1 %indvar, label %burst.rd.end, label %burst.rd.body1

ST_3: stg_37 [1/1] 0.00ns
burst.rd.body1:7  br label %burst.rd.header


 <State 4>: 8.75ns
ST_4: a_addr_req [5/5] 8.75ns
burst.rd.body1:3  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 1) nounwind


 <State 5>: 8.75ns
ST_5: a_addr_req [4/5] 8.75ns
burst.rd.body1:3  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 1) nounwind


 <State 6>: 8.75ns
ST_6: a_addr_req [3/5] 8.75ns
burst.rd.body1:3  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 1) nounwind


 <State 7>: 8.75ns
ST_7: a_addr_req [2/5] 8.75ns
burst.rd.body1:3  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 1) nounwind


 <State 8>: 8.75ns
ST_8: a_addr_req [1/5] 8.75ns
burst.rd.body1:3  %a_addr_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %a_addr, i32 1) nounwind


 <State 9>: 8.75ns
ST_9: buff_0 [1/1] 8.75ns
burst.rd.body1:4  %buff_0 = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %a_addr) nounwind


 <State 10>: 2.44ns
ST_10: empty [1/1] 0.00ns
burst.rd.body1:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_10: burstread_rbegin [1/1] 0.00ns
burst.rd.body1:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str8) nounwind

ST_10: empty_4 [1/1] 0.00ns
burst.rd.body1:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @str7) nounwind

ST_10: burstread_rend [1/1] 0.00ns
burst.rd.body1:5  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str8, i32 %burstread_rbegin) nounwind

ST_10: phitmp [1/1] 2.44ns
burst.rd.body1:6  %phitmp = add i32 %buff_0, 10


 <State 11>: 0.00ns
ST_11: stg_49 [2/2] 0.00ns
burst.rd.end:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %current_heartbeat, i32 %buff_0_s) nounwind

ST_11: stg_50 [2/2] 0.00ns
burst.rd.end:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %status, i32 1) nounwind


 <State 12>: 0.00ns
ST_12: stg_51 [1/2] 0.00ns
burst.rd.end:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %current_heartbeat, i32 %buff_0_s) nounwind

ST_12: stg_52 [1/1] 0.00ns
burst.rd.end:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %current_heartbeat, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [18 x i8]* @p_str4) nounwind

ST_12: stg_53 [1/2] 0.00ns
burst.rd.end:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %status, i32 1) nounwind

ST_12: stg_54 [1/1] 0.00ns
burst.rd.end:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x4254d60; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ heartbeat_record_phys_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2c84850; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_heartbeat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x41746f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x42c3140; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_15                          (specbitsmap      ) [ 0000000000000]
stg_16                          (specbitsmap      ) [ 0000000000000]
stg_17                          (specbitsmap      ) [ 0000000000000]
stg_18                          (specbitsmap      ) [ 0000000000000]
stg_19                          (spectopmodule    ) [ 0000000000000]
heartbeat_record_phys_addr_read (read             ) [ 0000000000000]
stg_21                          (specbus          ) [ 0000000000000]
stg_22                          (specifcore       ) [ 0000000000000]
stg_23                          (specifcore       ) [ 0000000000000]
stg_24                          (specwire         ) [ 0000000000000]
stg_25                          (specifcore       ) [ 0000000000000]
stg_26                          (specwire         ) [ 0000000000000]
stg_27                          (specwire         ) [ 0000000000000]
stg_28                          (write            ) [ 0000000000000]
stg_29                          (specifcore       ) [ 0000000000000]
tmp_1                           (partselect       ) [ 0000000000000]
tmp_2                           (zext             ) [ 0000000000000]
a_addr                          (getelementptr    ) [ 0001111111100]
stg_33                          (br               ) [ 0011111111100]
buff_0_s                        (phi              ) [ 0001000000011]
indvar                          (phi              ) [ 0001111111100]
stg_36                          (br               ) [ 0000000000000]
stg_37                          (br               ) [ 0011111111100]
a_addr_req                      (readreq          ) [ 0000000000000]
buff_0                          (read             ) [ 0001000000100]
empty                           (speclooptripcount) [ 0000000000000]
burstread_rbegin                (specregionbegin  ) [ 0000000000000]
empty_4                         (specpipeline     ) [ 0000000000000]
burstread_rend                  (specregionend    ) [ 0000000000000]
phitmp                          (add              ) [ 0011000000000]
stg_51                          (write            ) [ 0000000000000]
stg_52                          (specifcore       ) [ 0000000000000]
stg_53                          (write            ) [ 0000000000000]
stg_54                          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="heartbeat_record_phys_addr">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="heartbeat_record_phys_addr"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_heartbeat">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_heartbeat"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="heartbeat_record_phys_addr_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_14/1 stg_50/11 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="a_addr_req/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="buff_0_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="7"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buff_0/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_49/11 "/>
</bind>
</comp>

<comp id="106" class="1005" name="buff_0_s_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_0_s (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="buff_0_s_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buff_0_s/3 "/>
</bind>
</comp>

<comp id="119" class="1005" name="indvar_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="indvar_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="30" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="0" index="3" bw="6" slack="0"/>
<pin id="138" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="30" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="a_addr_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="phitmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="phitmp/10 "/>
</bind>
</comp>

<comp id="158" class="1005" name="a_addr_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="buff_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_0 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phitmp_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="111" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="122"><net_src comp="48" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="50" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="131"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="72" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="161"><net_src comp="147" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="167"><net_src comp="93" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="172"><net_src comp="153" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_heartbeat | {11 12 }
	Port: status | {1 2 11 12 }
  - Chain level:
	State 1
	State 2
		tmp_2 : 1
		a_addr : 2
	State 3
		stg_36 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		burstread_rend : 1
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   phitmp_fu_153   |    0    |    32   |
|----------|-------------------|---------|---------|
|   read   |   grp_read_fu_72  |    0    |    0    |
|          | buff_0_read_fu_93 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_78  |    0    |    0    |
|          |  grp_write_fu_98  |    0    |    0    |
|----------|-------------------|---------|---------|
|  readreq | grp_readreq_fu_86 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|    tmp_1_fu_133   |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |    tmp_2_fu_143   |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    32   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| a_addr_reg_158 |   32   |
| buff_0_reg_164 |   32   |
|buff_0_s_reg_106|   32   |
| indvar_reg_119 |    1   |
| phitmp_reg_169 |   32   |
+----------------+--------+
|      Total     |   129  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_78 |  p2  |   2  |   1  |    2   |
| buff_0_s_reg_106 |  p0  |   2  |  32  |   64   ||    32   |
|  indvar_reg_119  |  p0  |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   68   ||  4.169  ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   33   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   129  |   65   |
+-----------+--------+--------+--------+
