<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Nov  3 10:25:13 2023" VIVADOVERSION="2023.1.1">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a35t" NAME="Lab5" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="RST" SIGIS="undef" SIGNAME="External_Ports_RST">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="RST"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="EN"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="en"/>
        <CONNECTION INSTANCE="DataMem_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CLK" SIGIS="undef" SIGNAME="External_Ports_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ProgramCounter_0" PORT="CLK"/>
        <CONNECTION INSTANCE="RegFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="DataMem_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="4" NAME="PCOut" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="DOut" RIGHT="0" SIGIS="undef" SIGNAME="WriteBackMux_0_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="WriteBackMux_0" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Carryout" SIGIS="undef" SIGNAME="alu_0_Carryout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_0" PORT="Carryout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="alu_0_Zero">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_0" PORT="Zero"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="Overflow" SIGIS="undef" SIGNAME="alu_0_Overflow">
      <CONNECTIONS>
        <CONNECTION INSTANCE="alu_0" PORT="Overflow"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/ALUSrcMux_0" HWVERSION="1.0" INSTANCE="ALUSrcMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALUSrcMux" VLNV="xilinx.com:module_ref:ALUSrcMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_ALUSrcMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Reg2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Imm32" RIGHT="0" SIGIS="undef" SIGNAME="sign_ext_0_Imm32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_ext_0" PORT="Imm32"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="ALUSrc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_src_out" RIGHT="0" SIGIS="undef" SIGNAME="ALUSrcMux_0_alu_src_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataMem_0" HWVERSION="1.0" INSTANCE="DataMem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataMem" VLNV="xilinx.com:module_ref:DataMem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_DataMem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_ALUout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="ALUout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WriteData" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemWrite" SIGIS="undef" SIGNAME="control_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MemRead" SIGIS="undef" SIGNAME="control_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="MemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="DataMem_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/InstMem_0" HWVERSION="1.0" INSTANCE="InstMem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="InstMem" VLNV="xilinx.com:module_ref:InstMem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_InstMem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Instr" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_6" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/PCAdder_0" HWVERSION="1.0" INSTANCE="PCAdder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="PCAdder" VLNV="xilinx.com:module_ref:PCAdder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_PCAdder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="CurrAddr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ProgramCounter_0" HWVERSION="1.0" INSTANCE="ProgramCounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ProgramCounter" VLNV="xilinx.com:module_ref:ProgramCounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_ProgramCounter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_RST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="NextAddr" RIGHT="0" SIGIS="undef" SIGNAME="PCAdder_0_NextAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="NextAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="CurrAddr" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PCAdder_0" PORT="CurrAddr"/>
            <CONNECTION INSTANCE="xlslice_7" PORT="Din"/>
            <CONNECTION INSTANCE="InstMem_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegDstMux_0" HWVERSION="1.0" INSTANCE="RegDstMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegDstMux" VLNV="xilinx.com:module_ref:RegDstMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_RegDstMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="4" NAME="Rt" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Rd" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="RegDst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="reg_dst_out" RIGHT="0" SIGIS="undef" SIGNAME="RegDstMux_0_reg_dst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_reg"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RegFile_0" HWVERSION="1.0" INSTANCE="RegFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegFile" VLNV="xilinx.com:module_ref:RegFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_RegFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_EN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_en" SIGIS="undef" SIGNAME="control_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="RegWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_reg1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="read_reg2" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="write_reg" RIGHT="0" SIGIS="undef" SIGNAME="RegDstMux_0_reg_dst_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="reg_dst_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="write_data" RIGHT="0" SIGIS="undef" SIGNAME="WriteBackMux_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data1" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="read_data2" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="Reg2"/>
            <CONNECTION INSTANCE="DataMem_0" PORT="WriteData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/WriteBackMux_0" HWVERSION="1.0" INSTANCE="WriteBackMux_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="WriteBackMux" VLNV="xilinx.com:module_ref:WriteBackMux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_WriteBackMux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="ALUOut" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_Carryout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="Carryout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ReadData" RIGHT="0" SIGIS="undef" SIGNAME="DataMem_0_ReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="ReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Sel" SIGIS="undef" SIGNAME="control_0_MemToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="MemToReg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="WriteBackMux_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="DOut"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_0" HWVERSION="1.0" INSTANCE="alu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RegFile_0_read_data1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_data1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="ALUSrcMux_0_alu_src_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="alu_src_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="Shamt" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ALUCntl" RIGHT="0" SIGIS="undef" SIGNAME="alu_control_0_ALUCntl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_control_0" PORT="ALUCntl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Carryin" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Zero" SIGIS="undef" SIGNAME="alu_0_Zero">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Zero"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Overflow" SIGIS="undef" SIGNAME="alu_0_Overflow">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Overflow"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Carryout" SIGIS="undef" SIGNAME="alu_0_Carryout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="Carryout"/>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="ALUOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALUout" RIGHT="0" SIGIS="undef" SIGNAME="alu_0_ALUout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu_control_0" HWVERSION="1.0" INSTANCE="alu_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_control" VLNV="xilinx.com:module_ref:alu_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_alu_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="Funct" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="control_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="ALUCntl" RIGHT="0" SIGIS="undef" SIGNAME="alu_control_0_ALUCntl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="ALUCntl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/control_0" HWVERSION="1.0" INSTANCE="control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control" VLNV="xilinx.com:module_ref:control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="Opcode" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegWrite" SIGIS="undef" SIGNAME="control_0_RegWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="write_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RegDst" SIGIS="undef" SIGNAME="control_0_RegDst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALUSrc" SIGIS="undef" SIGNAME="control_0_ALUSrc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemToReg" SIGIS="undef" SIGNAME="control_0_MemToReg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WriteBackMux_0" PORT="Sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemRead" SIGIS="undef" SIGNAME="control_0_MemRead">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="MemRead"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MemWrite" SIGIS="undef" SIGNAME="control_0_MemWrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataMem_0" PORT="MemWrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="ALUOp" RIGHT="0" SIGIS="undef" SIGNAME="control_0_ALUOp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_control_0" PORT="ALUOp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sign_ext_0" HWVERSION="1.0" INSTANCE="sign_ext_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sign_ext" VLNV="xilinx.com:module_ref:sign_ext:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_sign_ext_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Imm16" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Imm32" RIGHT="0" SIGIS="undef" SIGNAME="sign_ext_0_Imm32">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ALUSrcMux_0" PORT="Imm32"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="Carryin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control_0" PORT="Opcode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_reg1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="Rt"/>
            <CONNECTION INSTANCE="RegFile_0" PORT="read_reg2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="11"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RegDstMux_0" PORT="Rd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_3"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_0" PORT="Shamt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_4"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sign_ext_0" PORT="Imm16"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_6" HWVERSION="1.0" INSTANCE="xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_5"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="InstMem_0_Instr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="InstMem_0" PORT="Instr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu_control_0" PORT="Funct"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_7" HWVERSION="1.0" INSTANCE="xlslice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="Lab5_xlslice_1_6"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ProgramCounter_0_CurrAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ProgramCounter_0" PORT="CurrAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PCOut"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
