// Generated by CIRCT unknown git version
module test_card_simple(	// file.cleaned.mlir:2:3
  input  [15:0] i_x,	// file.cleaned.mlir:2:34
  output [7:0]  o_red,	// file.cleaned.mlir:2:50
                o_green,	// file.cleaned.mlir:2:66
                o_blue	// file.cleaned.mlir:2:84
);

  wire [31:0] _GEN = {{16{i_x[15]}}, i_x};	// file.cleaned.mlir:21:10, :22:10, :23:10
  wire        b1 = $signed(_GEN) > 32'sh4F & $signed(_GEN) < 32'shA0;	// file.cleaned.mlir:15:17, :16:16, :23:10, :27:10, :28:10, :29:10
  wire        b3 = $signed(_GEN) > 32'shEF & $signed(_GEN) < 32'sh140;	// file.cleaned.mlir:11:17, :12:17, :23:10, :33:11, :34:11, :35:11
  wire        b5 = $signed(_GEN) > 32'sh18F & $signed(_GEN) < 32'sh1E0;	// file.cleaned.mlir:7:17, :8:17, :23:10, :39:11, :40:11, :41:11
  wire [7:0]  _GEN_0 = {2'h0, {6{$signed(_GEN) > 32'sh1DF & $signed(_GEN) < 32'sh230}}};	// file.cleaned.mlir:5:17, :6:17, :19:14, :23:10, :42:11, :43:11, :44:11, :50:11, :51:11
  wire [7:0]  _GEN_1 = {$signed(_GEN) > 32'sh22F & $signed(_GEN) < 32'sh280, 7'h0};	// file.cleaned.mlir:3:17, :4:17, :18:14, :23:10, :45:11, :46:11, :47:11, :52:11
  assign o_red =
    {8{$signed(_GEN) > -32'sh1 & $signed(_GEN) < 32'sh50 | b1 | b5}} + _GEN_0 + _GEN_1;	// file.cleaned.mlir:17:16, :20:16, :23:10, :24:10, :25:10, :26:10, :29:10, :41:11, :48:11, :49:11, :51:11, :52:11, :53:11, :60:5
  assign o_green =
    {8{b1 | $signed(_GEN) > 32'sh9F & $signed(_GEN) < 32'shF0 | b3}} + _GEN_0 + _GEN_1;	// file.cleaned.mlir:13:17, :14:17, :23:10, :29:10, :30:10, :31:11, :32:11, :35:11, :51:11, :52:11, :54:11, :55:11, :56:11, :60:5
  assign o_blue =
    {8{b3 | $signed(_GEN) > 32'sh13F & $signed(_GEN) < 32'sh190 | b5}} + _GEN_0 + _GEN_1;	// file.cleaned.mlir:9:17, :10:17, :23:10, :35:11, :36:11, :37:11, :38:11, :41:11, :51:11, :52:11, :57:11, :58:11, :59:11, :60:5
endmodule

