// Seed: 818838120
module module_0 ();
  localparam id_1 = 1 != 1, id_2 = id_2;
  always @(posedge (1) or negedge -1'b0) begin : LABEL_0
    disable id_3;
  end
  logic id_4 = id_1;
  always @(-1'h0 or id_2) id_4 = -1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  output tri1 id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  integer [-1 : -1] id_10;
  assign id_4 = -1;
  assign id_4 = id_10 - 1'b0 && id_2;
  assign id_7[-1'd0] = 1;
  initial begin : LABEL_0
    wait (id_3);
    id_7[-1===~-1] <= id_3;
  end
endmodule
