// Seed: 3052896988
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3
);
  reg id_5 = -1 == 1'h0;
  assign id_5 = id_5;
  always id_5 = ~|id_0;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output wand  id_2,
    output tri1  id_3,
    output tri1  id_4,
    input  tri0  id_5,
    output wand  id_6,
    input  uwire id_7,
    output wire  id_8,
    input  uwire id_9,
    output logic id_10,
    input  wand  id_11
);
  always id_10 <= id_11;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_5
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = id_9;
  wire id_13;
endmodule
