Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: fftIP.fft_ii_0: Radix-4 digit reverse implied
Info: fftIP: "Transforming system: fftIP"
Info: fftIP: "Naming system components in system: fftIP"
Info: fftIP: "Processing generation queue"
Info: fftIP: "Generating: fftIP"
Info: fftIP: "Generating: fftIP_altera_fft_ii_181_y44k24y"
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twqfp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twifp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twifp2.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twqfp2.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twrfp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twrfp2.hex
Info: fft_ii_0: Creating MATLAB Models
Info: fft_ii_0: Generating Test Program
Info: fft_ii_0: To run testbench, generate the Qsys testbench system and use TOP_LEVEL_NAME as altera_fft_ii_181.test_program to simulate the IP core
Info: fft_ii_0: Generating Test Data
Info: fftIP: Done "fftIP" with 2 modules, 288 files
Info: Generating the following file(s) for MODELSIM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP.ip --output-directory=/home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for RIVIERA simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP.ip --block-symbol-file --output-directory=/home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: fftIP.fft_ii_0: Radix-4 digit reverse implied
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP.ip --synthesis=VERILOG --greybox --output-directory=/home/sahanb/1-MD_sim/11-IP_regenerate/2-FFT/2-18.1_no_hard_FP/2-fft_32/fftIP --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: fftIP.fft_ii_0: Radix-4 digit reverse implied
Info: fftIP: "Transforming system: fftIP"
Info: fftIP: "Naming system components in system: fftIP"
Info: fftIP: "Processing generation queue"
Info: fftIP: "Generating: fftIP"
Info: fftIP: "Generating: fftIP_altera_fft_ii_181_y44k24y"
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twqfp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twifp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twifp2.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twqfp2.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twrfp1.hex
Info: fft_ii_0: --- add file: fftIP_altera_fft_ii_181_y44k24y_twrfp2.hex
Info: fftIP: Done "fftIP" with 2 modules, 65 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in fftIP. No files generated.
Info: Finished: Generate IP Core Documentation
