{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674714786551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674714786567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 22:33:06 2023 " "Processing started: Wed Jan 25 22:33:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674714786567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714786567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO -c FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714786567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674714787170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674714787170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Control " "Found entity 1: FIFO_Control" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFO_Control_testbench " "Found entity 2: FIFO_Control_testbench" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 2 2 " "Found 2 design units, including 2 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFO_testbench " "Found entity 2: FIFO_testbench" {  } { { "FIFO.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 DE1_SoC_task3.sv(13) " "Verilog HDL Declaration information at DE1_SoC_task3.sv(13): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_task3.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_task3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_task3 " "Found entity 1: DE1_SoC_task3" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_task3_testbench " "Found entity 2: DE1_SoC_task3_testbench" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/seg7.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795874 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/seg7.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_process.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_process.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_process " "Found entity 1: input_process" {  } { { "input_process.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/input_process.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795874 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_process_testbench " "Found entity 2: input_process_testbench" {  } { { "input_process.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/input_process.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16x8 " "Found entity 1: ram16x8" {  } { { "ram16x8.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/ram16x8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714795874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714795874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_task3 " "Elaborating entity \"DE1_SoC_task3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674714796001 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[7..0\] DE1_SoC_task3.sv(14) " "Output port \"LEDR\[7..0\]\" at DE1_SoC_task3.sv(14) has no driver" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1674714796017 "|DE1_SoC_task3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_process input_process:ip1 " "Elaborating entity \"input_process\" for hierarchy \"input_process:ip1\"" {  } { { "DE1_SoC_task3.sv" "ip1" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:hex5 " "Elaborating entity \"seg7\" for hierarchy \"seg7:hex5\"" {  } { { "DE1_SoC_task3.sv" "hex5" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:queue " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:queue\"" {  } { { "DE1_SoC_task3.sv" "queue" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16x8 FIFO:queue\|ram16x8:RAM " "Elaborating entity \"ram16x8\" for hierarchy \"FIFO:queue\|ram16x8:RAM\"" {  } { { "FIFO.sv" "RAM" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram16x8.v" "altsyncram_component" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/ram16x8.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component\"" {  } { { "ram16x8.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/ram16x8.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram16x8.mif " "Parameter \"init_file\" = \"ram16x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674714796254 ""}  } { { "ram16x8.v" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/ram16x8.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674714796254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg12 " "Found entity 1: altsyncram_kg12" {  } { { "db/altsyncram_kg12.tdf" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/db/altsyncram_kg12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674714796333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714796333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg12 FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component\|altsyncram_kg12:auto_generated " "Elaborating entity \"altsyncram_kg12\" for hierarchy \"FIFO:queue\|ram16x8:RAM\|altsyncram:altsyncram_component\|altsyncram_kg12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Control FIFO:queue\|FIFO_Control:FC " "Elaborating entity \"FIFO_Control\" for hierarchy \"FIFO:queue\|FIFO_Control:FC\"" {  } { { "FIFO.sv" "FC" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714796349 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(41) " "Verilog HDL assignment warning at FIFO_Control.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674714796349 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(44) " "Verilog HDL assignment warning at FIFO_Control.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674714796349 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(55) " "Verilog HDL assignment warning at FIFO_Control.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674714796349 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FIFO_Control.sv(67) " "Verilog HDL assignment warning at FIFO_Control.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "FIFO_Control.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/FIFO_Control.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1674714796349 "|DE1_SoC_task3|FIFO:queue|FIFO_Control:FC"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674714796979 "|DE1_SoC_task3|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674714796979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674714797058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674714797280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/output_files/FIFO.map.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/output_files/FIFO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714797359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674714797612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674714797612 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674714797770 "|DE1_SoC_task3|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674714797770 "|DE1_SoC_task3|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_task3.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 2/2.3/DE1_SoC_task3.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1674714797770 "|DE1_SoC_task3|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1674714797770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674714797770 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674714797770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674714797770 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674714797770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674714797770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674714797786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 22:33:17 2023 " "Processing ended: Wed Jan 25 22:33:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674714797786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674714797786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674714797786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674714797786 ""}
