{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 22:42:51 2018 " "Info: Processing started: Sat Oct 27 22:42:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register -c Register --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register -c Register --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block3 " "Info: Found entity 1: Block3" {  } { { "Block3.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block2.bdf " "Warning: Can't analyze file -- file D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block2.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux2_1.v " "Warning: Can't analyze file -- file D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux2_1.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/2REG.bdf " "Warning: Can't analyze file -- file D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/2REG.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block3 Block3:inst " "Info: Elaborating entity \"Block3\" for hierarchy \"Block3:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block1.bdf" { { 24 336 520 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux81_4b.v 1 1 " "Warning: Using design file mux81_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_4b " "Info: Found entity 1: mux81_4b" {  } { { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_4b Block3:inst\|mux81_4b:inst1 " "Info: Elaborating entity \"mux81_4b\" for hierarchy \"Block3:inst\|mux81_4b:inst1\"" {  } { { "Block3.bdf" "inst1" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block3.bdf" { { -616 1056 1224 -408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Block3:inst\|Register:inst " "Info: Elaborating entity \"Register\" for hierarchy \"Block3:inst\|Register:inst\"" {  } { { "Block3.bdf" "inst" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block3.bdf" { { -616 304 448 -520 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "merge.v 1 1 " "Warning: Using design file merge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 merge " "Info: Found entity 1: merge" {  } { { "merge.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/merge.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "merge Block3:inst\|Register:inst\|merge:inst20 " "Info: Elaborating entity \"merge\" for hierarchy \"Block3:inst\|Register:inst\|merge:inst20\"" {  } { { "Register.bdf" "inst20" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Register.bdf" { { 200 576 720 312 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "split.v 1 1 " "Warning: Using design file split.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 split " "Info: Found entity 1: split" {  } { { "split.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/split.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split Block3:inst\|Register:inst\|split:inst21 " "Info: Elaborating entity \"split\" for hierarchy \"Block3:inst\|Register:inst\|split:inst21\"" {  } { { "Register.bdf" "inst21" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Register.bdf" { { 168 96 240 280 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "decoder38.v 1 1 " "Warning: Using design file decoder38.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Info: Found entity 1: decoder38" {  } { { "decoder38.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/decoder38.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder38 Block3:inst\|decoder38:inst2 " "Info: Elaborating entity \"decoder38\" for hierarchy \"Block3:inst\|decoder38:inst2\"" {  } { { "Block3.bdf" "inst2" { Schematic "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/Block3.bdf" { { 32 -432 -288 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst35\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst35\|Mux0\"" {  } { { "mux81_4b.v" "Mux0" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst35\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst35\|Mux1\"" {  } { { "mux81_4b.v" "Mux1" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst35\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst35\|Mux2\"" {  } { { "mux81_4b.v" "Mux2" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst35\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst35\|Mux3\"" {  } { { "mux81_4b.v" "Mux3" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst1\|Mux0\"" {  } { { "mux81_4b.v" "Mux0" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst1\|Mux1\"" {  } { { "mux81_4b.v" "Mux1" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst1\|Mux2\"" {  } { { "mux81_4b.v" "Mux2" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Block3:inst\|mux81_4b:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Block3:inst\|mux81_4b:inst1\|Mux3\"" {  } { { "mux81_4b.v" "Mux3" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Block3:inst\|mux81_4b:inst35\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"Block3:inst\|mux81_4b:inst35\|lpm_mux:Mux0\"" {  } { { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block3:inst\|mux81_4b:inst35\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"Block3:inst\|mux81_4b:inst35\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux81_4b.v" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/mux81_4b.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Info: Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/Poor/Slide/HK5/TKLLS/TH/2REG_IN/db/mux_3nc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 7 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 22:42:52 2018 " "Info: Processing ended: Sat Oct 27 22:42:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
