// Seed: 2515741754
module module_0 (
    input supply0 id_0,
    input tri id_1
);
  assign id_3 = 1'd0;
  always_ff id_3 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    input tri id_9,
    input wire id_10,
    input supply0 id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    output wand id_16
);
  wire id_18, id_19;
  module_0(
      id_0, id_10
  );
  wire id_20 = 1 ? 1 : 1;
  xnor (id_13, id_2, id_3, id_11, id_15, id_14, id_18, id_0, id_12, id_9);
endmodule
