/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [3:0] _01_;
  wire [3:0] _02_;
  wire [7:0] _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  wire [13:0] _06_;
  wire [13:0] _07_;
  reg [7:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [3:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [10:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_47z;
  wire [2:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [11:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [7:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = !(celloutsig_0_3z[5] ? celloutsig_0_9z : celloutsig_0_4z[5]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z[12] | in_data[147]);
  assign celloutsig_0_32z = ~(celloutsig_0_9z | celloutsig_0_27z);
  assign celloutsig_0_69z = ~((celloutsig_0_62z | celloutsig_0_0z) & celloutsig_0_47z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[3] | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_9z[1] | celloutsig_1_2z[1]) & celloutsig_1_9z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_5z[3] | celloutsig_0_13z) & celloutsig_0_2z);
  assign celloutsig_0_36z = { celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_32z } + { celloutsig_0_15z[9:8], celloutsig_0_13z, celloutsig_0_33z };
  assign celloutsig_0_4z = { in_data[70:60], celloutsig_0_2z } + in_data[49:38];
  assign celloutsig_0_47z = { celloutsig_0_1z[8:2], celloutsig_0_44z } + { celloutsig_0_6z[6:0], celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_1z[15:12] + celloutsig_0_3z[8:5];
  assign celloutsig_0_57z = _01_ + { _00_[2:1], _02_[1:0] };
  assign celloutsig_0_6z = celloutsig_0_1z[12:5] + celloutsig_0_4z[7:0];
  assign celloutsig_1_6z = celloutsig_1_5z[2:0] + { celloutsig_1_4z[7:6], celloutsig_1_1z };
  assign celloutsig_1_11z = { _03_[7:4], celloutsig_1_6z, celloutsig_1_7z } + in_data[120:113];
  assign celloutsig_0_17z = celloutsig_0_4z[10:5] + { celloutsig_0_15z[11:7], celloutsig_0_12z };
  assign celloutsig_0_18z = celloutsig_0_1z[15:12] + celloutsig_0_5z;
  assign celloutsig_0_31z = { celloutsig_0_1z[4:1], celloutsig_0_13z, celloutsig_0_21z, celloutsig_0_13z } + { celloutsig_0_1z[15:14], celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_7z };
  reg [13:0] _27_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _27_ <= 14'h0000;
    else _27_ <= { celloutsig_0_36z[5:1], celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_31z };
  assign { _06_[13:6], _01_, _06_[1:0] } = _27_;
  reg [13:0] _28_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _28_ <= 14'h0000;
    else _28_ <= in_data[121:108];
  assign { _07_[13:12], _05_[5], _03_[7:4], _07_[6:3], _04_ } = _28_;
  reg [4:0] _29_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _29_ <= 5'h00;
    else _29_ <= { celloutsig_0_1z[3:0], celloutsig_0_12z };
  assign { _00_[3:1], _02_[1:0] } = _29_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 8'h00;
    else _08_ <= { celloutsig_0_18z[1:0], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_1_2z = { in_data[125:122], _07_[13:12], _05_[5], _03_[7:4], _07_[6:3], _04_ } / { 1'h1, in_data[148:132] };
  assign celloutsig_0_11z = { celloutsig_0_3z[3:2], celloutsig_0_7z, celloutsig_0_6z } / { 1'h1, celloutsig_0_1z[17:8] };
  assign celloutsig_0_0z = in_data[22:13] > in_data[35:26];
  assign celloutsig_0_39z = ! { celloutsig_0_6z[6:1], _00_[3:1], _02_[1:0], celloutsig_0_35z, celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_62z = ! celloutsig_0_4z[10:4];
  assign celloutsig_1_1z = ! in_data[114:108];
  assign celloutsig_1_7z = ! celloutsig_1_5z[4:1];
  assign celloutsig_0_10z = ! { celloutsig_0_1z[15:7], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_20z = ! celloutsig_0_15z[14:8];
  assign celloutsig_0_21z = ! { celloutsig_0_6z[2:0], celloutsig_0_20z };
  assign celloutsig_0_44z = { celloutsig_0_11z[10:5], celloutsig_0_26z, celloutsig_0_39z } || { celloutsig_0_43z, celloutsig_0_19z, celloutsig_0_35z };
  assign celloutsig_0_34z = celloutsig_0_28z[2] & ~(celloutsig_0_30z[7]);
  assign celloutsig_0_35z = celloutsig_0_12z & ~(celloutsig_0_19z);
  assign celloutsig_0_7z = celloutsig_0_1z[0] & ~(celloutsig_0_4z[5]);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(in_data[92]);
  assign celloutsig_0_25z = celloutsig_0_8z & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_26z = celloutsig_0_9z & ~(celloutsig_0_14z);
  assign celloutsig_0_29z = celloutsig_0_14z & ~(celloutsig_0_8z);
  assign celloutsig_0_9z = { celloutsig_0_6z[7:4], celloutsig_0_5z } != celloutsig_0_4z[8:1];
  assign celloutsig_0_12z = { celloutsig_0_6z[5:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_5z } != { celloutsig_0_4z[11:1], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_14z = { in_data[31:19], celloutsig_0_12z } != celloutsig_0_1z[19:6];
  assign celloutsig_0_27z = in_data[71:69] != { celloutsig_0_15z[5:4], celloutsig_0_7z };
  assign celloutsig_0_3z = - { in_data[77:68], celloutsig_0_2z };
  assign celloutsig_0_15z = - { celloutsig_0_1z[8:0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_28z = - { _08_[6], celloutsig_0_5z, celloutsig_0_26z };
  assign celloutsig_0_43z = celloutsig_0_3z[5:0] | { _06_[10:6], _01_[3] };
  assign celloutsig_0_49z = | celloutsig_0_1z[19:10];
  assign celloutsig_0_48z = celloutsig_0_30z[4:2] << celloutsig_0_30z[6:4];
  assign celloutsig_1_9z = { celloutsig_1_5z[1:0], celloutsig_1_5z } << in_data[167:161];
  assign celloutsig_1_4z = celloutsig_1_2z[12:5] >>> celloutsig_1_2z[17:10];
  assign celloutsig_0_30z = { _00_[1], _02_[1:0], celloutsig_0_17z } >>> celloutsig_0_4z[8:0];
  assign celloutsig_0_68z = { celloutsig_0_48z[1:0], celloutsig_0_43z } - { celloutsig_0_24z[3:1], celloutsig_0_57z, celloutsig_0_49z };
  assign celloutsig_0_24z = { celloutsig_0_11z[4:2], celloutsig_0_2z } - { celloutsig_0_11z[6:4], celloutsig_0_21z };
  assign celloutsig_0_33z = celloutsig_0_18z ~^ celloutsig_0_28z[3:0];
  assign celloutsig_1_5z = { in_data[188:186], celloutsig_1_3z, celloutsig_1_1z } ~^ { _07_[5:3], _04_[2:1] };
  assign celloutsig_1_18z = { _03_[4], _07_[6:3], celloutsig_1_7z } ~^ celloutsig_1_11z[6:1];
  assign celloutsig_0_1z = { in_data[28:10], celloutsig_0_0z } ~^ in_data[94:75];
  assign _00_[0] = celloutsig_0_26z;
  assign _02_[3:2] = _00_[2:1];
  assign _03_[3:0] = { celloutsig_1_6z, celloutsig_1_7z };
  assign _05_[4:1] = _03_[7:4];
  assign _06_[5:2] = _01_;
  assign { _07_[11:7], _07_[2:0] } = { _05_[5], _03_[7:4], _04_ };
  assign { out_data[133:128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
