--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml topMod.twx topMod.ncd -o topMod.twr topMod.pcf -ucf
Org-Sword.ucf

Design file:              topMod.ncd
Physical constraint file: topMod.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10179 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.509ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_51 (SLICE_X44Y51.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.378ns (0.997 - 1.375)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X22Y63.C5      net (fanout=342)      3.265   rst
    SLICE_X22Y63.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.A1      net (fanout=64)       1.390   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.021   U6/M2/buffer<52>
                                                       U6/M2/buffer_51_rstpot
                                                       U6/M2/buffer_51
    -------------------------------------------------  ---------------------------
    Total                                      5.096ns (0.441ns logic, 4.655ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.378ns (0.997 - 1.375)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X22Y63.D5      net (fanout=342)      3.266   rst
    SLICE_X22Y63.CMUX    Topdc                 0.237   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.A1      net (fanout=64)       1.390   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.021   U6/M2/buffer<52>
                                                       U6/M2/buffer_51_rstpot
                                                       U6/M2/buffer_51
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (0.439ns logic, 4.656ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_51 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.558 - 0.645)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.259   U6/M2/shift_count<2>
                                                       U6/M2/shift_count_2
    SLICE_X22Y63.B1      net (fanout=4)        0.459   U6/M2/shift_count<2>
    SLICE_X22Y63.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X22Y63.C6      net (fanout=1)        0.105   U6/M2/_n0075_inv_bdd3
    SLICE_X22Y63.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.A1      net (fanout=64)       1.390   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.021   U6/M2/buffer<52>
                                                       U6/M2/buffer_51_rstpot
                                                       U6/M2/buffer_51
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.520ns logic, 1.954ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X44Y51.C2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.378ns (0.997 - 1.375)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X22Y63.C5      net (fanout=342)      3.265   rst
    SLICE_X22Y63.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.C2      net (fanout=64)       1.378   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (0.439ns logic, 4.643ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.378ns (0.997 - 1.375)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y26.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X22Y63.D5      net (fanout=342)      3.266   rst
    SLICE_X22Y63.CMUX    Topdc                 0.237   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_F
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.C2      net (fanout=64)       1.378   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (0.437ns logic, 4.644ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U6/M2/shift_count_2 (FF)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.558 - 0.645)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U6/M2/shift_count_2 to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.DQ      Tcko                  0.259   U6/M2/shift_count<2>
                                                       U6/M2/shift_count_2
    SLICE_X22Y63.B1      net (fanout=4)        0.459   U6/M2/shift_count<2>
    SLICE_X22Y63.B       Tilo                  0.043   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0075_inv31
    SLICE_X22Y63.C6      net (fanout=1)        0.105   U6/M2/_n0075_inv_bdd3
    SLICE_X22Y63.CMUX    Tilo                  0.239   U6/M2/_n0075_inv_bdd3
                                                       U6/M2/_n0103_inv12_G
                                                       U6/M2/_n0103_inv12
    SLICE_X44Y51.C2      net (fanout=64)       1.378   U6/M2/_n0103_inv
    SLICE_X44Y51.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.518ns logic, 1.942ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X44Y63.A4), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y57.B1      net (fanout=1)        0.799   ram_data_out<31>
    SLICE_X54Y57.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X55Y57.D3      net (fanout=3)        0.365   Data_in<31>
    SLICE_X55Y57.D       Tilo                  0.043   U5/M0/Mmux_o2
                                                       U5/M0/Mmux_o21
    SLICE_X55Y57.C5      net (fanout=1)        0.150   U5/M0/Mmux_o2
    SLICE_X55Y57.C       Tilo                  0.043   U5/M0/Mmux_o2
                                                       U5/M0/Mmux_o22
    SLICE_X47Y65.A1      net (fanout=14)       1.019   Disp_num<31>
    SLICE_X47Y65.A       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_8
    SLICE_X45Y65.B4      net (fanout=1)        0.316   U6/SM1/M7/MSEG/XLXN_28
    SLICE_X45Y65.B       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y63.B4      net (fanout=1)        0.336   U6/XLXN_6<7>
    SLICE_X44Y63.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y63.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y63.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (2.037ns logic, 3.229ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO31 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y57.B1      net (fanout=1)        0.799   ram_data_out<31>
    SLICE_X54Y57.B       Tilo                  0.043   Data_in<31>
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X55Y57.D3      net (fanout=3)        0.365   Data_in<31>
    SLICE_X55Y57.D       Tilo                  0.043   U5/M0/Mmux_o2
                                                       U5/M0/Mmux_o21
    SLICE_X55Y57.C5      net (fanout=1)        0.150   U5/M0/Mmux_o2
    SLICE_X55Y57.C       Tilo                  0.043   U5/M0/Mmux_o2
                                                       U5/M0/Mmux_o22
    SLICE_X47Y65.B1      net (fanout=14)       1.019   Disp_num<31>
    SLICE_X47Y65.B       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_6
    SLICE_X45Y65.B5      net (fanout=2)        0.234   U6/SM1/M7/MSEG/XLXN_26
    SLICE_X45Y65.B       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y63.B4      net (fanout=1)        0.336   U6/XLXN_6<7>
    SLICE_X44Y63.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y63.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y63.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.184ns (2.037ns logic, 3.147ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (0.993 - 1.136)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO30 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y56.B2      net (fanout=1)        0.784   ram_data_out<30>
    SLICE_X54Y56.B       Tilo                  0.043   Data_in<30>
                                                       U4/Mmux_Cpu_data4bus241
    SLICE_X54Y58.B2      net (fanout=3)        0.447   Data_in<30>
    SLICE_X54Y58.B       Tilo                  0.043   U1/U1_2/IR/Q<31>
                                                       U5/M0/Mmux_o11
    SLICE_X54Y58.A4      net (fanout=1)        0.244   U5/M0/Mmux_o1
    SLICE_X54Y58.A       Tilo                  0.043   U1/U1_2/IR/Q<31>
                                                       U5/M0/Mmux_o12
    SLICE_X47Y65.B3      net (fanout=13)       0.786   Disp_num<30>
    SLICE_X47Y65.B       Tilo                  0.043   U6/SM1/M7/MSEG/XLXN_26
                                                       U6/SM1/M7/MSEG/XLXI_6
    SLICE_X45Y65.B5      net (fanout=2)        0.234   U6/SM1/M7/MSEG/XLXN_26
    SLICE_X45Y65.B       Tilo                  0.043   U6/XLXN_6<7>
                                                       U6/SM1/M7/MSEG/XLXI_47
    SLICE_X44Y63.B4      net (fanout=1)        0.336   U6/XLXN_6<7>
    SLICE_X44Y63.B       Tilo                  0.043   U6/M2/buffer<9>
                                                       U6/MUXSH2M/Mmux_o621
    SLICE_X44Y63.A4      net (fanout=1)        0.244   U6/SEGMENT<7>
    SLICE_X44Y63.CLK     Tas                  -0.021   U6/M2/buffer<9>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (2.037ns logic, 3.075ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X22Y64.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/s_clk to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y64.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X22Y64.B6      net (fanout=7)        0.089   seg_clk_OBUF
    SLICE_X22Y64.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<2>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.041ns logic, 0.089ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_62 (SLICE_X40Y53.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_63 (FF)
  Destination:          U6/M2/buffer_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.079 - 0.065)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_63 to U6/M2/buffer_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y53.AQ      Tcko                  0.100   U6/M2/buffer<63>
                                                       U6/M2/buffer_63
    SLICE_X40Y53.C6      net (fanout=2)        0.101   U6/M2/buffer<63>
    SLICE_X40Y53.CLK     Tah         (-Th)     0.059   U6/M2/buffer<62>
                                                       U6/M2/buffer_62_rstpot
                                                       U6/M2/buffer_62
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_2 (SLICE_X43Y64.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_3 (FF)
  Destination:          U6/M2/buffer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.323 - 0.292)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_3 to U6/M2/buffer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.100   U6/M2/buffer<4>
                                                       U6/M2/buffer_3
    SLICE_X43Y64.C6      net (fanout=2)        0.114   U6/M2/buffer<3>
    SLICE_X43Y64.CLK     Tah         (-Th)     0.033   U6/M2/buffer<2>
                                                       U6/M2/buffer_2_rstpot
                                                       U6/M2/buffer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.181ns (0.067ns logic, 0.114ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.509|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10179 paths, 0 nets, and 2129 connections

Design statistics:
   Minimum period:   5.509ns{1}   (Maximum frequency: 181.521MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 22 18:15:23 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



