`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/11/2017 07:03:00 PM
// Design Name: 
// Module Name: ok
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ok();
    
    reg [63:0] a;
    reg [63:0] b;
    reg cin;
    
    wire cout;
    wire [63:0] sum;
    
    FBA_64bit uut(
        .a(a),
        .b(b),
        .cin(cin),
        .cout(cout),
        .sum(sum)
        
    );

    initial begin
    a =64'b1000000000000000000000000000000000000000000000000000000000000001;
    b =64'b1000000000000000000000000000000000000000000000000000000000000001;
    cin =1'b0;
    #100
                
    a =64'b1111111111111111111111111111111111111111111111111111111111111111;
    b =64'b0000000000000000000000000000000000000000000000000000000000000000;
    cin =1'b1;
    end
endmodule