# 4-Bit Carry Lookahead Adder (CLA) â€“ VLSI Design Project

This repository contains the **complete design** of a **4-bit Carry Lookahead Adder (CLA)**, developed as a **final project for a VLSI Design course**. The design is implemented across multiple abstraction levels, demonstrating the full **VLSI design flow** from behavioral description to physical layout and hardware validation.

---

## ğŸ“š Project Overview

- **Course:** VLSI Design  
- **Project:** 4-bit Carry Lookahead Adder (CLA)  
- **Technology:** TSMC 180nm  
- **Logic Style:** Static CMOS and TSPC (True Single-Phase Clocking)  
- **License:** Apache License 2.0  

---

## ğŸ“ Project Structure

```bash
4bit-CLA-Adder/
â”œâ”€â”€ Verilog/                # Verilog HDL files (behavioral design)
â”œâ”€â”€ NGSpice/            # Transistor-level netlist (ngspice)
â”œâ”€â”€ MAGIC/             # MAGIC layout files (full-custom layout)
â”œâ”€â”€ Report/                # Results and Findings
â”œâ”€â”€ LEARN.md            # Learning document with key insights
â””â”€â”€ README.md           # Project summary and setup guide
