<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: RCC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RCC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32h743xx.html">Stm32h743xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset and Clock Control.  
 <a href="struct_r_c_c___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2259ddeb7fd501b050a1e5aa3eca21a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2259ddeb7fd501b050a1e5aa3eca21a1">HSICFGR</a></td></tr>
<tr class="separator:a2259ddeb7fd501b050a1e5aa3eca21a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0ff70edf1518ec0cf18b3868ae8419"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7f0ff70edf1518ec0cf18b3868ae8419">CRRCR</a></td></tr>
<tr class="separator:a7f0ff70edf1518ec0cf18b3868ae8419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509735dee2d83416e04377cc67446fd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a509735dee2d83416e04377cc67446fd1">CSICFGR</a></td></tr>
<tr class="separator:a509735dee2d83416e04377cc67446fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a></td></tr>
<tr class="separator:a26f1e746ccbf9c9f67e7c60e61085ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bce22f8384a026ad00ac912e2b5f2ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6bce22f8384a026ad00ac912e2b5f2ff">D1CFGR</a></td></tr>
<tr class="separator:a6bce22f8384a026ad00ac912e2b5f2ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a1abcbf55dfa2fd9948ed61e06a3897"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9a1abcbf55dfa2fd9948ed61e06a3897">D2CFGR</a></td></tr>
<tr class="separator:a9a1abcbf55dfa2fd9948ed61e06a3897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a07479f78d31e6b7ce31b916a8a41a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a45a07479f78d31e6b7ce31b916a8a41a">D3CFGR</a></td></tr>
<tr class="separator:a45a07479f78d31e6b7ce31b916a8a41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c7cb9d67e57aa9b76d1cf59f1fbe94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a62c7cb9d67e57aa9b76d1cf59f1fbe94">PLLCKSELR</a></td></tr>
<tr class="separator:a62c7cb9d67e57aa9b76d1cf59f1fbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ff257862eba6b4b367feea786bf1fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</a></td></tr>
<tr class="separator:ae6ff257862eba6b4b367feea786bf1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2696e21d0422f734ca0d2c1512cf9308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2696e21d0422f734ca0d2c1512cf9308">PLL1DIVR</a></td></tr>
<tr class="separator:a2696e21d0422f734ca0d2c1512cf9308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b785ef53a2ecc44aecb7dcc8cbc0cac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a7b785ef53a2ecc44aecb7dcc8cbc0cac">PLL1FRACR</a></td></tr>
<tr class="separator:a7b785ef53a2ecc44aecb7dcc8cbc0cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f227b25aa5802e3f47b098b4ef5e48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a52f227b25aa5802e3f47b098b4ef5e48">PLL2DIVR</a></td></tr>
<tr class="separator:a52f227b25aa5802e3f47b098b4ef5e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53975d066303660392f2735bb3181cd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a53975d066303660392f2735bb3181cd0">PLL2FRACR</a></td></tr>
<tr class="separator:a53975d066303660392f2735bb3181cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae7511c2599c072011d33a037e33382"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#adae7511c2599c072011d33a037e33382">PLL3DIVR</a></td></tr>
<tr class="separator:adae7511c2599c072011d33a037e33382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae019c82ef593d7415992c3757bdfbcf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae019c82ef593d7415992c3757bdfbcf3">PLL3FRACR</a></td></tr>
<tr class="separator:ae019c82ef593d7415992c3757bdfbcf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3559e7900e8a6013bb9cd892d3ff4e87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a3559e7900e8a6013bb9cd892d3ff4e87">D1CCIPR</a></td></tr>
<tr class="separator:a3559e7900e8a6013bb9cd892d3ff4e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3625911b5991bfc859479eda0b61d230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a3625911b5991bfc859479eda0b61d230">D2CCIP1R</a></td></tr>
<tr class="separator:a3625911b5991bfc859479eda0b61d230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae80e543f2fb014a821c699fcd73c6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aae80e543f2fb014a821c699fcd73c6f8">D2CCIP2R</a></td></tr>
<tr class="separator:aae80e543f2fb014a821c699fcd73c6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ea13f33f904e4c217d2b3140008821"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ad9ea13f33f904e4c217d2b3140008821">D3CCIPR</a></td></tr>
<tr class="separator:ad9ea13f33f904e4c217d2b3140008821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0018930ee9f18afda25b695b9a4ec16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a></td></tr>
<tr class="separator:ac0018930ee9f18afda25b695b9a4ec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c5ad92b90b5d78ebb04f072983c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a197c5ad92b90b5d78ebb04f072983c14">CIER</a></td></tr>
<tr class="separator:a197c5ad92b90b5d78ebb04f072983c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af7b2383b3d5fbc21e7356b6cbefc2c0f">CIFR</a></td></tr>
<tr class="separator:af7b2383b3d5fbc21e7356b6cbefc2c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a543aa341a8ebd0ea0c03b89bf0beceff">CICR</a></td></tr>
<tr class="separator:a543aa341a8ebd0ea0c03b89bf0beceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#adb4bebbe6b0ac5c1518bc6efb1086fd9">RESERVED5</a></td></tr>
<tr class="separator:adb4bebbe6b0ac5c1518bc6efb1086fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9a3ced775287c8585a6a61af4b40e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a></td></tr>
<tr class="separator:a0b9a3ced775287c8585a6a61af4b40e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876dd0a8546697065f406b7543e27af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a></td></tr>
<tr class="separator:a876dd0a8546697065f406b7543e27af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540dca302294444f48c31655a7496a3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a540dca302294444f48c31655a7496a3a">RESERVED6</a></td></tr>
<tr class="separator:a540dca302294444f48c31655a7496a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28560c5bfeb45326ea7f2019dba57bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</a></td></tr>
<tr class="separator:a28560c5bfeb45326ea7f2019dba57bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46c20c598e9e12f919f0ea47ebcbc90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</a></td></tr>
<tr class="separator:a46c20c598e9e12f919f0ea47ebcbc90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78a5aa9dd5694c48a7d8e66888a46450"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</a></td></tr>
<tr class="separator:a78a5aa9dd5694c48a7d8e66888a46450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657ba96069574219384ebe659a7fe1ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a657ba96069574219384ebe659a7fe1ce">AHB4RSTR</a></td></tr>
<tr class="separator:a657ba96069574219384ebe659a7fe1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93996406d26cc7fafe69c7c1f56b27c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a93996406d26cc7fafe69c7c1f56b27c2">APB3RSTR</a></td></tr>
<tr class="separator:a93996406d26cc7fafe69c7c1f56b27c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11f8aa0403ca5b8677f6ddaa92001e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af11f8aa0403ca5b8677f6ddaa92001e7">APB1LRSTR</a></td></tr>
<tr class="separator:af11f8aa0403ca5b8677f6ddaa92001e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff83b5e393e6393767790fb157c7b206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aff83b5e393e6393767790fb157c7b206">APB1HRSTR</a></td></tr>
<tr class="separator:aff83b5e393e6393767790fb157c7b206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c5389c9ff4ac188cd498b8f7170968"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a></td></tr>
<tr class="separator:ab2c5389c9ff4ac188cd498b8f7170968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e10f2097aec69b41ced12f27e91af5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a59e10f2097aec69b41ced12f27e91af5">APB4RSTR</a></td></tr>
<tr class="separator:a59e10f2097aec69b41ced12f27e91af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae092d9d07574afe1fbc79c8bf7f7c19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aae092d9d07574afe1fbc79c8bf7f7c19">GCR</a></td></tr>
<tr class="separator:aae092d9d07574afe1fbc79c8bf7f7c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9aea66fa3452ae47d2b938898b1c094"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#af9aea66fa3452ae47d2b938898b1c094">RESERVED8</a></td></tr>
<tr class="separator:af9aea66fa3452ae47d2b938898b1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e0f2b9fa1c2e2a190ed069767bec04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a50e0f2b9fa1c2e2a190ed069767bec04">D3AMR</a></td></tr>
<tr class="separator:a50e0f2b9fa1c2e2a190ed069767bec04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adee49abd050df18ae435f63da35c720c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#adee49abd050df18ae435f63da35c720c">RESERVED11</a> [9]</td></tr>
<tr class="separator:adee49abd050df18ae435f63da35c720c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f9c8063f723c023aba8bf9e3a47236"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#ae5f9c8063f723c023aba8bf9e3a47236">RSR</a></td></tr>
<tr class="separator:ae5f9c8063f723c023aba8bf9e3a47236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdaa650fcd63730825479f6e8f70d4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</a></td></tr>
<tr class="separator:acdaa650fcd63730825479f6e8f70d4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9c75b06c99d0611535f38c7b4aa845"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</a></td></tr>
<tr class="separator:a1e9c75b06c99d0611535f38c7b4aa845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e92ed32c33c92e7ebf6919400ad535b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</a></td></tr>
<tr class="separator:a5e92ed32c33c92e7ebf6919400ad535b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9933afb441526f856eefbc558298993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa9933afb441526f856eefbc558298993">AHB4ENR</a></td></tr>
<tr class="separator:aa9933afb441526f856eefbc558298993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a856a6f67bf8f310ec5c6d1bf75521881"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a856a6f67bf8f310ec5c6d1bf75521881">APB3ENR</a></td></tr>
<tr class="separator:a856a6f67bf8f310ec5c6d1bf75521881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1f6f21709b915375d5415d4a62e446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a9e1f6f21709b915375d5415d4a62e446">APB1LENR</a></td></tr>
<tr class="separator:a9e1f6f21709b915375d5415d4a62e446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83ab73c26cf8244eacd4f0494663862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa83ab73c26cf8244eacd4f0494663862">APB1HENR</a></td></tr>
<tr class="separator:aa83ab73c26cf8244eacd4f0494663862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7bb47dddd2d94de124f74886d919be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a></td></tr>
<tr class="separator:acc7bb47dddd2d94de124f74886d919be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc98de7581a1ce37b58174efe4de1ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#adc98de7581a1ce37b58174efe4de1ca4">APB4ENR</a></td></tr>
<tr class="separator:adc98de7581a1ce37b58174efe4de1ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07d6fc4bef7bc8a2bf6a466692f6ef7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aa07d6fc4bef7bc8a2bf6a466692f6ef7">RESERVED12</a></td></tr>
<tr class="separator:aa07d6fc4bef7bc8a2bf6a466692f6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff82b9bf0231645108965aa0febd766"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2ff82b9bf0231645108965aa0febd766">AHB3LPENR</a></td></tr>
<tr class="separator:a2ff82b9bf0231645108965aa0febd766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae70b1922167eb58d564cb82d39fd10b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</a></td></tr>
<tr class="separator:aae70b1922167eb58d564cb82d39fd10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b30982547fae7d545d260312771b5c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a2b30982547fae7d545d260312771b5c9">AHB2LPENR</a></td></tr>
<tr class="separator:a2b30982547fae7d545d260312771b5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a408d141bb1955a9bf6a9aedfc53297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a6a408d141bb1955a9bf6a9aedfc53297">AHB4LPENR</a></td></tr>
<tr class="separator:a6a408d141bb1955a9bf6a9aedfc53297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fb0d8f08a5cccfa2d5ab9ced9c9c55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a44fb0d8f08a5cccfa2d5ab9ced9c9c55">APB3LPENR</a></td></tr>
<tr class="separator:a44fb0d8f08a5cccfa2d5ab9ced9c9c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ed01351c11ca2abc96849b3f40549a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a20ed01351c11ca2abc96849b3f40549a">APB1LLPENR</a></td></tr>
<tr class="separator:a20ed01351c11ca2abc96849b3f40549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c44738034bb38f914ec9f54301188b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a37c44738034bb38f914ec9f54301188b">APB1HLPENR</a></td></tr>
<tr class="separator:a37c44738034bb38f914ec9f54301188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba51c57f9506e14a6f5983526c78943b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#aba51c57f9506e14a6f5983526c78943b">APB2LPENR</a></td></tr>
<tr class="separator:aba51c57f9506e14a6f5983526c78943b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86693cb67c2c6cab1c2b43fbea9aab2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a86693cb67c2c6cab1c2b43fbea9aab2d">APB4LPENR</a></td></tr>
<tr class="separator:a86693cb67c2c6cab1c2b43fbea9aab2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0090d6236bb0ad7eac4878c15fc34684"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html#a0090d6236bb0ad7eac4878c15fc34684">RESERVED13</a> [4]</td></tr>
<tr class="separator:a0090d6236bb0ad7eac4878c15fc34684"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Reset and Clock Control. </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01231">1231</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1e9c75b06c99d0611535f38c7b4aa845" name="a1e9c75b06c99d0611535f38c7b4aa845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9c75b06c99d0611535f38c7b4aa845">&#9670;&#160;</a></span>AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral clock register, Address offset: 0xD8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01279">1279</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aae70b1922167eb58d564cb82d39fd10b" name="aae70b1922167eb58d564cb82d39fd10b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae70b1922167eb58d564cb82d39fd10b">&#9670;&#160;</a></span>AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral sleep clock register, Address offset: 0x100 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01289">1289</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a46c20c598e9e12f919f0ea47ebcbc90f" name="a46c20c598e9e12f919f0ea47ebcbc90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46c20c598e9e12f919f0ea47ebcbc90f">&#9670;&#160;</a></span>AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB1 peripheral reset register, Address offset: 0x80 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01265">1265</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a5e92ed32c33c92e7ebf6919400ad535b" name="a5e92ed32c33c92e7ebf6919400ad535b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e92ed32c33c92e7ebf6919400ad535b">&#9670;&#160;</a></span>AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral clock register, Address offset: 0xDC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01280">1280</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2b30982547fae7d545d260312771b5c9" name="a2b30982547fae7d545d260312771b5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b30982547fae7d545d260312771b5c9">&#9670;&#160;</a></span>AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral sleep clock register, Address offset: 0x104 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01290">1290</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a78a5aa9dd5694c48a7d8e66888a46450" name="a78a5aa9dd5694c48a7d8e66888a46450"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78a5aa9dd5694c48a7d8e66888a46450">&#9670;&#160;</a></span>AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB2 peripheral reset register, Address offset: 0x84 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01266">1266</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="acdaa650fcd63730825479f6e8f70d4c0" name="acdaa650fcd63730825479f6e8f70d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdaa650fcd63730825479f6e8f70d4c0">&#9670;&#160;</a></span>AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral clock register, Address offset: 0xD4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01278">1278</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2ff82b9bf0231645108965aa0febd766" name="a2ff82b9bf0231645108965aa0febd766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff82b9bf0231645108965aa0febd766">&#9670;&#160;</a></span>AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral sleep clock register, Address offset: 0xFC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01288">1288</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a28560c5bfeb45326ea7f2019dba57bea" name="a28560c5bfeb45326ea7f2019dba57bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28560c5bfeb45326ea7f2019dba57bea">&#9670;&#160;</a></span>AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB3 peripheral reset register, Address offset: 0x7C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01264">1264</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa9933afb441526f856eefbc558298993" name="aa9933afb441526f856eefbc558298993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9933afb441526f856eefbc558298993">&#9670;&#160;</a></span>AHB4ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral clock register, Address offset: 0xE0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01281">1281</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6a408d141bb1955a9bf6a9aedfc53297" name="a6a408d141bb1955a9bf6a9aedfc53297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a408d141bb1955a9bf6a9aedfc53297">&#9670;&#160;</a></span>AHB4LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral sleep clock register, Address offset: 0x108 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01291">1291</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a657ba96069574219384ebe659a7fe1ce" name="a657ba96069574219384ebe659a7fe1ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657ba96069574219384ebe659a7fe1ce">&#9670;&#160;</a></span>AHB4RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB4RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC AHB4 peripheral reset register, Address offset: 0x88 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01267">1267</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa83ab73c26cf8244eacd4f0494663862" name="aa83ab73c26cf8244eacd4f0494663862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83ab73c26cf8244eacd4f0494663862">&#9670;&#160;</a></span>APB1HENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock High Word register, Address offset: 0xEC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01284">1284</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a37c44738034bb38f914ec9f54301188b" name="a37c44738034bb38f914ec9f54301188b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c44738034bb38f914ec9f54301188b">&#9670;&#160;</a></span>APB1HLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral sleep clock High Word register, Address offset: 0x114 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01294">1294</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aff83b5e393e6393767790fb157c7b206" name="aff83b5e393e6393767790fb157c7b206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff83b5e393e6393767790fb157c7b206">&#9670;&#160;</a></span>APB1HRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1HRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset High Word register, Address offset: 0x94 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01270">1270</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9e1f6f21709b915375d5415d4a62e446" name="a9e1f6f21709b915375d5415d4a62e446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1f6f21709b915375d5415d4a62e446">&#9670;&#160;</a></span>APB1LENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral clock Low Word register, Address offset: 0xE8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01283">1283</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a20ed01351c11ca2abc96849b3f40549a" name="a20ed01351c11ca2abc96849b3f40549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ed01351c11ca2abc96849b3f40549a">&#9670;&#160;</a></span>APB1LLPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LLPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral sleep clock Low Word register, Address offset: 0x110 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01293">1293</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af11f8aa0403ca5b8677f6ddaa92001e7" name="af11f8aa0403ca5b8677f6ddaa92001e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11f8aa0403ca5b8677f6ddaa92001e7">&#9670;&#160;</a></span>APB1LRSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LRSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB1 peripheral reset Low Word register, Address offset: 0x90 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01269">1269</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="acc7bb47dddd2d94de124f74886d919be" name="acc7bb47dddd2d94de124f74886d919be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7bb47dddd2d94de124f74886d919be">&#9670;&#160;</a></span>APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral clock register, Address offset: 0xF0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01285">1285</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aba51c57f9506e14a6f5983526c78943b" name="aba51c57f9506e14a6f5983526c78943b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba51c57f9506e14a6f5983526c78943b">&#9670;&#160;</a></span>APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral sleep clock register, Address offset: 0x118 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01295">1295</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab2c5389c9ff4ac188cd498b8f7170968" name="ab2c5389c9ff4ac188cd498b8f7170968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c5389c9ff4ac188cd498b8f7170968">&#9670;&#160;</a></span>APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB2 peripheral reset register, Address offset: 0x98 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01271">1271</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a856a6f67bf8f310ec5c6d1bf75521881" name="a856a6f67bf8f310ec5c6d1bf75521881"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a856a6f67bf8f310ec5c6d1bf75521881">&#9670;&#160;</a></span>APB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral clock register, Address offset: 0xE4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01282">1282</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a44fb0d8f08a5cccfa2d5ab9ced9c9c55" name="a44fb0d8f08a5cccfa2d5ab9ced9c9c55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44fb0d8f08a5cccfa2d5ab9ced9c9c55">&#9670;&#160;</a></span>APB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral sleep clock register, Address offset: 0x10C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01292">1292</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a93996406d26cc7fafe69c7c1f56b27c2" name="a93996406d26cc7fafe69c7c1f56b27c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93996406d26cc7fafe69c7c1f56b27c2">&#9670;&#160;</a></span>APB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB3RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB3 peripheral reset register, Address offset: 0x8C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01268">1268</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adc98de7581a1ce37b58174efe4de1ca4" name="adc98de7581a1ce37b58174efe4de1ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc98de7581a1ce37b58174efe4de1ca4">&#9670;&#160;</a></span>APB4ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB4ENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral clock register, Address offset: 0xF4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01286">1286</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a86693cb67c2c6cab1c2b43fbea9aab2d" name="a86693cb67c2c6cab1c2b43fbea9aab2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86693cb67c2c6cab1c2b43fbea9aab2d">&#9670;&#160;</a></span>APB4LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB4LPENR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral sleep clock register, Address offset: 0x11C </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01296">1296</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a59e10f2097aec69b41ced12f27e91af5" name="a59e10f2097aec69b41ced12f27e91af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e10f2097aec69b41ced12f27e91af5">&#9670;&#160;</a></span>APB4RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB4RSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC APB4 peripheral reset register, Address offset: 0x9C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01272">1272</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0b9a3ced775287c8585a6a61af4b40e9" name="a0b9a3ced775287c8585a6a61af4b40e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9a3ced775287c8585a6a61af4b40e9">&#9670;&#160;</a></span>BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Vswitch Backup Domain Control Register, Address offset: 0x70 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01261">1261</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a26f1e746ccbf9c9f67e7c60e61085ec1" name="a26f1e746ccbf9c9f67e7c60e61085ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f1e746ccbf9c9f67e7c60e61085ec1">&#9670;&#160;</a></span>CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock configuration register, Address offset: 0x10 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01237">1237</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a543aa341a8ebd0ea0c03b89bf0beceff" name="a543aa341a8ebd0ea0c03b89bf0beceff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a543aa341a8ebd0ea0c03b89bf0beceff">&#9670;&#160;</a></span>CICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Clear Register Address offset: 0x68 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01259">1259</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a197c5ad92b90b5d78ebb04f072983c14" name="a197c5ad92b90b5d78ebb04f072983c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197c5ad92b90b5d78ebb04f072983c14">&#9670;&#160;</a></span>CIER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Enable Register Address offset: 0x60 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01257">1257</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af7b2383b3d5fbc21e7356b6cbefc2c0f" name="af7b2383b3d5fbc21e7356b6cbefc2c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7b2383b3d5fbc21e7356b6cbefc2c0f">&#9670;&#160;</a></span>CIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Clock Source Interrupt Flag Register Address offset: 0x64 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01258">1258</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control register, Address offset: 0x00 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01233">1233</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7f0ff70edf1518ec0cf18b3868ae8419" name="a7f0ff70edf1518ec0cf18b3868ae8419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ff70edf1518ec0cf18b3868ae8419">&#9670;&#160;</a></span>CRRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock Recovery RC Register, Address offset: 0x08 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01235">1235</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a509735dee2d83416e04377cc67446fd1" name="a509735dee2d83416e04377cc67446fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a509735dee2d83416e04377cc67446fd1">&#9670;&#160;</a></span>CSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CSI Clock Calibration Register, Address offset: 0x0C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01236">1236</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a876dd0a8546697065f406b7543e27af2" name="a876dd0a8546697065f406b7543e27af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876dd0a8546697065f406b7543e27af2">&#9670;&#160;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC clock control &amp; status register, Address offset: 0x74 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01262">1262</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3559e7900e8a6013bb9cd892d3ff4e87" name="a3559e7900e8a6013bb9cd892d3ff4e87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3559e7900e8a6013bb9cd892d3ff4e87">&#9670;&#160;</a></span>D1CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D1CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 1 Kernel Clock Configuration Register Address offset: 0x4C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01252">1252</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a6bce22f8384a026ad00ac912e2b5f2ff" name="a6bce22f8384a026ad00ac912e2b5f2ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bce22f8384a026ad00ac912e2b5f2ff">&#9670;&#160;</a></span>D1CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D1CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 1 configuration register, Address offset: 0x18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01239">1239</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a3625911b5991bfc859479eda0b61d230" name="a3625911b5991bfc859479eda0b61d230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3625911b5991bfc859479eda0b61d230">&#9670;&#160;</a></span>D2CCIP1R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D2CCIP1R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x50 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01253">1253</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aae80e543f2fb014a821c699fcd73c6f8" name="aae80e543f2fb014a821c699fcd73c6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae80e543f2fb014a821c699fcd73c6f8">&#9670;&#160;</a></span>D2CCIP2R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D2CCIP2R</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 Kernel Clock Configuration Register Address offset: 0x54 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01254">1254</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a9a1abcbf55dfa2fd9948ed61e06a3897" name="a9a1abcbf55dfa2fd9948ed61e06a3897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a1abcbf55dfa2fd9948ed61e06a3897">&#9670;&#160;</a></span>D2CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D2CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 2 configuration register, Address offset: 0x1C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01240">1240</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a50e0f2b9fa1c2e2a190ed069767bec04" name="a50e0f2b9fa1c2e2a190ed069767bec04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e0f2b9fa1c2e2a190ed069767bec04">&#9670;&#160;</a></span>D3AMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D3AMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 Autonomous Mode Register, Address offset: 0xA8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01275">1275</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ad9ea13f33f904e4c217d2b3140008821" name="ad9ea13f33f904e4c217d2b3140008821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ea13f33f904e4c217d2b3140008821">&#9670;&#160;</a></span>D3CCIPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D3CCIPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 Kernel Clock Configuration Register Address offset: 0x58 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01255">1255</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a45a07479f78d31e6b7ce31b916a8a41a" name="a45a07479f78d31e6b7ce31b916a8a41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a07479f78d31e6b7ce31b916a8a41a">&#9670;&#160;</a></span>D3CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t D3CFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Domain 3 configuration register, Address offset: 0x20 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01241">1241</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aae092d9d07574afe1fbc79c8bf7f7c19" name="aae092d9d07574afe1fbc79c8bf7f7c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae092d9d07574afe1fbc79c8bf7f7c19">&#9670;&#160;</a></span>GCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC RCC Global Control Register, Address offset: 0xA0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01273">1273</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2259ddeb7fd501b050a1e5aa3eca21a1" name="a2259ddeb7fd501b050a1e5aa3eca21a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2259ddeb7fd501b050a1e5aa3eca21a1">&#9670;&#160;</a></span>HSICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HSICFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI Clock Calibration Register, Address offset: 0x04 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01234">1234</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a2696e21d0422f734ca0d2c1512cf9308" name="a2696e21d0422f734ca0d2c1512cf9308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2696e21d0422f734ca0d2c1512cf9308">&#9670;&#160;</a></span>PLL1DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Dividers Configuration Register, Address offset: 0x30 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01245">1245</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a7b785ef53a2ecc44aecb7dcc8cbc0cac" name="a7b785ef53a2ecc44aecb7dcc8cbc0cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b785ef53a2ecc44aecb7dcc8cbc0cac">&#9670;&#160;</a></span>PLL1FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL1FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL1 Fractional Divider Configuration Register, Address offset: 0x34 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01246">1246</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a52f227b25aa5802e3f47b098b4ef5e48" name="a52f227b25aa5802e3f47b098b4ef5e48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f227b25aa5802e3f47b098b4ef5e48">&#9670;&#160;</a></span>PLL2DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL2DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Dividers Configuration Register, Address offset: 0x38 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01247">1247</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a53975d066303660392f2735bb3181cd0" name="a53975d066303660392f2735bb3181cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53975d066303660392f2735bb3181cd0">&#9670;&#160;</a></span>PLL2FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL2FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL2 Fractional Divider Configuration Register, Address offset: 0x3C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01248">1248</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adae7511c2599c072011d33a037e33382" name="adae7511c2599c072011d33a037e33382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae7511c2599c072011d33a037e33382">&#9670;&#160;</a></span>PLL3DIVR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL3DIVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Dividers Configuration Register, Address offset: 0x40 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01249">1249</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae019c82ef593d7415992c3757bdfbcf3" name="ae019c82ef593d7415992c3757bdfbcf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae019c82ef593d7415992c3757bdfbcf3">&#9670;&#160;</a></span>PLL3FRACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLL3FRACR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLL3 Fractional Divider Configuration Register, Address offset: 0x44 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01250">1250</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae6ff257862eba6b4b367feea786bf1fd" name="ae6ff257862eba6b4b367feea786bf1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ff257862eba6b4b367feea786bf1fd">&#9670;&#160;</a></span>PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLs Configuration Register, Address offset: 0x2C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01244">1244</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a62c7cb9d67e57aa9b76d1cf59f1fbe94" name="a62c7cb9d67e57aa9b76d1cf59f1fbe94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c7cb9d67e57aa9b76d1cf59f1fbe94">&#9670;&#160;</a></span>PLLCKSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCKSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC PLLs Clock Source Selection Register, Address offset: 0x28 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01243">1243</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x14 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01238">1238</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adee49abd050df18ae435f63da35c720c" name="adee49abd050df18ae435f63da35c720c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adee49abd050df18ae435f63da35c720c">&#9670;&#160;</a></span>RESERVED11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED11[9]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0xAC-0xCC Address offset: 0xAC <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01276">1276</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="aa07d6fc4bef7bc8a2bf6a466692f6ef7" name="aa07d6fc4bef7bc8a2bf6a466692f6ef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07d6fc4bef7bc8a2bf6a466692f6ef7">&#9670;&#160;</a></span>RESERVED12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xF8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01287">1287</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a0090d6236bb0ad7eac4878c15fc34684" name="a0090d6236bb0ad7eac4878c15fc34684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0090d6236bb0ad7eac4878c15fc34684">&#9670;&#160;</a></span>RESERVED13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED13[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x120-0x12C Address offset: 0x120 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01297">1297</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x24 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01242">1242</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x48 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01251">1251</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ac0018930ee9f18afda25b695b9a4ec16" name="ac0018930ee9f18afda25b695b9a4ec16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0018930ee9f18afda25b695b9a4ec16">&#9670;&#160;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x5C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01256">1256</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="adb4bebbe6b0ac5c1518bc6efb1086fd9" name="adb4bebbe6b0ac5c1518bc6efb1086fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb4bebbe6b0ac5c1518bc6efb1086fd9">&#9670;&#160;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x6C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01260">1260</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="a540dca302294444f48c31655a7496a3a" name="a540dca302294444f48c31655a7496a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a540dca302294444f48c31655a7496a3a">&#9670;&#160;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0x78 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01263">1263</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="af9aea66fa3452ae47d2b938898b1c094" name="af9aea66fa3452ae47d2b938898b1c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9aea66fa3452ae47d2b938898b1c094">&#9670;&#160;</a></span>RESERVED8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, Address offset: 0xA4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01274">1274</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<a id="ae5f9c8063f723c023aba8bf9e3a47236" name="ae5f9c8063f723c023aba8bf9e3a47236"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f9c8063f723c023aba8bf9e3a47236">&#9670;&#160;</a></span>RSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RCC Reset status register, Address offset: 0xD0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32h743xx_8h_source.html#l01277">1277</a> of file <a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/CMSIS/Device/ST/STM32H7xx/Include/<a class="el" href="stm32h743xx_8h_source.html">stm32h743xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
