{
  "module_name": "gc_11_0_3_offset.h",
  "hash_id": "549c2d8491c57c4da7f990c6594b8e6b8df1a4836fbe08f81f70947d30d3fd61",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/gc/gc_11_0_3_offset.h",
  "human_readable_source": " \n#ifndef _gc_11_0_3_OFFSET_HEADER\n#define _gc_11_0_3_OFFSET_HEADER\n\n\n\n\n\n#define regSDMA0_DEC_START                                                                              0x0000\n#define regSDMA0_DEC_START_BASE_IDX                                                                     0\n#define regSDMA0_F32_MISC_CNTL                                                                          0x000b\n#define regSDMA0_F32_MISC_CNTL_BASE_IDX                                                                 0\n#define regSDMA0_GLOBAL_TIMESTAMP_LO                                                                    0x000f\n#define regSDMA0_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           0\n#define regSDMA0_GLOBAL_TIMESTAMP_HI                                                                    0x0010\n#define regSDMA0_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           0\n#define regSDMA0_POWER_CNTL                                                                             0x001a\n#define regSDMA0_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA0_CNTL                                                                                   0x001c\n#define regSDMA0_CNTL_BASE_IDX                                                                          0\n#define regSDMA0_CHICKEN_BITS                                                                           0x001d\n#define regSDMA0_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA0_GB_ADDR_CONFIG                                                                         0x001e\n#define regSDMA0_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA0_GB_ADDR_CONFIG_READ                                                                    0x001f\n#define regSDMA0_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA0_RB_RPTR_FETCH                                                                          0x0020\n#define regSDMA0_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA0_RB_RPTR_FETCH_HI                                                                       0x0021\n#define regSDMA0_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0022\n#define regSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA0_IB_OFFSET_FETCH                                                                        0x0023\n#define regSDMA0_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA0_PROGRAM                                                                                0x0024\n#define regSDMA0_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA0_STATUS_REG                                                                             0x0025\n#define regSDMA0_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA0_STATUS1_REG                                                                            0x0026\n#define regSDMA0_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA0_CNTL1                                                                                  0x0027\n#define regSDMA0_CNTL1_BASE_IDX                                                                         0\n#define regSDMA0_HBM_PAGE_CONFIG                                                                        0x0028\n#define regSDMA0_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA0_UCODE_CHECKSUM                                                                         0x0029\n#define regSDMA0_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA0_FREEZE                                                                                 0x002b\n#define regSDMA0_FREEZE_BASE_IDX                                                                        0\n#define regSDMA0_PROCESS_QUANTUM0                                                                       0x002c\n#define regSDMA0_PROCESS_QUANTUM0_BASE_IDX                                                              0\n#define regSDMA0_PROCESS_QUANTUM1                                                                       0x002d\n#define regSDMA0_PROCESS_QUANTUM1_BASE_IDX                                                              0\n#define regSDMA0_WATCHDOG_CNTL                                                                          0x002e\n#define regSDMA0_WATCHDOG_CNTL_BASE_IDX                                                                 0\n#define regSDMA0_QUEUE_STATUS0                                                                          0x002f\n#define regSDMA0_QUEUE_STATUS0_BASE_IDX                                                                 0\n#define regSDMA0_EDC_CONFIG                                                                             0x0032\n#define regSDMA0_EDC_CONFIG_BASE_IDX                                                                    0\n#define regSDMA0_BA_THRESHOLD                                                                           0x0033\n#define regSDMA0_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA0_ID                                                                                     0x0034\n#define regSDMA0_ID_BASE_IDX                                                                            0\n#define regSDMA0_VERSION                                                                                0x0035\n#define regSDMA0_VERSION_BASE_IDX                                                                       0\n#define regSDMA0_EDC_COUNTER                                                                            0x0036\n#define regSDMA0_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA0_EDC_COUNTER_CLEAR                                                                      0x0037\n#define regSDMA0_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define regSDMA0_STATUS2_REG                                                                            0x0038\n#define regSDMA0_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA0_ATOMIC_CNTL                                                                            0x0039\n#define regSDMA0_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA0_ATOMIC_PREOP_LO                                                                        0x003a\n#define regSDMA0_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA0_ATOMIC_PREOP_HI                                                                        0x003b\n#define regSDMA0_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_CNTL                                                                             0x003c\n#define regSDMA0_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_WATERMK                                                                          0x003d\n#define regSDMA0_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA0_UTCL1_TIMEOUT                                                                          0x003e\n#define regSDMA0_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA0_UTCL1_PAGE                                                                             0x003f\n#define regSDMA0_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_RD_STATUS                                                                        0x0040\n#define regSDMA0_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_STATUS                                                                        0x0041\n#define regSDMA0_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_INV0                                                                             0x0042\n#define regSDMA0_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_INV1                                                                             0x0043\n#define regSDMA0_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_INV2                                                                             0x0044\n#define regSDMA0_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA0_UTCL1_RD_XNACK0                                                                        0x0045\n#define regSDMA0_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_RD_XNACK1                                                                        0x0046\n#define regSDMA0_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_XNACK0                                                                        0x0047\n#define regSDMA0_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA0_UTCL1_WR_XNACK1                                                                        0x0048\n#define regSDMA0_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA0_RELAX_ORDERING_LUT                                                                     0x004a\n#define regSDMA0_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA0_CHICKEN_BITS_2                                                                         0x004b\n#define regSDMA0_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA0_STATUS3_REG                                                                            0x004c\n#define regSDMA0_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA0_PHYSICAL_ADDR_LO                                                                       0x004d\n#define regSDMA0_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA0_PHYSICAL_ADDR_HI                                                                       0x004e\n#define regSDMA0_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA0_GLOBAL_QUANTUM                                                                         0x004f\n#define regSDMA0_GLOBAL_QUANTUM_BASE_IDX                                                                0\n#define regSDMA0_ERROR_LOG                                                                              0x0050\n#define regSDMA0_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA0_PUB_DUMMY_REG0                                                                         0x0051\n#define regSDMA0_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG1                                                                         0x0052\n#define regSDMA0_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG2                                                                         0x0053\n#define regSDMA0_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA0_PUB_DUMMY_REG3                                                                         0x0054\n#define regSDMA0_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA0_F32_COUNTER                                                                            0x0055\n#define regSDMA0_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA0_CRD_CNTL                                                                               0x005b\n#define regSDMA0_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA0_RLC_CGCG_CTRL                                                                          0x005c\n#define regSDMA0_RLC_CGCG_CTRL_BASE_IDX                                                                 0\n#define regSDMA0_GPU_IOV_VIOLATION_LOG                                                                  0x005d\n#define regSDMA0_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                         0\n#define regSDMA0_AQL_STATUS                                                                             0x005f\n#define regSDMA0_AQL_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_EA_DBIT_ADDR_DATA                                                                      0x0060\n#define regSDMA0_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA0_EA_DBIT_ADDR_INDEX                                                                     0x0061\n#define regSDMA0_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA0_TLBI_GCR_CNTL                                                                          0x0062\n#define regSDMA0_TLBI_GCR_CNTL_BASE_IDX                                                                 0\n#define regSDMA0_TILING_CONFIG                                                                          0x0063\n#define regSDMA0_TILING_CONFIG_BASE_IDX                                                                 0\n#define regSDMA0_HASH                                                                                   0x0064\n#define regSDMA0_HASH_BASE_IDX                                                                          0\n#define regSDMA0_INT_STATUS                                                                             0x0070\n#define regSDMA0_INT_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_GPU_IOV_VIOLATION_LOG2                                                                 0x0071\n#define regSDMA0_GPU_IOV_VIOLATION_LOG2_BASE_IDX                                                        0\n#define regSDMA0_HOLE_ADDR_LO                                                                           0x0072\n#define regSDMA0_HOLE_ADDR_LO_BASE_IDX                                                                  0\n#define regSDMA0_HOLE_ADDR_HI                                                                           0x0073\n#define regSDMA0_HOLE_ADDR_HI_BASE_IDX                                                                  0\n#define regSDMA0_CLOCK_GATING_STATUS                                                                    0x0075\n#define regSDMA0_CLOCK_GATING_STATUS_BASE_IDX                                                           0\n#define regSDMA0_STATUS4_REG                                                                            0x0076\n#define regSDMA0_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA0_SCRATCH_RAM_DATA                                                                       0x0077\n#define regSDMA0_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA0_SCRATCH_RAM_ADDR                                                                       0x0078\n#define regSDMA0_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA0_TIMESTAMP_CNTL                                                                         0x0079\n#define regSDMA0_TIMESTAMP_CNTL_BASE_IDX                                                                0\n#define regSDMA0_STATUS5_REG                                                                            0x007a\n#define regSDMA0_STATUS5_REG_BASE_IDX                                                                   0\n#define regSDMA0_QUEUE_RESET_REQ                                                                        0x007b\n#define regSDMA0_QUEUE_RESET_REQ_BASE_IDX                                                               0\n#define regSDMA0_STATUS6_REG                                                                            0x007c\n#define regSDMA0_STATUS6_REG_BASE_IDX                                                                   0\n#define regSDMA0_UCODE1_CHECKSUM                                                                        0x007d\n#define regSDMA0_UCODE1_CHECKSUM_BASE_IDX                                                               0\n#define regSDMA0_CE_CTRL                                                                                0x007e\n#define regSDMA0_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA0_FED_STATUS                                                                             0x007f\n#define regSDMA0_FED_STATUS_BASE_IDX                                                                    0\n#define regSDMA0_QUEUE0_RB_CNTL                                                                         0x0080\n#define regSDMA0_QUEUE0_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_RB_BASE                                                                         0x0081\n#define regSDMA0_QUEUE0_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_RB_BASE_HI                                                                      0x0082\n#define regSDMA0_QUEUE0_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_RB_RPTR                                                                         0x0083\n#define regSDMA0_QUEUE0_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_RB_RPTR_HI                                                                      0x0084\n#define regSDMA0_QUEUE0_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_RB_WPTR                                                                         0x0085\n#define regSDMA0_QUEUE0_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_RB_WPTR_HI                                                                      0x0086\n#define regSDMA0_QUEUE0_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_RB_RPTR_ADDR_HI                                                                 0x0088\n#define regSDMA0_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE0_RB_RPTR_ADDR_LO                                                                 0x0089\n#define regSDMA0_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE0_IB_CNTL                                                                         0x008a\n#define regSDMA0_QUEUE0_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_IB_RPTR                                                                         0x008b\n#define regSDMA0_QUEUE0_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_IB_OFFSET                                                                       0x008c\n#define regSDMA0_QUEUE0_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE0_IB_BASE_LO                                                                      0x008d\n#define regSDMA0_QUEUE0_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_IB_BASE_HI                                                                      0x008e\n#define regSDMA0_QUEUE0_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_IB_SIZE                                                                         0x008f\n#define regSDMA0_QUEUE0_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_SKIP_CNTL                                                                       0x0090\n#define regSDMA0_QUEUE0_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE0_CONTEXT_STATUS                                                                  0x0091\n#define regSDMA0_QUEUE0_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE0_DOORBELL                                                                        0x0092\n#define regSDMA0_QUEUE0_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE0_DOORBELL_LOG                                                                    0x00a9\n#define regSDMA0_QUEUE0_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_DOORBELL_OFFSET                                                                 0x00ab\n#define regSDMA0_QUEUE0_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE0_CSA_ADDR_LO                                                                     0x00ac\n#define regSDMA0_QUEUE0_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE0_CSA_ADDR_HI                                                                     0x00ad\n#define regSDMA0_QUEUE0_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE0_SCHEDULE_CNTL                                                                   0x00ae\n#define regSDMA0_QUEUE0_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE0_IB_SUB_REMAIN                                                                   0x00af\n#define regSDMA0_QUEUE0_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE0_PREEMPT                                                                         0x00b0\n#define regSDMA0_QUEUE0_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE0_DUMMY_REG                                                                       0x00b1\n#define regSDMA0_QUEUE0_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI                                                            0x00b2\n#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO                                                            0x00b3\n#define regSDMA0_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE0_RB_AQL_CNTL                                                                     0x00b4\n#define regSDMA0_QUEUE0_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE0_MINOR_PTR_UPDATE                                                                0x00b5\n#define regSDMA0_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE0_RB_PREEMPT                                                                      0x00b6\n#define regSDMA0_QUEUE0_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE0_MIDCMD_DATA0                                                                    0x00c0\n#define regSDMA0_QUEUE0_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA1                                                                    0x00c1\n#define regSDMA0_QUEUE0_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA2                                                                    0x00c2\n#define regSDMA0_QUEUE0_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA3                                                                    0x00c3\n#define regSDMA0_QUEUE0_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA4                                                                    0x00c4\n#define regSDMA0_QUEUE0_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA5                                                                    0x00c5\n#define regSDMA0_QUEUE0_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA6                                                                    0x00c6\n#define regSDMA0_QUEUE0_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA7                                                                    0x00c7\n#define regSDMA0_QUEUE0_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA8                                                                    0x00c8\n#define regSDMA0_QUEUE0_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA9                                                                    0x00c9\n#define regSDMA0_QUEUE0_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE0_MIDCMD_DATA10                                                                   0x00ca\n#define regSDMA0_QUEUE0_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE0_MIDCMD_CNTL                                                                     0x00cb\n#define regSDMA0_QUEUE0_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE1_RB_CNTL                                                                         0x00d8\n#define regSDMA0_QUEUE1_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_RB_BASE                                                                         0x00d9\n#define regSDMA0_QUEUE1_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_RB_BASE_HI                                                                      0x00da\n#define regSDMA0_QUEUE1_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_RB_RPTR                                                                         0x00db\n#define regSDMA0_QUEUE1_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_RB_RPTR_HI                                                                      0x00dc\n#define regSDMA0_QUEUE1_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_RB_WPTR                                                                         0x00dd\n#define regSDMA0_QUEUE1_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_RB_WPTR_HI                                                                      0x00de\n#define regSDMA0_QUEUE1_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_RB_RPTR_ADDR_HI                                                                 0x00e0\n#define regSDMA0_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE1_RB_RPTR_ADDR_LO                                                                 0x00e1\n#define regSDMA0_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE1_IB_CNTL                                                                         0x00e2\n#define regSDMA0_QUEUE1_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_IB_RPTR                                                                         0x00e3\n#define regSDMA0_QUEUE1_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_IB_OFFSET                                                                       0x00e4\n#define regSDMA0_QUEUE1_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE1_IB_BASE_LO                                                                      0x00e5\n#define regSDMA0_QUEUE1_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_IB_BASE_HI                                                                      0x00e6\n#define regSDMA0_QUEUE1_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_IB_SIZE                                                                         0x00e7\n#define regSDMA0_QUEUE1_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_SKIP_CNTL                                                                       0x00e8\n#define regSDMA0_QUEUE1_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE1_CONTEXT_STATUS                                                                  0x00e9\n#define regSDMA0_QUEUE1_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE1_DOORBELL                                                                        0x00ea\n#define regSDMA0_QUEUE1_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE1_DOORBELL_LOG                                                                    0x0101\n#define regSDMA0_QUEUE1_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_DOORBELL_OFFSET                                                                 0x0103\n#define regSDMA0_QUEUE1_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE1_CSA_ADDR_LO                                                                     0x0104\n#define regSDMA0_QUEUE1_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE1_CSA_ADDR_HI                                                                     0x0105\n#define regSDMA0_QUEUE1_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE1_SCHEDULE_CNTL                                                                   0x0106\n#define regSDMA0_QUEUE1_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE1_IB_SUB_REMAIN                                                                   0x0107\n#define regSDMA0_QUEUE1_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE1_PREEMPT                                                                         0x0108\n#define regSDMA0_QUEUE1_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE1_DUMMY_REG                                                                       0x0109\n#define regSDMA0_QUEUE1_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI                                                            0x010a\n#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO                                                            0x010b\n#define regSDMA0_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE1_RB_AQL_CNTL                                                                     0x010c\n#define regSDMA0_QUEUE1_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE1_MINOR_PTR_UPDATE                                                                0x010d\n#define regSDMA0_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE1_RB_PREEMPT                                                                      0x010e\n#define regSDMA0_QUEUE1_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE1_MIDCMD_DATA0                                                                    0x0118\n#define regSDMA0_QUEUE1_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA1                                                                    0x0119\n#define regSDMA0_QUEUE1_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA2                                                                    0x011a\n#define regSDMA0_QUEUE1_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA3                                                                    0x011b\n#define regSDMA0_QUEUE1_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA4                                                                    0x011c\n#define regSDMA0_QUEUE1_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA5                                                                    0x011d\n#define regSDMA0_QUEUE1_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA6                                                                    0x011e\n#define regSDMA0_QUEUE1_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA7                                                                    0x011f\n#define regSDMA0_QUEUE1_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA8                                                                    0x0120\n#define regSDMA0_QUEUE1_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA9                                                                    0x0121\n#define regSDMA0_QUEUE1_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE1_MIDCMD_DATA10                                                                   0x0122\n#define regSDMA0_QUEUE1_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE1_MIDCMD_CNTL                                                                     0x0123\n#define regSDMA0_QUEUE1_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE2_RB_CNTL                                                                         0x0130\n#define regSDMA0_QUEUE2_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_RB_BASE                                                                         0x0131\n#define regSDMA0_QUEUE2_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_RB_BASE_HI                                                                      0x0132\n#define regSDMA0_QUEUE2_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_RB_RPTR                                                                         0x0133\n#define regSDMA0_QUEUE2_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_RB_RPTR_HI                                                                      0x0134\n#define regSDMA0_QUEUE2_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_RB_WPTR                                                                         0x0135\n#define regSDMA0_QUEUE2_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_RB_WPTR_HI                                                                      0x0136\n#define regSDMA0_QUEUE2_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_RB_RPTR_ADDR_HI                                                                 0x0138\n#define regSDMA0_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE2_RB_RPTR_ADDR_LO                                                                 0x0139\n#define regSDMA0_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE2_IB_CNTL                                                                         0x013a\n#define regSDMA0_QUEUE2_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_IB_RPTR                                                                         0x013b\n#define regSDMA0_QUEUE2_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_IB_OFFSET                                                                       0x013c\n#define regSDMA0_QUEUE2_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE2_IB_BASE_LO                                                                      0x013d\n#define regSDMA0_QUEUE2_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_IB_BASE_HI                                                                      0x013e\n#define regSDMA0_QUEUE2_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_IB_SIZE                                                                         0x013f\n#define regSDMA0_QUEUE2_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_SKIP_CNTL                                                                       0x0140\n#define regSDMA0_QUEUE2_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE2_CONTEXT_STATUS                                                                  0x0141\n#define regSDMA0_QUEUE2_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE2_DOORBELL                                                                        0x0142\n#define regSDMA0_QUEUE2_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE2_DOORBELL_LOG                                                                    0x0159\n#define regSDMA0_QUEUE2_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_DOORBELL_OFFSET                                                                 0x015b\n#define regSDMA0_QUEUE2_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE2_CSA_ADDR_LO                                                                     0x015c\n#define regSDMA0_QUEUE2_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE2_CSA_ADDR_HI                                                                     0x015d\n#define regSDMA0_QUEUE2_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE2_SCHEDULE_CNTL                                                                   0x015e\n#define regSDMA0_QUEUE2_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE2_IB_SUB_REMAIN                                                                   0x015f\n#define regSDMA0_QUEUE2_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE2_PREEMPT                                                                         0x0160\n#define regSDMA0_QUEUE2_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE2_DUMMY_REG                                                                       0x0161\n#define regSDMA0_QUEUE2_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI                                                            0x0162\n#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO                                                            0x0163\n#define regSDMA0_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE2_RB_AQL_CNTL                                                                     0x0164\n#define regSDMA0_QUEUE2_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE2_MINOR_PTR_UPDATE                                                                0x0165\n#define regSDMA0_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE2_RB_PREEMPT                                                                      0x0166\n#define regSDMA0_QUEUE2_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE2_MIDCMD_DATA0                                                                    0x0170\n#define regSDMA0_QUEUE2_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA1                                                                    0x0171\n#define regSDMA0_QUEUE2_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA2                                                                    0x0172\n#define regSDMA0_QUEUE2_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA3                                                                    0x0173\n#define regSDMA0_QUEUE2_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA4                                                                    0x0174\n#define regSDMA0_QUEUE2_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA5                                                                    0x0175\n#define regSDMA0_QUEUE2_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA6                                                                    0x0176\n#define regSDMA0_QUEUE2_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA7                                                                    0x0177\n#define regSDMA0_QUEUE2_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA8                                                                    0x0178\n#define regSDMA0_QUEUE2_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA9                                                                    0x0179\n#define regSDMA0_QUEUE2_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE2_MIDCMD_DATA10                                                                   0x017a\n#define regSDMA0_QUEUE2_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE2_MIDCMD_CNTL                                                                     0x017b\n#define regSDMA0_QUEUE2_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE3_RB_CNTL                                                                         0x0188\n#define regSDMA0_QUEUE3_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_RB_BASE                                                                         0x0189\n#define regSDMA0_QUEUE3_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_RB_BASE_HI                                                                      0x018a\n#define regSDMA0_QUEUE3_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_RB_RPTR                                                                         0x018b\n#define regSDMA0_QUEUE3_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_RB_RPTR_HI                                                                      0x018c\n#define regSDMA0_QUEUE3_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_RB_WPTR                                                                         0x018d\n#define regSDMA0_QUEUE3_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_RB_WPTR_HI                                                                      0x018e\n#define regSDMA0_QUEUE3_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_RB_RPTR_ADDR_HI                                                                 0x0190\n#define regSDMA0_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE3_RB_RPTR_ADDR_LO                                                                 0x0191\n#define regSDMA0_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE3_IB_CNTL                                                                         0x0192\n#define regSDMA0_QUEUE3_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_IB_RPTR                                                                         0x0193\n#define regSDMA0_QUEUE3_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_IB_OFFSET                                                                       0x0194\n#define regSDMA0_QUEUE3_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE3_IB_BASE_LO                                                                      0x0195\n#define regSDMA0_QUEUE3_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_IB_BASE_HI                                                                      0x0196\n#define regSDMA0_QUEUE3_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_IB_SIZE                                                                         0x0197\n#define regSDMA0_QUEUE3_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_SKIP_CNTL                                                                       0x0198\n#define regSDMA0_QUEUE3_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE3_CONTEXT_STATUS                                                                  0x0199\n#define regSDMA0_QUEUE3_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE3_DOORBELL                                                                        0x019a\n#define regSDMA0_QUEUE3_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE3_DOORBELL_LOG                                                                    0x01b1\n#define regSDMA0_QUEUE3_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_DOORBELL_OFFSET                                                                 0x01b3\n#define regSDMA0_QUEUE3_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE3_CSA_ADDR_LO                                                                     0x01b4\n#define regSDMA0_QUEUE3_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE3_CSA_ADDR_HI                                                                     0x01b5\n#define regSDMA0_QUEUE3_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE3_SCHEDULE_CNTL                                                                   0x01b6\n#define regSDMA0_QUEUE3_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE3_IB_SUB_REMAIN                                                                   0x01b7\n#define regSDMA0_QUEUE3_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE3_PREEMPT                                                                         0x01b8\n#define regSDMA0_QUEUE3_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE3_DUMMY_REG                                                                       0x01b9\n#define regSDMA0_QUEUE3_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI                                                            0x01ba\n#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO                                                            0x01bb\n#define regSDMA0_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE3_RB_AQL_CNTL                                                                     0x01bc\n#define regSDMA0_QUEUE3_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE3_MINOR_PTR_UPDATE                                                                0x01bd\n#define regSDMA0_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE3_RB_PREEMPT                                                                      0x01be\n#define regSDMA0_QUEUE3_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE3_MIDCMD_DATA0                                                                    0x01c8\n#define regSDMA0_QUEUE3_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA1                                                                    0x01c9\n#define regSDMA0_QUEUE3_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA2                                                                    0x01ca\n#define regSDMA0_QUEUE3_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA3                                                                    0x01cb\n#define regSDMA0_QUEUE3_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA4                                                                    0x01cc\n#define regSDMA0_QUEUE3_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA5                                                                    0x01cd\n#define regSDMA0_QUEUE3_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA6                                                                    0x01ce\n#define regSDMA0_QUEUE3_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA7                                                                    0x01cf\n#define regSDMA0_QUEUE3_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA8                                                                    0x01d0\n#define regSDMA0_QUEUE3_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA9                                                                    0x01d1\n#define regSDMA0_QUEUE3_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE3_MIDCMD_DATA10                                                                   0x01d2\n#define regSDMA0_QUEUE3_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE3_MIDCMD_CNTL                                                                     0x01d3\n#define regSDMA0_QUEUE3_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE4_RB_CNTL                                                                         0x01e0\n#define regSDMA0_QUEUE4_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_RB_BASE                                                                         0x01e1\n#define regSDMA0_QUEUE4_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_RB_BASE_HI                                                                      0x01e2\n#define regSDMA0_QUEUE4_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_RB_RPTR                                                                         0x01e3\n#define regSDMA0_QUEUE4_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_RB_RPTR_HI                                                                      0x01e4\n#define regSDMA0_QUEUE4_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_RB_WPTR                                                                         0x01e5\n#define regSDMA0_QUEUE4_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_RB_WPTR_HI                                                                      0x01e6\n#define regSDMA0_QUEUE4_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_RB_RPTR_ADDR_HI                                                                 0x01e8\n#define regSDMA0_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE4_RB_RPTR_ADDR_LO                                                                 0x01e9\n#define regSDMA0_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE4_IB_CNTL                                                                         0x01ea\n#define regSDMA0_QUEUE4_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_IB_RPTR                                                                         0x01eb\n#define regSDMA0_QUEUE4_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_IB_OFFSET                                                                       0x01ec\n#define regSDMA0_QUEUE4_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE4_IB_BASE_LO                                                                      0x01ed\n#define regSDMA0_QUEUE4_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_IB_BASE_HI                                                                      0x01ee\n#define regSDMA0_QUEUE4_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_IB_SIZE                                                                         0x01ef\n#define regSDMA0_QUEUE4_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_SKIP_CNTL                                                                       0x01f0\n#define regSDMA0_QUEUE4_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE4_CONTEXT_STATUS                                                                  0x01f1\n#define regSDMA0_QUEUE4_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE4_DOORBELL                                                                        0x01f2\n#define regSDMA0_QUEUE4_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE4_DOORBELL_LOG                                                                    0x0209\n#define regSDMA0_QUEUE4_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_DOORBELL_OFFSET                                                                 0x020b\n#define regSDMA0_QUEUE4_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE4_CSA_ADDR_LO                                                                     0x020c\n#define regSDMA0_QUEUE4_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE4_CSA_ADDR_HI                                                                     0x020d\n#define regSDMA0_QUEUE4_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE4_SCHEDULE_CNTL                                                                   0x020e\n#define regSDMA0_QUEUE4_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE4_IB_SUB_REMAIN                                                                   0x020f\n#define regSDMA0_QUEUE4_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE4_PREEMPT                                                                         0x0210\n#define regSDMA0_QUEUE4_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE4_DUMMY_REG                                                                       0x0211\n#define regSDMA0_QUEUE4_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI                                                            0x0212\n#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO                                                            0x0213\n#define regSDMA0_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE4_RB_AQL_CNTL                                                                     0x0214\n#define regSDMA0_QUEUE4_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE4_MINOR_PTR_UPDATE                                                                0x0215\n#define regSDMA0_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE4_RB_PREEMPT                                                                      0x0216\n#define regSDMA0_QUEUE4_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE4_MIDCMD_DATA0                                                                    0x0220\n#define regSDMA0_QUEUE4_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA1                                                                    0x0221\n#define regSDMA0_QUEUE4_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA2                                                                    0x0222\n#define regSDMA0_QUEUE4_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA3                                                                    0x0223\n#define regSDMA0_QUEUE4_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA4                                                                    0x0224\n#define regSDMA0_QUEUE4_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA5                                                                    0x0225\n#define regSDMA0_QUEUE4_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA6                                                                    0x0226\n#define regSDMA0_QUEUE4_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA7                                                                    0x0227\n#define regSDMA0_QUEUE4_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA8                                                                    0x0228\n#define regSDMA0_QUEUE4_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA9                                                                    0x0229\n#define regSDMA0_QUEUE4_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE4_MIDCMD_DATA10                                                                   0x022a\n#define regSDMA0_QUEUE4_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE4_MIDCMD_CNTL                                                                     0x022b\n#define regSDMA0_QUEUE4_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE5_RB_CNTL                                                                         0x0238\n#define regSDMA0_QUEUE5_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_RB_BASE                                                                         0x0239\n#define regSDMA0_QUEUE5_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_RB_BASE_HI                                                                      0x023a\n#define regSDMA0_QUEUE5_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_RB_RPTR                                                                         0x023b\n#define regSDMA0_QUEUE5_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_RB_RPTR_HI                                                                      0x023c\n#define regSDMA0_QUEUE5_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_RB_WPTR                                                                         0x023d\n#define regSDMA0_QUEUE5_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_RB_WPTR_HI                                                                      0x023e\n#define regSDMA0_QUEUE5_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_RB_RPTR_ADDR_HI                                                                 0x0240\n#define regSDMA0_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE5_RB_RPTR_ADDR_LO                                                                 0x0241\n#define regSDMA0_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE5_IB_CNTL                                                                         0x0242\n#define regSDMA0_QUEUE5_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_IB_RPTR                                                                         0x0243\n#define regSDMA0_QUEUE5_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_IB_OFFSET                                                                       0x0244\n#define regSDMA0_QUEUE5_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE5_IB_BASE_LO                                                                      0x0245\n#define regSDMA0_QUEUE5_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_IB_BASE_HI                                                                      0x0246\n#define regSDMA0_QUEUE5_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_IB_SIZE                                                                         0x0247\n#define regSDMA0_QUEUE5_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_SKIP_CNTL                                                                       0x0248\n#define regSDMA0_QUEUE5_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE5_CONTEXT_STATUS                                                                  0x0249\n#define regSDMA0_QUEUE5_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE5_DOORBELL                                                                        0x024a\n#define regSDMA0_QUEUE5_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE5_DOORBELL_LOG                                                                    0x0261\n#define regSDMA0_QUEUE5_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_DOORBELL_OFFSET                                                                 0x0263\n#define regSDMA0_QUEUE5_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE5_CSA_ADDR_LO                                                                     0x0264\n#define regSDMA0_QUEUE5_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE5_CSA_ADDR_HI                                                                     0x0265\n#define regSDMA0_QUEUE5_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE5_SCHEDULE_CNTL                                                                   0x0266\n#define regSDMA0_QUEUE5_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE5_IB_SUB_REMAIN                                                                   0x0267\n#define regSDMA0_QUEUE5_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE5_PREEMPT                                                                         0x0268\n#define regSDMA0_QUEUE5_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE5_DUMMY_REG                                                                       0x0269\n#define regSDMA0_QUEUE5_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI                                                            0x026a\n#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO                                                            0x026b\n#define regSDMA0_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE5_RB_AQL_CNTL                                                                     0x026c\n#define regSDMA0_QUEUE5_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE5_MINOR_PTR_UPDATE                                                                0x026d\n#define regSDMA0_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE5_RB_PREEMPT                                                                      0x026e\n#define regSDMA0_QUEUE5_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE5_MIDCMD_DATA0                                                                    0x0278\n#define regSDMA0_QUEUE5_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA1                                                                    0x0279\n#define regSDMA0_QUEUE5_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA2                                                                    0x027a\n#define regSDMA0_QUEUE5_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA3                                                                    0x027b\n#define regSDMA0_QUEUE5_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA4                                                                    0x027c\n#define regSDMA0_QUEUE5_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA5                                                                    0x027d\n#define regSDMA0_QUEUE5_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA6                                                                    0x027e\n#define regSDMA0_QUEUE5_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA7                                                                    0x027f\n#define regSDMA0_QUEUE5_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA8                                                                    0x0280\n#define regSDMA0_QUEUE5_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA9                                                                    0x0281\n#define regSDMA0_QUEUE5_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE5_MIDCMD_DATA10                                                                   0x0282\n#define regSDMA0_QUEUE5_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE5_MIDCMD_CNTL                                                                     0x0283\n#define regSDMA0_QUEUE5_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE6_RB_CNTL                                                                         0x0290\n#define regSDMA0_QUEUE6_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_RB_BASE                                                                         0x0291\n#define regSDMA0_QUEUE6_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_RB_BASE_HI                                                                      0x0292\n#define regSDMA0_QUEUE6_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_RB_RPTR                                                                         0x0293\n#define regSDMA0_QUEUE6_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_RB_RPTR_HI                                                                      0x0294\n#define regSDMA0_QUEUE6_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_RB_WPTR                                                                         0x0295\n#define regSDMA0_QUEUE6_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_RB_WPTR_HI                                                                      0x0296\n#define regSDMA0_QUEUE6_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_RB_RPTR_ADDR_HI                                                                 0x0298\n#define regSDMA0_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE6_RB_RPTR_ADDR_LO                                                                 0x0299\n#define regSDMA0_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE6_IB_CNTL                                                                         0x029a\n#define regSDMA0_QUEUE6_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_IB_RPTR                                                                         0x029b\n#define regSDMA0_QUEUE6_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_IB_OFFSET                                                                       0x029c\n#define regSDMA0_QUEUE6_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE6_IB_BASE_LO                                                                      0x029d\n#define regSDMA0_QUEUE6_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_IB_BASE_HI                                                                      0x029e\n#define regSDMA0_QUEUE6_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_IB_SIZE                                                                         0x029f\n#define regSDMA0_QUEUE6_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_SKIP_CNTL                                                                       0x02a0\n#define regSDMA0_QUEUE6_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE6_CONTEXT_STATUS                                                                  0x02a1\n#define regSDMA0_QUEUE6_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE6_DOORBELL                                                                        0x02a2\n#define regSDMA0_QUEUE6_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE6_DOORBELL_LOG                                                                    0x02b9\n#define regSDMA0_QUEUE6_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_DOORBELL_OFFSET                                                                 0x02bb\n#define regSDMA0_QUEUE6_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE6_CSA_ADDR_LO                                                                     0x02bc\n#define regSDMA0_QUEUE6_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE6_CSA_ADDR_HI                                                                     0x02bd\n#define regSDMA0_QUEUE6_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE6_SCHEDULE_CNTL                                                                   0x02be\n#define regSDMA0_QUEUE6_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE6_IB_SUB_REMAIN                                                                   0x02bf\n#define regSDMA0_QUEUE6_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE6_PREEMPT                                                                         0x02c0\n#define regSDMA0_QUEUE6_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE6_DUMMY_REG                                                                       0x02c1\n#define regSDMA0_QUEUE6_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI                                                            0x02c2\n#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO                                                            0x02c3\n#define regSDMA0_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE6_RB_AQL_CNTL                                                                     0x02c4\n#define regSDMA0_QUEUE6_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE6_MINOR_PTR_UPDATE                                                                0x02c5\n#define regSDMA0_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE6_RB_PREEMPT                                                                      0x02c6\n#define regSDMA0_QUEUE6_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE6_MIDCMD_DATA0                                                                    0x02d0\n#define regSDMA0_QUEUE6_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA1                                                                    0x02d1\n#define regSDMA0_QUEUE6_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA2                                                                    0x02d2\n#define regSDMA0_QUEUE6_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA3                                                                    0x02d3\n#define regSDMA0_QUEUE6_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA4                                                                    0x02d4\n#define regSDMA0_QUEUE6_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA5                                                                    0x02d5\n#define regSDMA0_QUEUE6_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA6                                                                    0x02d6\n#define regSDMA0_QUEUE6_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA7                                                                    0x02d7\n#define regSDMA0_QUEUE6_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA8                                                                    0x02d8\n#define regSDMA0_QUEUE6_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA9                                                                    0x02d9\n#define regSDMA0_QUEUE6_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE6_MIDCMD_DATA10                                                                   0x02da\n#define regSDMA0_QUEUE6_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE6_MIDCMD_CNTL                                                                     0x02db\n#define regSDMA0_QUEUE6_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE7_RB_CNTL                                                                         0x02e8\n#define regSDMA0_QUEUE7_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_RB_BASE                                                                         0x02e9\n#define regSDMA0_QUEUE7_RB_BASE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_RB_BASE_HI                                                                      0x02ea\n#define regSDMA0_QUEUE7_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_RB_RPTR                                                                         0x02eb\n#define regSDMA0_QUEUE7_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_RB_RPTR_HI                                                                      0x02ec\n#define regSDMA0_QUEUE7_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_RB_WPTR                                                                         0x02ed\n#define regSDMA0_QUEUE7_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_RB_WPTR_HI                                                                      0x02ee\n#define regSDMA0_QUEUE7_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_RB_RPTR_ADDR_HI                                                                 0x02f0\n#define regSDMA0_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA0_QUEUE7_RB_RPTR_ADDR_LO                                                                 0x02f1\n#define regSDMA0_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA0_QUEUE7_IB_CNTL                                                                         0x02f2\n#define regSDMA0_QUEUE7_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_IB_RPTR                                                                         0x02f3\n#define regSDMA0_QUEUE7_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_IB_OFFSET                                                                       0x02f4\n#define regSDMA0_QUEUE7_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA0_QUEUE7_IB_BASE_LO                                                                      0x02f5\n#define regSDMA0_QUEUE7_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_IB_BASE_HI                                                                      0x02f6\n#define regSDMA0_QUEUE7_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_IB_SIZE                                                                         0x02f7\n#define regSDMA0_QUEUE7_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_SKIP_CNTL                                                                       0x02f8\n#define regSDMA0_QUEUE7_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA0_QUEUE7_CONTEXT_STATUS                                                                  0x02f9\n#define regSDMA0_QUEUE7_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA0_QUEUE7_DOORBELL                                                                        0x02fa\n#define regSDMA0_QUEUE7_DOORBELL_BASE_IDX                                                               0\n#define regSDMA0_QUEUE7_DOORBELL_LOG                                                                    0x0311\n#define regSDMA0_QUEUE7_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_DOORBELL_OFFSET                                                                 0x0313\n#define regSDMA0_QUEUE7_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA0_QUEUE7_CSA_ADDR_LO                                                                     0x0314\n#define regSDMA0_QUEUE7_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA0_QUEUE7_CSA_ADDR_HI                                                                     0x0315\n#define regSDMA0_QUEUE7_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA0_QUEUE7_SCHEDULE_CNTL                                                                   0x0316\n#define regSDMA0_QUEUE7_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA0_QUEUE7_IB_SUB_REMAIN                                                                   0x0317\n#define regSDMA0_QUEUE7_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA0_QUEUE7_PREEMPT                                                                         0x0318\n#define regSDMA0_QUEUE7_PREEMPT_BASE_IDX                                                                0\n#define regSDMA0_QUEUE7_DUMMY_REG                                                                       0x0319\n#define regSDMA0_QUEUE7_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI                                                            0x031a\n#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO                                                            0x031b\n#define regSDMA0_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA0_QUEUE7_RB_AQL_CNTL                                                                     0x031c\n#define regSDMA0_QUEUE7_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA0_QUEUE7_MINOR_PTR_UPDATE                                                                0x031d\n#define regSDMA0_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA0_QUEUE7_RB_PREEMPT                                                                      0x031e\n#define regSDMA0_QUEUE7_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA0_QUEUE7_MIDCMD_DATA0                                                                    0x0328\n#define regSDMA0_QUEUE7_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA1                                                                    0x0329\n#define regSDMA0_QUEUE7_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA2                                                                    0x032a\n#define regSDMA0_QUEUE7_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA3                                                                    0x032b\n#define regSDMA0_QUEUE7_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA4                                                                    0x032c\n#define regSDMA0_QUEUE7_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA5                                                                    0x032d\n#define regSDMA0_QUEUE7_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA6                                                                    0x032e\n#define regSDMA0_QUEUE7_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA7                                                                    0x032f\n#define regSDMA0_QUEUE7_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA8                                                                    0x0330\n#define regSDMA0_QUEUE7_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA9                                                                    0x0331\n#define regSDMA0_QUEUE7_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA0_QUEUE7_MIDCMD_DATA10                                                                   0x0332\n#define regSDMA0_QUEUE7_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA0_QUEUE7_MIDCMD_CNTL                                                                     0x0333\n#define regSDMA0_QUEUE7_MIDCMD_CNTL_BASE_IDX                                                            0\n\n\n\n\n#define regSDMA1_DEC_START                                                                              0x0600\n#define regSDMA1_DEC_START_BASE_IDX                                                                     0\n#define regSDMA1_F32_MISC_CNTL                                                                          0x060b\n#define regSDMA1_F32_MISC_CNTL_BASE_IDX                                                                 0\n#define regSDMA1_GLOBAL_TIMESTAMP_LO                                                                    0x060f\n#define regSDMA1_GLOBAL_TIMESTAMP_LO_BASE_IDX                                                           0\n#define regSDMA1_GLOBAL_TIMESTAMP_HI                                                                    0x0610\n#define regSDMA1_GLOBAL_TIMESTAMP_HI_BASE_IDX                                                           0\n#define regSDMA1_POWER_CNTL                                                                             0x061a\n#define regSDMA1_POWER_CNTL_BASE_IDX                                                                    0\n#define regSDMA1_CNTL                                                                                   0x061c\n#define regSDMA1_CNTL_BASE_IDX                                                                          0\n#define regSDMA1_CHICKEN_BITS                                                                           0x061d\n#define regSDMA1_CHICKEN_BITS_BASE_IDX                                                                  0\n#define regSDMA1_GB_ADDR_CONFIG                                                                         0x061e\n#define regSDMA1_GB_ADDR_CONFIG_BASE_IDX                                                                0\n#define regSDMA1_GB_ADDR_CONFIG_READ                                                                    0x061f\n#define regSDMA1_GB_ADDR_CONFIG_READ_BASE_IDX                                                           0\n#define regSDMA1_RB_RPTR_FETCH                                                                          0x0620\n#define regSDMA1_RB_RPTR_FETCH_BASE_IDX                                                                 0\n#define regSDMA1_RB_RPTR_FETCH_HI                                                                       0x0621\n#define regSDMA1_RB_RPTR_FETCH_HI_BASE_IDX                                                              0\n#define regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL                                                               0x0622\n#define regSDMA1_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0\n#define regSDMA1_IB_OFFSET_FETCH                                                                        0x0623\n#define regSDMA1_IB_OFFSET_FETCH_BASE_IDX                                                               0\n#define regSDMA1_PROGRAM                                                                                0x0624\n#define regSDMA1_PROGRAM_BASE_IDX                                                                       0\n#define regSDMA1_STATUS_REG                                                                             0x0625\n#define regSDMA1_STATUS_REG_BASE_IDX                                                                    0\n#define regSDMA1_STATUS1_REG                                                                            0x0626\n#define regSDMA1_STATUS1_REG_BASE_IDX                                                                   0\n#define regSDMA1_CNTL1                                                                                  0x0627\n#define regSDMA1_CNTL1_BASE_IDX                                                                         0\n#define regSDMA1_HBM_PAGE_CONFIG                                                                        0x0628\n#define regSDMA1_HBM_PAGE_CONFIG_BASE_IDX                                                               0\n#define regSDMA1_UCODE_CHECKSUM                                                                         0x0629\n#define regSDMA1_UCODE_CHECKSUM_BASE_IDX                                                                0\n#define regSDMA1_FREEZE                                                                                 0x062b\n#define regSDMA1_FREEZE_BASE_IDX                                                                        0\n#define regSDMA1_PROCESS_QUANTUM0                                                                       0x062c\n#define regSDMA1_PROCESS_QUANTUM0_BASE_IDX                                                              0\n#define regSDMA1_PROCESS_QUANTUM1                                                                       0x062d\n#define regSDMA1_PROCESS_QUANTUM1_BASE_IDX                                                              0\n#define regSDMA1_WATCHDOG_CNTL                                                                          0x062e\n#define regSDMA1_WATCHDOG_CNTL_BASE_IDX                                                                 0\n#define regSDMA1_QUEUE_STATUS0                                                                          0x062f\n#define regSDMA1_QUEUE_STATUS0_BASE_IDX                                                                 0\n#define regSDMA1_EDC_CONFIG                                                                             0x0632\n#define regSDMA1_EDC_CONFIG_BASE_IDX                                                                    0\n#define regSDMA1_BA_THRESHOLD                                                                           0x0633\n#define regSDMA1_BA_THRESHOLD_BASE_IDX                                                                  0\n#define regSDMA1_ID                                                                                     0x0634\n#define regSDMA1_ID_BASE_IDX                                                                            0\n#define regSDMA1_VERSION                                                                                0x0635\n#define regSDMA1_VERSION_BASE_IDX                                                                       0\n#define regSDMA1_EDC_COUNTER                                                                            0x0636\n#define regSDMA1_EDC_COUNTER_BASE_IDX                                                                   0\n#define regSDMA1_EDC_COUNTER_CLEAR                                                                      0x0637\n#define regSDMA1_EDC_COUNTER_CLEAR_BASE_IDX                                                             0\n#define regSDMA1_STATUS2_REG                                                                            0x0638\n#define regSDMA1_STATUS2_REG_BASE_IDX                                                                   0\n#define regSDMA1_ATOMIC_CNTL                                                                            0x0639\n#define regSDMA1_ATOMIC_CNTL_BASE_IDX                                                                   0\n#define regSDMA1_ATOMIC_PREOP_LO                                                                        0x063a\n#define regSDMA1_ATOMIC_PREOP_LO_BASE_IDX                                                               0\n#define regSDMA1_ATOMIC_PREOP_HI                                                                        0x063b\n#define regSDMA1_ATOMIC_PREOP_HI_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_CNTL                                                                             0x063c\n#define regSDMA1_UTCL1_CNTL_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_WATERMK                                                                          0x063d\n#define regSDMA1_UTCL1_WATERMK_BASE_IDX                                                                 0\n#define regSDMA1_UTCL1_TIMEOUT                                                                          0x063e\n#define regSDMA1_UTCL1_TIMEOUT_BASE_IDX                                                                 0\n#define regSDMA1_UTCL1_PAGE                                                                             0x063f\n#define regSDMA1_UTCL1_PAGE_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_RD_STATUS                                                                        0x0640\n#define regSDMA1_UTCL1_RD_STATUS_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_STATUS                                                                        0x0641\n#define regSDMA1_UTCL1_WR_STATUS_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_INV0                                                                             0x0642\n#define regSDMA1_UTCL1_INV0_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_INV1                                                                             0x0643\n#define regSDMA1_UTCL1_INV1_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_INV2                                                                             0x0644\n#define regSDMA1_UTCL1_INV2_BASE_IDX                                                                    0\n#define regSDMA1_UTCL1_RD_XNACK0                                                                        0x0645\n#define regSDMA1_UTCL1_RD_XNACK0_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_RD_XNACK1                                                                        0x0646\n#define regSDMA1_UTCL1_RD_XNACK1_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_XNACK0                                                                        0x0647\n#define regSDMA1_UTCL1_WR_XNACK0_BASE_IDX                                                               0\n#define regSDMA1_UTCL1_WR_XNACK1                                                                        0x0648\n#define regSDMA1_UTCL1_WR_XNACK1_BASE_IDX                                                               0\n#define regSDMA1_RELAX_ORDERING_LUT                                                                     0x064a\n#define regSDMA1_RELAX_ORDERING_LUT_BASE_IDX                                                            0\n#define regSDMA1_CHICKEN_BITS_2                                                                         0x064b\n#define regSDMA1_CHICKEN_BITS_2_BASE_IDX                                                                0\n#define regSDMA1_STATUS3_REG                                                                            0x064c\n#define regSDMA1_STATUS3_REG_BASE_IDX                                                                   0\n#define regSDMA1_PHYSICAL_ADDR_LO                                                                       0x064d\n#define regSDMA1_PHYSICAL_ADDR_LO_BASE_IDX                                                              0\n#define regSDMA1_PHYSICAL_ADDR_HI                                                                       0x064e\n#define regSDMA1_PHYSICAL_ADDR_HI_BASE_IDX                                                              0\n#define regSDMA1_GLOBAL_QUANTUM                                                                         0x064f\n#define regSDMA1_GLOBAL_QUANTUM_BASE_IDX                                                                0\n#define regSDMA1_ERROR_LOG                                                                              0x0650\n#define regSDMA1_ERROR_LOG_BASE_IDX                                                                     0\n#define regSDMA1_PUB_DUMMY_REG0                                                                         0x0651\n#define regSDMA1_PUB_DUMMY_REG0_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG1                                                                         0x0652\n#define regSDMA1_PUB_DUMMY_REG1_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG2                                                                         0x0653\n#define regSDMA1_PUB_DUMMY_REG2_BASE_IDX                                                                0\n#define regSDMA1_PUB_DUMMY_REG3                                                                         0x0654\n#define regSDMA1_PUB_DUMMY_REG3_BASE_IDX                                                                0\n#define regSDMA1_F32_COUNTER                                                                            0x0655\n#define regSDMA1_F32_COUNTER_BASE_IDX                                                                   0\n#define regSDMA1_CRD_CNTL                                                                               0x065b\n#define regSDMA1_CRD_CNTL_BASE_IDX                                                                      0\n#define regSDMA1_RLC_CGCG_CTRL                                                                          0x065c\n#define regSDMA1_RLC_CGCG_CTRL_BASE_IDX                                                                 0\n#define regSDMA1_GPU_IOV_VIOLATION_LOG                                                                  0x065d\n#define regSDMA1_GPU_IOV_VIOLATION_LOG_BASE_IDX                                                         0\n#define regSDMA1_AQL_STATUS                                                                             0x065f\n#define regSDMA1_AQL_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_EA_DBIT_ADDR_DATA                                                                      0x0660\n#define regSDMA1_EA_DBIT_ADDR_DATA_BASE_IDX                                                             0\n#define regSDMA1_EA_DBIT_ADDR_INDEX                                                                     0x0661\n#define regSDMA1_EA_DBIT_ADDR_INDEX_BASE_IDX                                                            0\n#define regSDMA1_TLBI_GCR_CNTL                                                                          0x0662\n#define regSDMA1_TLBI_GCR_CNTL_BASE_IDX                                                                 0\n#define regSDMA1_TILING_CONFIG                                                                          0x0663\n#define regSDMA1_TILING_CONFIG_BASE_IDX                                                                 0\n#define regSDMA1_HASH                                                                                   0x0664\n#define regSDMA1_HASH_BASE_IDX                                                                          0\n#define regSDMA1_INT_STATUS                                                                             0x0670\n#define regSDMA1_INT_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_GPU_IOV_VIOLATION_LOG2                                                                 0x0671\n#define regSDMA1_GPU_IOV_VIOLATION_LOG2_BASE_IDX                                                        0\n#define regSDMA1_HOLE_ADDR_LO                                                                           0x0672\n#define regSDMA1_HOLE_ADDR_LO_BASE_IDX                                                                  0\n#define regSDMA1_HOLE_ADDR_HI                                                                           0x0673\n#define regSDMA1_HOLE_ADDR_HI_BASE_IDX                                                                  0\n#define regSDMA1_CLOCK_GATING_STATUS                                                                    0x0675\n#define regSDMA1_CLOCK_GATING_STATUS_BASE_IDX                                                           0\n#define regSDMA1_STATUS4_REG                                                                            0x0676\n#define regSDMA1_STATUS4_REG_BASE_IDX                                                                   0\n#define regSDMA1_SCRATCH_RAM_DATA                                                                       0x0677\n#define regSDMA1_SCRATCH_RAM_DATA_BASE_IDX                                                              0\n#define regSDMA1_SCRATCH_RAM_ADDR                                                                       0x0678\n#define regSDMA1_SCRATCH_RAM_ADDR_BASE_IDX                                                              0\n#define regSDMA1_TIMESTAMP_CNTL                                                                         0x0679\n#define regSDMA1_TIMESTAMP_CNTL_BASE_IDX                                                                0\n#define regSDMA1_STATUS5_REG                                                                            0x067a\n#define regSDMA1_STATUS5_REG_BASE_IDX                                                                   0\n#define regSDMA1_QUEUE_RESET_REQ                                                                        0x067b\n#define regSDMA1_QUEUE_RESET_REQ_BASE_IDX                                                               0\n#define regSDMA1_STATUS6_REG                                                                            0x067c\n#define regSDMA1_STATUS6_REG_BASE_IDX                                                                   0\n#define regSDMA1_UCODE1_CHECKSUM                                                                        0x067d\n#define regSDMA1_UCODE1_CHECKSUM_BASE_IDX                                                               0\n#define regSDMA1_CE_CTRL                                                                                0x067e\n#define regSDMA1_CE_CTRL_BASE_IDX                                                                       0\n#define regSDMA1_FED_STATUS                                                                             0x067f\n#define regSDMA1_FED_STATUS_BASE_IDX                                                                    0\n#define regSDMA1_QUEUE0_RB_CNTL                                                                         0x0680\n#define regSDMA1_QUEUE0_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_RB_BASE                                                                         0x0681\n#define regSDMA1_QUEUE0_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_RB_BASE_HI                                                                      0x0682\n#define regSDMA1_QUEUE0_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_RB_RPTR                                                                         0x0683\n#define regSDMA1_QUEUE0_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_RB_RPTR_HI                                                                      0x0684\n#define regSDMA1_QUEUE0_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_RB_WPTR                                                                         0x0685\n#define regSDMA1_QUEUE0_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_RB_WPTR_HI                                                                      0x0686\n#define regSDMA1_QUEUE0_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_RB_RPTR_ADDR_HI                                                                 0x0688\n#define regSDMA1_QUEUE0_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE0_RB_RPTR_ADDR_LO                                                                 0x0689\n#define regSDMA1_QUEUE0_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE0_IB_CNTL                                                                         0x068a\n#define regSDMA1_QUEUE0_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_IB_RPTR                                                                         0x068b\n#define regSDMA1_QUEUE0_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_IB_OFFSET                                                                       0x068c\n#define regSDMA1_QUEUE0_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE0_IB_BASE_LO                                                                      0x068d\n#define regSDMA1_QUEUE0_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_IB_BASE_HI                                                                      0x068e\n#define regSDMA1_QUEUE0_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_IB_SIZE                                                                         0x068f\n#define regSDMA1_QUEUE0_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_SKIP_CNTL                                                                       0x0690\n#define regSDMA1_QUEUE0_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE0_CONTEXT_STATUS                                                                  0x0691\n#define regSDMA1_QUEUE0_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE0_DOORBELL                                                                        0x0692\n#define regSDMA1_QUEUE0_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE0_DOORBELL_LOG                                                                    0x06a9\n#define regSDMA1_QUEUE0_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_DOORBELL_OFFSET                                                                 0x06ab\n#define regSDMA1_QUEUE0_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE0_CSA_ADDR_LO                                                                     0x06ac\n#define regSDMA1_QUEUE0_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE0_CSA_ADDR_HI                                                                     0x06ad\n#define regSDMA1_QUEUE0_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE0_SCHEDULE_CNTL                                                                   0x06ae\n#define regSDMA1_QUEUE0_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE0_IB_SUB_REMAIN                                                                   0x06af\n#define regSDMA1_QUEUE0_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE0_PREEMPT                                                                         0x06b0\n#define regSDMA1_QUEUE0_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE0_DUMMY_REG                                                                       0x06b1\n#define regSDMA1_QUEUE0_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI                                                            0x06b2\n#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO                                                            0x06b3\n#define regSDMA1_QUEUE0_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE0_RB_AQL_CNTL                                                                     0x06b4\n#define regSDMA1_QUEUE0_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE0_MINOR_PTR_UPDATE                                                                0x06b5\n#define regSDMA1_QUEUE0_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE0_RB_PREEMPT                                                                      0x06b6\n#define regSDMA1_QUEUE0_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE0_MIDCMD_DATA0                                                                    0x06c0\n#define regSDMA1_QUEUE0_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA1                                                                    0x06c1\n#define regSDMA1_QUEUE0_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA2                                                                    0x06c2\n#define regSDMA1_QUEUE0_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA3                                                                    0x06c3\n#define regSDMA1_QUEUE0_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA4                                                                    0x06c4\n#define regSDMA1_QUEUE0_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA5                                                                    0x06c5\n#define regSDMA1_QUEUE0_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA6                                                                    0x06c6\n#define regSDMA1_QUEUE0_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA7                                                                    0x06c7\n#define regSDMA1_QUEUE0_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA8                                                                    0x06c8\n#define regSDMA1_QUEUE0_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA9                                                                    0x06c9\n#define regSDMA1_QUEUE0_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE0_MIDCMD_DATA10                                                                   0x06ca\n#define regSDMA1_QUEUE0_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE0_MIDCMD_CNTL                                                                     0x06cb\n#define regSDMA1_QUEUE0_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE1_RB_CNTL                                                                         0x06d8\n#define regSDMA1_QUEUE1_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_RB_BASE                                                                         0x06d9\n#define regSDMA1_QUEUE1_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_RB_BASE_HI                                                                      0x06da\n#define regSDMA1_QUEUE1_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_RB_RPTR                                                                         0x06db\n#define regSDMA1_QUEUE1_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_RB_RPTR_HI                                                                      0x06dc\n#define regSDMA1_QUEUE1_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_RB_WPTR                                                                         0x06dd\n#define regSDMA1_QUEUE1_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_RB_WPTR_HI                                                                      0x06de\n#define regSDMA1_QUEUE1_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_RB_RPTR_ADDR_HI                                                                 0x06e0\n#define regSDMA1_QUEUE1_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE1_RB_RPTR_ADDR_LO                                                                 0x06e1\n#define regSDMA1_QUEUE1_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE1_IB_CNTL                                                                         0x06e2\n#define regSDMA1_QUEUE1_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_IB_RPTR                                                                         0x06e3\n#define regSDMA1_QUEUE1_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_IB_OFFSET                                                                       0x06e4\n#define regSDMA1_QUEUE1_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE1_IB_BASE_LO                                                                      0x06e5\n#define regSDMA1_QUEUE1_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_IB_BASE_HI                                                                      0x06e6\n#define regSDMA1_QUEUE1_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_IB_SIZE                                                                         0x06e7\n#define regSDMA1_QUEUE1_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_SKIP_CNTL                                                                       0x06e8\n#define regSDMA1_QUEUE1_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE1_CONTEXT_STATUS                                                                  0x06e9\n#define regSDMA1_QUEUE1_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE1_DOORBELL                                                                        0x06ea\n#define regSDMA1_QUEUE1_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE1_DOORBELL_LOG                                                                    0x0701\n#define regSDMA1_QUEUE1_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_DOORBELL_OFFSET                                                                 0x0703\n#define regSDMA1_QUEUE1_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE1_CSA_ADDR_LO                                                                     0x0704\n#define regSDMA1_QUEUE1_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE1_CSA_ADDR_HI                                                                     0x0705\n#define regSDMA1_QUEUE1_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE1_SCHEDULE_CNTL                                                                   0x0706\n#define regSDMA1_QUEUE1_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE1_IB_SUB_REMAIN                                                                   0x0707\n#define regSDMA1_QUEUE1_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE1_PREEMPT                                                                         0x0708\n#define regSDMA1_QUEUE1_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE1_DUMMY_REG                                                                       0x0709\n#define regSDMA1_QUEUE1_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI                                                            0x070a\n#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO                                                            0x070b\n#define regSDMA1_QUEUE1_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE1_RB_AQL_CNTL                                                                     0x070c\n#define regSDMA1_QUEUE1_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE1_MINOR_PTR_UPDATE                                                                0x070d\n#define regSDMA1_QUEUE1_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE1_RB_PREEMPT                                                                      0x070e\n#define regSDMA1_QUEUE1_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE1_MIDCMD_DATA0                                                                    0x0718\n#define regSDMA1_QUEUE1_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA1                                                                    0x0719\n#define regSDMA1_QUEUE1_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA2                                                                    0x071a\n#define regSDMA1_QUEUE1_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA3                                                                    0x071b\n#define regSDMA1_QUEUE1_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA4                                                                    0x071c\n#define regSDMA1_QUEUE1_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA5                                                                    0x071d\n#define regSDMA1_QUEUE1_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA6                                                                    0x071e\n#define regSDMA1_QUEUE1_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA7                                                                    0x071f\n#define regSDMA1_QUEUE1_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA8                                                                    0x0720\n#define regSDMA1_QUEUE1_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA9                                                                    0x0721\n#define regSDMA1_QUEUE1_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE1_MIDCMD_DATA10                                                                   0x0722\n#define regSDMA1_QUEUE1_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE1_MIDCMD_CNTL                                                                     0x0723\n#define regSDMA1_QUEUE1_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE2_RB_CNTL                                                                         0x0730\n#define regSDMA1_QUEUE2_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_RB_BASE                                                                         0x0731\n#define regSDMA1_QUEUE2_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_RB_BASE_HI                                                                      0x0732\n#define regSDMA1_QUEUE2_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_RB_RPTR                                                                         0x0733\n#define regSDMA1_QUEUE2_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_RB_RPTR_HI                                                                      0x0734\n#define regSDMA1_QUEUE2_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_RB_WPTR                                                                         0x0735\n#define regSDMA1_QUEUE2_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_RB_WPTR_HI                                                                      0x0736\n#define regSDMA1_QUEUE2_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_RB_RPTR_ADDR_HI                                                                 0x0738\n#define regSDMA1_QUEUE2_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE2_RB_RPTR_ADDR_LO                                                                 0x0739\n#define regSDMA1_QUEUE2_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE2_IB_CNTL                                                                         0x073a\n#define regSDMA1_QUEUE2_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_IB_RPTR                                                                         0x073b\n#define regSDMA1_QUEUE2_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_IB_OFFSET                                                                       0x073c\n#define regSDMA1_QUEUE2_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE2_IB_BASE_LO                                                                      0x073d\n#define regSDMA1_QUEUE2_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_IB_BASE_HI                                                                      0x073e\n#define regSDMA1_QUEUE2_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_IB_SIZE                                                                         0x073f\n#define regSDMA1_QUEUE2_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_SKIP_CNTL                                                                       0x0740\n#define regSDMA1_QUEUE2_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE2_CONTEXT_STATUS                                                                  0x0741\n#define regSDMA1_QUEUE2_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE2_DOORBELL                                                                        0x0742\n#define regSDMA1_QUEUE2_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE2_DOORBELL_LOG                                                                    0x0759\n#define regSDMA1_QUEUE2_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_DOORBELL_OFFSET                                                                 0x075b\n#define regSDMA1_QUEUE2_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE2_CSA_ADDR_LO                                                                     0x075c\n#define regSDMA1_QUEUE2_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE2_CSA_ADDR_HI                                                                     0x075d\n#define regSDMA1_QUEUE2_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE2_SCHEDULE_CNTL                                                                   0x075e\n#define regSDMA1_QUEUE2_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE2_IB_SUB_REMAIN                                                                   0x075f\n#define regSDMA1_QUEUE2_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE2_PREEMPT                                                                         0x0760\n#define regSDMA1_QUEUE2_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE2_DUMMY_REG                                                                       0x0761\n#define regSDMA1_QUEUE2_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI                                                            0x0762\n#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO                                                            0x0763\n#define regSDMA1_QUEUE2_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE2_RB_AQL_CNTL                                                                     0x0764\n#define regSDMA1_QUEUE2_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE2_MINOR_PTR_UPDATE                                                                0x0765\n#define regSDMA1_QUEUE2_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE2_RB_PREEMPT                                                                      0x0766\n#define regSDMA1_QUEUE2_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE2_MIDCMD_DATA0                                                                    0x0770\n#define regSDMA1_QUEUE2_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA1                                                                    0x0771\n#define regSDMA1_QUEUE2_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA2                                                                    0x0772\n#define regSDMA1_QUEUE2_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA3                                                                    0x0773\n#define regSDMA1_QUEUE2_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA4                                                                    0x0774\n#define regSDMA1_QUEUE2_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA5                                                                    0x0775\n#define regSDMA1_QUEUE2_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA6                                                                    0x0776\n#define regSDMA1_QUEUE2_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA7                                                                    0x0777\n#define regSDMA1_QUEUE2_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA8                                                                    0x0778\n#define regSDMA1_QUEUE2_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA9                                                                    0x0779\n#define regSDMA1_QUEUE2_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE2_MIDCMD_DATA10                                                                   0x077a\n#define regSDMA1_QUEUE2_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE2_MIDCMD_CNTL                                                                     0x077b\n#define regSDMA1_QUEUE2_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE3_RB_CNTL                                                                         0x0788\n#define regSDMA1_QUEUE3_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_RB_BASE                                                                         0x0789\n#define regSDMA1_QUEUE3_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_RB_BASE_HI                                                                      0x078a\n#define regSDMA1_QUEUE3_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_RB_RPTR                                                                         0x078b\n#define regSDMA1_QUEUE3_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_RB_RPTR_HI                                                                      0x078c\n#define regSDMA1_QUEUE3_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_RB_WPTR                                                                         0x078d\n#define regSDMA1_QUEUE3_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_RB_WPTR_HI                                                                      0x078e\n#define regSDMA1_QUEUE3_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_RB_RPTR_ADDR_HI                                                                 0x0790\n#define regSDMA1_QUEUE3_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE3_RB_RPTR_ADDR_LO                                                                 0x0791\n#define regSDMA1_QUEUE3_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE3_IB_CNTL                                                                         0x0792\n#define regSDMA1_QUEUE3_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_IB_RPTR                                                                         0x0793\n#define regSDMA1_QUEUE3_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_IB_OFFSET                                                                       0x0794\n#define regSDMA1_QUEUE3_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE3_IB_BASE_LO                                                                      0x0795\n#define regSDMA1_QUEUE3_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_IB_BASE_HI                                                                      0x0796\n#define regSDMA1_QUEUE3_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_IB_SIZE                                                                         0x0797\n#define regSDMA1_QUEUE3_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_SKIP_CNTL                                                                       0x0798\n#define regSDMA1_QUEUE3_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE3_CONTEXT_STATUS                                                                  0x0799\n#define regSDMA1_QUEUE3_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE3_DOORBELL                                                                        0x079a\n#define regSDMA1_QUEUE3_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE3_DOORBELL_LOG                                                                    0x07b1\n#define regSDMA1_QUEUE3_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_DOORBELL_OFFSET                                                                 0x07b3\n#define regSDMA1_QUEUE3_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE3_CSA_ADDR_LO                                                                     0x07b4\n#define regSDMA1_QUEUE3_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE3_CSA_ADDR_HI                                                                     0x07b5\n#define regSDMA1_QUEUE3_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE3_SCHEDULE_CNTL                                                                   0x07b6\n#define regSDMA1_QUEUE3_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE3_IB_SUB_REMAIN                                                                   0x07b7\n#define regSDMA1_QUEUE3_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE3_PREEMPT                                                                         0x07b8\n#define regSDMA1_QUEUE3_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE3_DUMMY_REG                                                                       0x07b9\n#define regSDMA1_QUEUE3_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI                                                            0x07ba\n#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO                                                            0x07bb\n#define regSDMA1_QUEUE3_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE3_RB_AQL_CNTL                                                                     0x07bc\n#define regSDMA1_QUEUE3_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE3_MINOR_PTR_UPDATE                                                                0x07bd\n#define regSDMA1_QUEUE3_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE3_RB_PREEMPT                                                                      0x07be\n#define regSDMA1_QUEUE3_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE3_MIDCMD_DATA0                                                                    0x07c8\n#define regSDMA1_QUEUE3_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA1                                                                    0x07c9\n#define regSDMA1_QUEUE3_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA2                                                                    0x07ca\n#define regSDMA1_QUEUE3_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA3                                                                    0x07cb\n#define regSDMA1_QUEUE3_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA4                                                                    0x07cc\n#define regSDMA1_QUEUE3_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA5                                                                    0x07cd\n#define regSDMA1_QUEUE3_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA6                                                                    0x07ce\n#define regSDMA1_QUEUE3_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA7                                                                    0x07cf\n#define regSDMA1_QUEUE3_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA8                                                                    0x07d0\n#define regSDMA1_QUEUE3_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA9                                                                    0x07d1\n#define regSDMA1_QUEUE3_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE3_MIDCMD_DATA10                                                                   0x07d2\n#define regSDMA1_QUEUE3_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE3_MIDCMD_CNTL                                                                     0x07d3\n#define regSDMA1_QUEUE3_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE4_RB_CNTL                                                                         0x07e0\n#define regSDMA1_QUEUE4_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_RB_BASE                                                                         0x07e1\n#define regSDMA1_QUEUE4_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_RB_BASE_HI                                                                      0x07e2\n#define regSDMA1_QUEUE4_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_RB_RPTR                                                                         0x07e3\n#define regSDMA1_QUEUE4_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_RB_RPTR_HI                                                                      0x07e4\n#define regSDMA1_QUEUE4_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_RB_WPTR                                                                         0x07e5\n#define regSDMA1_QUEUE4_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_RB_WPTR_HI                                                                      0x07e6\n#define regSDMA1_QUEUE4_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_RB_RPTR_ADDR_HI                                                                 0x07e8\n#define regSDMA1_QUEUE4_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE4_RB_RPTR_ADDR_LO                                                                 0x07e9\n#define regSDMA1_QUEUE4_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE4_IB_CNTL                                                                         0x07ea\n#define regSDMA1_QUEUE4_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_IB_RPTR                                                                         0x07eb\n#define regSDMA1_QUEUE4_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_IB_OFFSET                                                                       0x07ec\n#define regSDMA1_QUEUE4_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE4_IB_BASE_LO                                                                      0x07ed\n#define regSDMA1_QUEUE4_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_IB_BASE_HI                                                                      0x07ee\n#define regSDMA1_QUEUE4_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_IB_SIZE                                                                         0x07ef\n#define regSDMA1_QUEUE4_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_SKIP_CNTL                                                                       0x07f0\n#define regSDMA1_QUEUE4_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE4_CONTEXT_STATUS                                                                  0x07f1\n#define regSDMA1_QUEUE4_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE4_DOORBELL                                                                        0x07f2\n#define regSDMA1_QUEUE4_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE4_DOORBELL_LOG                                                                    0x0809\n#define regSDMA1_QUEUE4_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_DOORBELL_OFFSET                                                                 0x080b\n#define regSDMA1_QUEUE4_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE4_CSA_ADDR_LO                                                                     0x080c\n#define regSDMA1_QUEUE4_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE4_CSA_ADDR_HI                                                                     0x080d\n#define regSDMA1_QUEUE4_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE4_SCHEDULE_CNTL                                                                   0x080e\n#define regSDMA1_QUEUE4_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE4_IB_SUB_REMAIN                                                                   0x080f\n#define regSDMA1_QUEUE4_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE4_PREEMPT                                                                         0x0810\n#define regSDMA1_QUEUE4_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE4_DUMMY_REG                                                                       0x0811\n#define regSDMA1_QUEUE4_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI                                                            0x0812\n#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO                                                            0x0813\n#define regSDMA1_QUEUE4_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE4_RB_AQL_CNTL                                                                     0x0814\n#define regSDMA1_QUEUE4_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE4_MINOR_PTR_UPDATE                                                                0x0815\n#define regSDMA1_QUEUE4_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE4_RB_PREEMPT                                                                      0x0816\n#define regSDMA1_QUEUE4_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE4_MIDCMD_DATA0                                                                    0x0820\n#define regSDMA1_QUEUE4_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA1                                                                    0x0821\n#define regSDMA1_QUEUE4_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA2                                                                    0x0822\n#define regSDMA1_QUEUE4_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA3                                                                    0x0823\n#define regSDMA1_QUEUE4_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA4                                                                    0x0824\n#define regSDMA1_QUEUE4_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA5                                                                    0x0825\n#define regSDMA1_QUEUE4_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA6                                                                    0x0826\n#define regSDMA1_QUEUE4_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA7                                                                    0x0827\n#define regSDMA1_QUEUE4_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA8                                                                    0x0828\n#define regSDMA1_QUEUE4_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA9                                                                    0x0829\n#define regSDMA1_QUEUE4_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE4_MIDCMD_DATA10                                                                   0x082a\n#define regSDMA1_QUEUE4_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE4_MIDCMD_CNTL                                                                     0x082b\n#define regSDMA1_QUEUE4_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE5_RB_CNTL                                                                         0x0838\n#define regSDMA1_QUEUE5_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_RB_BASE                                                                         0x0839\n#define regSDMA1_QUEUE5_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_RB_BASE_HI                                                                      0x083a\n#define regSDMA1_QUEUE5_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_RB_RPTR                                                                         0x083b\n#define regSDMA1_QUEUE5_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_RB_RPTR_HI                                                                      0x083c\n#define regSDMA1_QUEUE5_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_RB_WPTR                                                                         0x083d\n#define regSDMA1_QUEUE5_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_RB_WPTR_HI                                                                      0x083e\n#define regSDMA1_QUEUE5_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_RB_RPTR_ADDR_HI                                                                 0x0840\n#define regSDMA1_QUEUE5_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE5_RB_RPTR_ADDR_LO                                                                 0x0841\n#define regSDMA1_QUEUE5_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE5_IB_CNTL                                                                         0x0842\n#define regSDMA1_QUEUE5_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_IB_RPTR                                                                         0x0843\n#define regSDMA1_QUEUE5_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_IB_OFFSET                                                                       0x0844\n#define regSDMA1_QUEUE5_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE5_IB_BASE_LO                                                                      0x0845\n#define regSDMA1_QUEUE5_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_IB_BASE_HI                                                                      0x0846\n#define regSDMA1_QUEUE5_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_IB_SIZE                                                                         0x0847\n#define regSDMA1_QUEUE5_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_SKIP_CNTL                                                                       0x0848\n#define regSDMA1_QUEUE5_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE5_CONTEXT_STATUS                                                                  0x0849\n#define regSDMA1_QUEUE5_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE5_DOORBELL                                                                        0x084a\n#define regSDMA1_QUEUE5_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE5_DOORBELL_LOG                                                                    0x0861\n#define regSDMA1_QUEUE5_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_DOORBELL_OFFSET                                                                 0x0863\n#define regSDMA1_QUEUE5_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE5_CSA_ADDR_LO                                                                     0x0864\n#define regSDMA1_QUEUE5_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE5_CSA_ADDR_HI                                                                     0x0865\n#define regSDMA1_QUEUE5_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE5_SCHEDULE_CNTL                                                                   0x0866\n#define regSDMA1_QUEUE5_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE5_IB_SUB_REMAIN                                                                   0x0867\n#define regSDMA1_QUEUE5_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE5_PREEMPT                                                                         0x0868\n#define regSDMA1_QUEUE5_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE5_DUMMY_REG                                                                       0x0869\n#define regSDMA1_QUEUE5_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI                                                            0x086a\n#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO                                                            0x086b\n#define regSDMA1_QUEUE5_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE5_RB_AQL_CNTL                                                                     0x086c\n#define regSDMA1_QUEUE5_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE5_MINOR_PTR_UPDATE                                                                0x086d\n#define regSDMA1_QUEUE5_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE5_RB_PREEMPT                                                                      0x086e\n#define regSDMA1_QUEUE5_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE5_MIDCMD_DATA0                                                                    0x0878\n#define regSDMA1_QUEUE5_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA1                                                                    0x0879\n#define regSDMA1_QUEUE5_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA2                                                                    0x087a\n#define regSDMA1_QUEUE5_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA3                                                                    0x087b\n#define regSDMA1_QUEUE5_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA4                                                                    0x087c\n#define regSDMA1_QUEUE5_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA5                                                                    0x087d\n#define regSDMA1_QUEUE5_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA6                                                                    0x087e\n#define regSDMA1_QUEUE5_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA7                                                                    0x087f\n#define regSDMA1_QUEUE5_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA8                                                                    0x0880\n#define regSDMA1_QUEUE5_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA9                                                                    0x0881\n#define regSDMA1_QUEUE5_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE5_MIDCMD_DATA10                                                                   0x0882\n#define regSDMA1_QUEUE5_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE5_MIDCMD_CNTL                                                                     0x0883\n#define regSDMA1_QUEUE5_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE6_RB_CNTL                                                                         0x0890\n#define regSDMA1_QUEUE6_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_RB_BASE                                                                         0x0891\n#define regSDMA1_QUEUE6_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_RB_BASE_HI                                                                      0x0892\n#define regSDMA1_QUEUE6_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_RB_RPTR                                                                         0x0893\n#define regSDMA1_QUEUE6_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_RB_RPTR_HI                                                                      0x0894\n#define regSDMA1_QUEUE6_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_RB_WPTR                                                                         0x0895\n#define regSDMA1_QUEUE6_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_RB_WPTR_HI                                                                      0x0896\n#define regSDMA1_QUEUE6_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_RB_RPTR_ADDR_HI                                                                 0x0898\n#define regSDMA1_QUEUE6_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE6_RB_RPTR_ADDR_LO                                                                 0x0899\n#define regSDMA1_QUEUE6_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE6_IB_CNTL                                                                         0x089a\n#define regSDMA1_QUEUE6_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_IB_RPTR                                                                         0x089b\n#define regSDMA1_QUEUE6_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_IB_OFFSET                                                                       0x089c\n#define regSDMA1_QUEUE6_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE6_IB_BASE_LO                                                                      0x089d\n#define regSDMA1_QUEUE6_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_IB_BASE_HI                                                                      0x089e\n#define regSDMA1_QUEUE6_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_IB_SIZE                                                                         0x089f\n#define regSDMA1_QUEUE6_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_SKIP_CNTL                                                                       0x08a0\n#define regSDMA1_QUEUE6_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE6_CONTEXT_STATUS                                                                  0x08a1\n#define regSDMA1_QUEUE6_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE6_DOORBELL                                                                        0x08a2\n#define regSDMA1_QUEUE6_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE6_DOORBELL_LOG                                                                    0x08b9\n#define regSDMA1_QUEUE6_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_DOORBELL_OFFSET                                                                 0x08bb\n#define regSDMA1_QUEUE6_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE6_CSA_ADDR_LO                                                                     0x08bc\n#define regSDMA1_QUEUE6_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE6_CSA_ADDR_HI                                                                     0x08bd\n#define regSDMA1_QUEUE6_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE6_SCHEDULE_CNTL                                                                   0x08be\n#define regSDMA1_QUEUE6_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE6_IB_SUB_REMAIN                                                                   0x08bf\n#define regSDMA1_QUEUE6_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE6_PREEMPT                                                                         0x08c0\n#define regSDMA1_QUEUE6_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE6_DUMMY_REG                                                                       0x08c1\n#define regSDMA1_QUEUE6_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI                                                            0x08c2\n#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO                                                            0x08c3\n#define regSDMA1_QUEUE6_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE6_RB_AQL_CNTL                                                                     0x08c4\n#define regSDMA1_QUEUE6_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE6_MINOR_PTR_UPDATE                                                                0x08c5\n#define regSDMA1_QUEUE6_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE6_RB_PREEMPT                                                                      0x08c6\n#define regSDMA1_QUEUE6_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE6_MIDCMD_DATA0                                                                    0x08d0\n#define regSDMA1_QUEUE6_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA1                                                                    0x08d1\n#define regSDMA1_QUEUE6_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA2                                                                    0x08d2\n#define regSDMA1_QUEUE6_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA3                                                                    0x08d3\n#define regSDMA1_QUEUE6_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA4                                                                    0x08d4\n#define regSDMA1_QUEUE6_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA5                                                                    0x08d5\n#define regSDMA1_QUEUE6_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA6                                                                    0x08d6\n#define regSDMA1_QUEUE6_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA7                                                                    0x08d7\n#define regSDMA1_QUEUE6_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA8                                                                    0x08d8\n#define regSDMA1_QUEUE6_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA9                                                                    0x08d9\n#define regSDMA1_QUEUE6_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE6_MIDCMD_DATA10                                                                   0x08da\n#define regSDMA1_QUEUE6_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE6_MIDCMD_CNTL                                                                     0x08db\n#define regSDMA1_QUEUE6_MIDCMD_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE7_RB_CNTL                                                                         0x08e8\n#define regSDMA1_QUEUE7_RB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_RB_BASE                                                                         0x08e9\n#define regSDMA1_QUEUE7_RB_BASE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_RB_BASE_HI                                                                      0x08ea\n#define regSDMA1_QUEUE7_RB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_RB_RPTR                                                                         0x08eb\n#define regSDMA1_QUEUE7_RB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_RB_RPTR_HI                                                                      0x08ec\n#define regSDMA1_QUEUE7_RB_RPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_RB_WPTR                                                                         0x08ed\n#define regSDMA1_QUEUE7_RB_WPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_RB_WPTR_HI                                                                      0x08ee\n#define regSDMA1_QUEUE7_RB_WPTR_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_RB_RPTR_ADDR_HI                                                                 0x08f0\n#define regSDMA1_QUEUE7_RB_RPTR_ADDR_HI_BASE_IDX                                                        0\n#define regSDMA1_QUEUE7_RB_RPTR_ADDR_LO                                                                 0x08f1\n#define regSDMA1_QUEUE7_RB_RPTR_ADDR_LO_BASE_IDX                                                        0\n#define regSDMA1_QUEUE7_IB_CNTL                                                                         0x08f2\n#define regSDMA1_QUEUE7_IB_CNTL_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_IB_RPTR                                                                         0x08f3\n#define regSDMA1_QUEUE7_IB_RPTR_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_IB_OFFSET                                                                       0x08f4\n#define regSDMA1_QUEUE7_IB_OFFSET_BASE_IDX                                                              0\n#define regSDMA1_QUEUE7_IB_BASE_LO                                                                      0x08f5\n#define regSDMA1_QUEUE7_IB_BASE_LO_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_IB_BASE_HI                                                                      0x08f6\n#define regSDMA1_QUEUE7_IB_BASE_HI_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_IB_SIZE                                                                         0x08f7\n#define regSDMA1_QUEUE7_IB_SIZE_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_SKIP_CNTL                                                                       0x08f8\n#define regSDMA1_QUEUE7_SKIP_CNTL_BASE_IDX                                                              0\n#define regSDMA1_QUEUE7_CONTEXT_STATUS                                                                  0x08f9\n#define regSDMA1_QUEUE7_CONTEXT_STATUS_BASE_IDX                                                         0\n#define regSDMA1_QUEUE7_DOORBELL                                                                        0x08fa\n#define regSDMA1_QUEUE7_DOORBELL_BASE_IDX                                                               0\n#define regSDMA1_QUEUE7_DOORBELL_LOG                                                                    0x0911\n#define regSDMA1_QUEUE7_DOORBELL_LOG_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_DOORBELL_OFFSET                                                                 0x0913\n#define regSDMA1_QUEUE7_DOORBELL_OFFSET_BASE_IDX                                                        0\n#define regSDMA1_QUEUE7_CSA_ADDR_LO                                                                     0x0914\n#define regSDMA1_QUEUE7_CSA_ADDR_LO_BASE_IDX                                                            0\n#define regSDMA1_QUEUE7_CSA_ADDR_HI                                                                     0x0915\n#define regSDMA1_QUEUE7_CSA_ADDR_HI_BASE_IDX                                                            0\n#define regSDMA1_QUEUE7_SCHEDULE_CNTL                                                                   0x0916\n#define regSDMA1_QUEUE7_SCHEDULE_CNTL_BASE_IDX                                                          0\n#define regSDMA1_QUEUE7_IB_SUB_REMAIN                                                                   0x0917\n#define regSDMA1_QUEUE7_IB_SUB_REMAIN_BASE_IDX                                                          0\n#define regSDMA1_QUEUE7_PREEMPT                                                                         0x0918\n#define regSDMA1_QUEUE7_PREEMPT_BASE_IDX                                                                0\n#define regSDMA1_QUEUE7_DUMMY_REG                                                                       0x0919\n#define regSDMA1_QUEUE7_DUMMY_REG_BASE_IDX                                                              0\n#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI                                                            0x091a\n#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                   0\n#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO                                                            0x091b\n#define regSDMA1_QUEUE7_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                   0\n#define regSDMA1_QUEUE7_RB_AQL_CNTL                                                                     0x091c\n#define regSDMA1_QUEUE7_RB_AQL_CNTL_BASE_IDX                                                            0\n#define regSDMA1_QUEUE7_MINOR_PTR_UPDATE                                                                0x091d\n#define regSDMA1_QUEUE7_MINOR_PTR_UPDATE_BASE_IDX                                                       0\n#define regSDMA1_QUEUE7_RB_PREEMPT                                                                      0x091e\n#define regSDMA1_QUEUE7_RB_PREEMPT_BASE_IDX                                                             0\n#define regSDMA1_QUEUE7_MIDCMD_DATA0                                                                    0x0928\n#define regSDMA1_QUEUE7_MIDCMD_DATA0_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA1                                                                    0x0929\n#define regSDMA1_QUEUE7_MIDCMD_DATA1_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA2                                                                    0x092a\n#define regSDMA1_QUEUE7_MIDCMD_DATA2_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA3                                                                    0x092b\n#define regSDMA1_QUEUE7_MIDCMD_DATA3_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA4                                                                    0x092c\n#define regSDMA1_QUEUE7_MIDCMD_DATA4_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA5                                                                    0x092d\n#define regSDMA1_QUEUE7_MIDCMD_DATA5_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA6                                                                    0x092e\n#define regSDMA1_QUEUE7_MIDCMD_DATA6_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA7                                                                    0x092f\n#define regSDMA1_QUEUE7_MIDCMD_DATA7_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA8                                                                    0x0930\n#define regSDMA1_QUEUE7_MIDCMD_DATA8_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA9                                                                    0x0931\n#define regSDMA1_QUEUE7_MIDCMD_DATA9_BASE_IDX                                                           0\n#define regSDMA1_QUEUE7_MIDCMD_DATA10                                                                   0x0932\n#define regSDMA1_QUEUE7_MIDCMD_DATA10_BASE_IDX                                                          0\n#define regSDMA1_QUEUE7_MIDCMD_CNTL                                                                     0x0933\n#define regSDMA1_QUEUE7_MIDCMD_CNTL_BASE_IDX                                                            0\n\n\n\n\n#define regSDMA0_UCODE_ADDR                                                                             0x5880\n#define regSDMA0_UCODE_ADDR_BASE_IDX                                                                    1\n#define regSDMA0_UCODE_DATA                                                                             0x5881\n#define regSDMA0_UCODE_DATA_BASE_IDX                                                                    1\n#define regSDMA0_UCODE_SELFLOAD_CONTROL                                                                 0x5882\n#define regSDMA0_UCODE_SELFLOAD_CONTROL_BASE_IDX                                                        1\n#define regSDMA0_BROADCAST_UCODE_ADDR                                                                   0x5886\n#define regSDMA0_BROADCAST_UCODE_ADDR_BASE_IDX                                                          1\n#define regSDMA0_BROADCAST_UCODE_DATA                                                                   0x5887\n#define regSDMA0_BROADCAST_UCODE_DATA_BASE_IDX                                                          1\n#define regSDMA0_VM_CTX_LO                                                                              0x588c\n#define regSDMA0_VM_CTX_LO_BASE_IDX                                                                     1\n#define regSDMA0_VM_CTX_HI                                                                              0x588d\n#define regSDMA0_VM_CTX_HI_BASE_IDX                                                                     1\n#define regSDMA0_ACTIVE_FCN_ID                                                                          0x588e\n#define regSDMA0_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define regSDMA0_VM_CTX_CNTL                                                                            0x588f\n#define regSDMA0_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define regSDMA0_VIRT_RESET_REQ                                                                         0x5890\n#define regSDMA0_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define regSDMA0_CONTEXT_REG_TYPE0                                                                      0x5891\n#define regSDMA0_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define regSDMA0_CONTEXT_REG_TYPE1                                                                      0x5892\n#define regSDMA0_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define regSDMA0_CONTEXT_REG_TYPE2                                                                      0x5893\n#define regSDMA0_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define regSDMA0_PUB_REG_TYPE0                                                                          0x5894\n#define regSDMA0_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define regSDMA0_PUB_REG_TYPE1                                                                          0x5895\n#define regSDMA0_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define regSDMA0_PUB_REG_TYPE2                                                                          0x5896\n#define regSDMA0_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define regSDMA0_PUB_REG_TYPE3                                                                          0x5897\n#define regSDMA0_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define regSDMA0_VM_CNTL                                                                                0x5899\n#define regSDMA0_VM_CNTL_BASE_IDX                                                                       1\n#define regSDMA0_F32_CNTL                                                                               0x589a\n#define regSDMA0_F32_CNTL_BASE_IDX                                                                      1\n\n\n\n\n#define regSDMA1_UCODE_ADDR                                                                             0x58a0\n#define regSDMA1_UCODE_ADDR_BASE_IDX                                                                    1\n#define regSDMA1_UCODE_DATA                                                                             0x58a1\n#define regSDMA1_UCODE_DATA_BASE_IDX                                                                    1\n#define regSDMA1_UCODE_SELFLOAD_CONTROL                                                                 0x58a2\n#define regSDMA1_UCODE_SELFLOAD_CONTROL_BASE_IDX                                                        1\n#define regSDMA1_BROADCAST_UCODE_ADDR                                                                   0x58a6\n#define regSDMA1_BROADCAST_UCODE_ADDR_BASE_IDX                                                          1\n#define regSDMA1_BROADCAST_UCODE_DATA                                                                   0x58a7\n#define regSDMA1_BROADCAST_UCODE_DATA_BASE_IDX                                                          1\n#define regSDMA1_VM_CTX_LO                                                                              0x58ac\n#define regSDMA1_VM_CTX_LO_BASE_IDX                                                                     1\n#define regSDMA1_VM_CTX_HI                                                                              0x58ad\n#define regSDMA1_VM_CTX_HI_BASE_IDX                                                                     1\n#define regSDMA1_ACTIVE_FCN_ID                                                                          0x58ae\n#define regSDMA1_ACTIVE_FCN_ID_BASE_IDX                                                                 1\n#define regSDMA1_VM_CTX_CNTL                                                                            0x58af\n#define regSDMA1_VM_CTX_CNTL_BASE_IDX                                                                   1\n#define regSDMA1_VIRT_RESET_REQ                                                                         0x58b0\n#define regSDMA1_VIRT_RESET_REQ_BASE_IDX                                                                1\n#define regSDMA1_CONTEXT_REG_TYPE0                                                                      0x58b1\n#define regSDMA1_CONTEXT_REG_TYPE0_BASE_IDX                                                             1\n#define regSDMA1_CONTEXT_REG_TYPE1                                                                      0x58b2\n#define regSDMA1_CONTEXT_REG_TYPE1_BASE_IDX                                                             1\n#define regSDMA1_CONTEXT_REG_TYPE2                                                                      0x58b3\n#define regSDMA1_CONTEXT_REG_TYPE2_BASE_IDX                                                             1\n#define regSDMA1_PUB_REG_TYPE0                                                                          0x58b4\n#define regSDMA1_PUB_REG_TYPE0_BASE_IDX                                                                 1\n#define regSDMA1_PUB_REG_TYPE1                                                                          0x58b5\n#define regSDMA1_PUB_REG_TYPE1_BASE_IDX                                                                 1\n#define regSDMA1_PUB_REG_TYPE2                                                                          0x58b6\n#define regSDMA1_PUB_REG_TYPE2_BASE_IDX                                                                 1\n#define regSDMA1_PUB_REG_TYPE3                                                                          0x58b7\n#define regSDMA1_PUB_REG_TYPE3_BASE_IDX                                                                 1\n#define regSDMA1_VM_CNTL                                                                                0x58b9\n#define regSDMA1_VM_CNTL_BASE_IDX                                                                       1\n#define regSDMA1_F32_CNTL                                                                               0x58ba\n#define regSDMA1_F32_CNTL_BASE_IDX                                                                      1\n\n\n\n\n#define regSDMA0_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e20\n#define regSDMA0_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define regSDMA0_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e21\n#define regSDMA0_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e22\n#define regSDMA0_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define regSDMA0_PERFCNT_MISC_CNTL                                                                      0x3e23\n#define regSDMA0_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define regSDMA0_PERFCOUNTER0_SELECT                                                                    0x3e24\n#define regSDMA0_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regSDMA0_PERFCOUNTER0_SELECT1                                                                   0x3e25\n#define regSDMA0_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define regSDMA0_PERFCOUNTER1_SELECT                                                                    0x3e26\n#define regSDMA0_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regSDMA0_PERFCOUNTER1_SELECT1                                                                   0x3e27\n#define regSDMA0_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n#define regSDMA1_PERFCNT_PERFCOUNTER0_CFG                                                               0x3e2c\n#define regSDMA1_PERFCNT_PERFCOUNTER0_CFG_BASE_IDX                                                      1\n#define regSDMA1_PERFCNT_PERFCOUNTER1_CFG                                                               0x3e2d\n#define regSDMA1_PERFCNT_PERFCOUNTER1_CFG_BASE_IDX                                                      1\n#define regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL                                                          0x3e2e\n#define regSDMA1_PERFCNT_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                 1\n#define regSDMA1_PERFCNT_MISC_CNTL                                                                      0x3e2f\n#define regSDMA1_PERFCNT_MISC_CNTL_BASE_IDX                                                             1\n#define regSDMA1_PERFCOUNTER0_SELECT                                                                    0x3e30\n#define regSDMA1_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regSDMA1_PERFCOUNTER0_SELECT1                                                                   0x3e31\n#define regSDMA1_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define regSDMA1_PERFCOUNTER1_SELECT                                                                    0x3e32\n#define regSDMA1_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regSDMA1_PERFCOUNTER1_SELECT1                                                                   0x3e33\n#define regSDMA1_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n\n\n\n\n#define regSDMA0_PERFCNT_PERFCOUNTER_LO                                                                 0x3660\n#define regSDMA0_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define regSDMA0_PERFCNT_PERFCOUNTER_HI                                                                 0x3661\n#define regSDMA0_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define regSDMA0_PERFCOUNTER0_LO                                                                        0x3662\n#define regSDMA0_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regSDMA0_PERFCOUNTER0_HI                                                                        0x3663\n#define regSDMA0_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regSDMA0_PERFCOUNTER1_LO                                                                        0x3664\n#define regSDMA0_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regSDMA0_PERFCOUNTER1_HI                                                                        0x3665\n#define regSDMA0_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define regSDMA1_PERFCNT_PERFCOUNTER_LO                                                                 0x366c\n#define regSDMA1_PERFCNT_PERFCOUNTER_LO_BASE_IDX                                                        1\n#define regSDMA1_PERFCNT_PERFCOUNTER_HI                                                                 0x366d\n#define regSDMA1_PERFCNT_PERFCOUNTER_HI_BASE_IDX                                                        1\n#define regSDMA1_PERFCOUNTER0_LO                                                                        0x366e\n#define regSDMA1_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regSDMA1_PERFCOUNTER0_HI                                                                        0x366f\n#define regSDMA1_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regSDMA1_PERFCOUNTER1_LO                                                                        0x3670\n#define regSDMA1_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regSDMA1_PERFCOUNTER1_HI                                                                        0x3671\n#define regSDMA1_PERFCOUNTER1_HI_BASE_IDX                                                               1\n\n\n\n\n#define regGRBM_CNTL                                                                                    0x0da0\n#define regGRBM_CNTL_BASE_IDX                                                                           0\n#define regGRBM_SKEW_CNTL                                                                               0x0da1\n#define regGRBM_SKEW_CNTL_BASE_IDX                                                                      0\n#define regGRBM_STATUS2                                                                                 0x0da2\n#define regGRBM_STATUS2_BASE_IDX                                                                        0\n#define regGRBM_PWR_CNTL                                                                                0x0da3\n#define regGRBM_PWR_CNTL_BASE_IDX                                                                       0\n#define regGRBM_STATUS                                                                                  0x0da4\n#define regGRBM_STATUS_BASE_IDX                                                                         0\n#define regGRBM_STATUS_SE0                                                                              0x0da5\n#define regGRBM_STATUS_SE0_BASE_IDX                                                                     0\n#define regGRBM_STATUS_SE1                                                                              0x0da6\n#define regGRBM_STATUS_SE1_BASE_IDX                                                                     0\n#define regGRBM_STATUS3                                                                                 0x0da7\n#define regGRBM_STATUS3_BASE_IDX                                                                        0\n#define regGRBM_SOFT_RESET                                                                              0x0da8\n#define regGRBM_SOFT_RESET_BASE_IDX                                                                     0\n#define regGRBM_GFX_CLKEN_CNTL                                                                          0x0dac\n#define regGRBM_GFX_CLKEN_CNTL_BASE_IDX                                                                 0\n#define regGRBM_WAIT_IDLE_CLOCKS                                                                        0x0dad\n#define regGRBM_WAIT_IDLE_CLOCKS_BASE_IDX                                                               0\n#define regGRBM_STATUS_SE2                                                                              0x0dae\n#define regGRBM_STATUS_SE2_BASE_IDX                                                                     0\n#define regGRBM_READ_ERROR                                                                              0x0db6\n#define regGRBM_READ_ERROR_BASE_IDX                                                                     0\n#define regGRBM_READ_ERROR2                                                                             0x0db7\n#define regGRBM_READ_ERROR2_BASE_IDX                                                                    0\n#define regGRBM_INT_CNTL                                                                                0x0db8\n#define regGRBM_INT_CNTL_BASE_IDX                                                                       0\n#define regGRBM_TRAP_OP                                                                                 0x0db9\n#define regGRBM_TRAP_OP_BASE_IDX                                                                        0\n#define regGRBM_TRAP_ADDR                                                                               0x0dba\n#define regGRBM_TRAP_ADDR_BASE_IDX                                                                      0\n#define regGRBM_TRAP_ADDR_MSK                                                                           0x0dbb\n#define regGRBM_TRAP_ADDR_MSK_BASE_IDX                                                                  0\n#define regGRBM_TRAP_WD                                                                                 0x0dbc\n#define regGRBM_TRAP_WD_BASE_IDX                                                                        0\n#define regGRBM_TRAP_WD_MSK                                                                             0x0dbd\n#define regGRBM_TRAP_WD_MSK_BASE_IDX                                                                    0\n#define regGRBM_DSM_BYPASS                                                                              0x0dbe\n#define regGRBM_DSM_BYPASS_BASE_IDX                                                                     0\n#define regGRBM_WRITE_ERROR                                                                             0x0dbf\n#define regGRBM_WRITE_ERROR_BASE_IDX                                                                    0\n#define regGRBM_CHIP_REVISION                                                                           0x0dc1\n#define regGRBM_CHIP_REVISION_BASE_IDX                                                                  0\n#define regGRBM_RSMU_CFG                                                                                0x0dc3\n#define regGRBM_RSMU_CFG_BASE_IDX                                                                       0\n#define regGRBM_IH_CREDIT                                                                               0x0dc4\n#define regGRBM_IH_CREDIT_BASE_IDX                                                                      0\n#define regGRBM_PWR_CNTL2                                                                               0x0dc5\n#define regGRBM_PWR_CNTL2_BASE_IDX                                                                      0\n#define regGRBM_UTCL2_INVAL_RANGE_START                                                                 0x0dc6\n#define regGRBM_UTCL2_INVAL_RANGE_START_BASE_IDX                                                        0\n#define regGRBM_UTCL2_INVAL_RANGE_END                                                                   0x0dc7\n#define regGRBM_UTCL2_INVAL_RANGE_END_BASE_IDX                                                          0\n#define regGRBM_RSMU_READ_ERROR                                                                         0x0dc8\n#define regGRBM_RSMU_READ_ERROR_BASE_IDX                                                                0\n#define regGRBM_INVALID_PIPE                                                                            0x0dc9\n#define regGRBM_INVALID_PIPE_BASE_IDX                                                                   0\n#define regGRBM_FENCE_RANGE0                                                                            0x0dca\n#define regGRBM_FENCE_RANGE0_BASE_IDX                                                                   0\n#define regGRBM_FENCE_RANGE1                                                                            0x0dcb\n#define regGRBM_FENCE_RANGE1_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG0                                                                            0x0de0\n#define regGRBM_SCRATCH_REG0_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG1                                                                            0x0de1\n#define regGRBM_SCRATCH_REG1_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG2                                                                            0x0de2\n#define regGRBM_SCRATCH_REG2_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG3                                                                            0x0de3\n#define regGRBM_SCRATCH_REG3_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG4                                                                            0x0de4\n#define regGRBM_SCRATCH_REG4_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG5                                                                            0x0de5\n#define regGRBM_SCRATCH_REG5_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG6                                                                            0x0de6\n#define regGRBM_SCRATCH_REG6_BASE_IDX                                                                   0\n#define regGRBM_SCRATCH_REG7                                                                            0x0de7\n#define regGRBM_SCRATCH_REG7_BASE_IDX                                                                   0\n#define regVIOLATION_DATA_ASYNC_VF_PROG                                                                 0x0df1\n#define regVIOLATION_DATA_ASYNC_VF_PROG_BASE_IDX                                                        0\n\n\n\n\n#define regCP_CPC_DEBUG_CNTL                                                                            0x0e20\n#define regCP_CPC_DEBUG_CNTL_BASE_IDX                                                                   0\n#define regCP_CPF_DEBUG_CNTL                                                                            0x0e22\n#define regCP_CPF_DEBUG_CNTL_BASE_IDX                                                                   0\n#define regCP_CPC_STATUS                                                                                0x0e24\n#define regCP_CPC_STATUS_BASE_IDX                                                                       0\n#define regCP_CPC_BUSY_STAT                                                                             0x0e25\n#define regCP_CPC_BUSY_STAT_BASE_IDX                                                                    0\n#define regCP_CPC_STALLED_STAT1                                                                         0x0e26\n#define regCP_CPC_STALLED_STAT1_BASE_IDX                                                                0\n#define regCP_CPF_STATUS                                                                                0x0e27\n#define regCP_CPF_STATUS_BASE_IDX                                                                       0\n#define regCP_CPF_BUSY_STAT                                                                             0x0e28\n#define regCP_CPF_BUSY_STAT_BASE_IDX                                                                    0\n#define regCP_CPF_STALLED_STAT1                                                                         0x0e29\n#define regCP_CPF_STALLED_STAT1_BASE_IDX                                                                0\n#define regCP_CPC_BUSY_STAT2                                                                            0x0e2a\n#define regCP_CPC_BUSY_STAT2_BASE_IDX                                                                   0\n#define regCP_CPC_GRBM_FREE_COUNT                                                                       0x0e2b\n#define regCP_CPC_GRBM_FREE_COUNT_BASE_IDX                                                              0\n#define regCP_CPC_PRIV_VIOLATION_ADDR                                                                   0x0e2c\n#define regCP_CPC_PRIV_VIOLATION_ADDR_BASE_IDX                                                          0\n#define regCP_MEC_ME1_HEADER_DUMP                                                                       0x0e2e\n#define regCP_MEC_ME1_HEADER_DUMP_BASE_IDX                                                              0\n#define regCP_MEC_ME2_HEADER_DUMP                                                                       0x0e2f\n#define regCP_MEC_ME2_HEADER_DUMP_BASE_IDX                                                              0\n#define regCP_CPC_SCRATCH_INDEX                                                                         0x0e30\n#define regCP_CPC_SCRATCH_INDEX_BASE_IDX                                                                0\n#define regCP_CPC_SCRATCH_DATA                                                                          0x0e31\n#define regCP_CPC_SCRATCH_DATA_BASE_IDX                                                                 0\n#define regCP_CPF_GRBM_FREE_COUNT                                                                       0x0e32\n#define regCP_CPF_GRBM_FREE_COUNT_BASE_IDX                                                              0\n#define regCP_CPF_BUSY_STAT2                                                                            0x0e33\n#define regCP_CPF_BUSY_STAT2_BASE_IDX                                                                   0\n#define regCP_CPC_HALT_HYST_COUNT                                                                       0x0e47\n#define regCP_CPC_HALT_HYST_COUNT_BASE_IDX                                                              0\n#define regCP_STALLED_STAT3                                                                             0x0f3c\n#define regCP_STALLED_STAT3_BASE_IDX                                                                    0\n#define regCP_STALLED_STAT1                                                                             0x0f3d\n#define regCP_STALLED_STAT1_BASE_IDX                                                                    0\n#define regCP_STALLED_STAT2                                                                             0x0f3e\n#define regCP_STALLED_STAT2_BASE_IDX                                                                    0\n#define regCP_BUSY_STAT                                                                                 0x0f3f\n#define regCP_BUSY_STAT_BASE_IDX                                                                        0\n#define regCP_STAT                                                                                      0x0f40\n#define regCP_STAT_BASE_IDX                                                                             0\n#define regCP_ME_HEADER_DUMP                                                                            0x0f41\n#define regCP_ME_HEADER_DUMP_BASE_IDX                                                                   0\n#define regCP_PFP_HEADER_DUMP                                                                           0x0f42\n#define regCP_PFP_HEADER_DUMP_BASE_IDX                                                                  0\n#define regCP_GRBM_FREE_COUNT                                                                           0x0f43\n#define regCP_GRBM_FREE_COUNT_BASE_IDX                                                                  0\n#define regCP_PFP_INSTR_PNTR                                                                            0x0f45\n#define regCP_PFP_INSTR_PNTR_BASE_IDX                                                                   0\n#define regCP_ME_INSTR_PNTR                                                                             0x0f46\n#define regCP_ME_INSTR_PNTR_BASE_IDX                                                                    0\n#define regCP_MEC1_INSTR_PNTR                                                                           0x0f48\n#define regCP_MEC1_INSTR_PNTR_BASE_IDX                                                                  0\n#define regCP_MEC2_INSTR_PNTR                                                                           0x0f49\n#define regCP_MEC2_INSTR_PNTR_BASE_IDX                                                                  0\n#define regCP_CSF_STAT                                                                                  0x0f54\n#define regCP_CSF_STAT_BASE_IDX                                                                         0\n#define regCP_CNTX_STAT                                                                                 0x0f58\n#define regCP_CNTX_STAT_BASE_IDX                                                                        0\n#define regCP_ME_PREEMPTION                                                                             0x0f59\n#define regCP_ME_PREEMPTION_BASE_IDX                                                                    0\n#define regCP_RB1_RPTR                                                                                  0x0f5f\n#define regCP_RB1_RPTR_BASE_IDX                                                                         0\n#define regCP_RB0_RPTR                                                                                  0x0f60\n#define regCP_RB0_RPTR_BASE_IDX                                                                         0\n#define regCP_RB_RPTR                                                                                   0x0f60\n#define regCP_RB_RPTR_BASE_IDX                                                                          0\n#define regCP_RB_WPTR_DELAY                                                                             0x0f61\n#define regCP_RB_WPTR_DELAY_BASE_IDX                                                                    0\n#define regCP_RB_WPTR_POLL_CNTL                                                                         0x0f62\n#define regCP_RB_WPTR_POLL_CNTL_BASE_IDX                                                                0\n#define regCP_ROQ1_THRESHOLDS                                                                           0x0f75\n#define regCP_ROQ1_THRESHOLDS_BASE_IDX                                                                  0\n#define regCP_ROQ2_THRESHOLDS                                                                           0x0f76\n#define regCP_ROQ2_THRESHOLDS_BASE_IDX                                                                  0\n#define regCP_STQ_THRESHOLDS                                                                            0x0f77\n#define regCP_STQ_THRESHOLDS_BASE_IDX                                                                   0\n#define regCP_MEQ_THRESHOLDS                                                                            0x0f79\n#define regCP_MEQ_THRESHOLDS_BASE_IDX                                                                   0\n#define regCP_ROQ_AVAIL                                                                                 0x0f7a\n#define regCP_ROQ_AVAIL_BASE_IDX                                                                        0\n#define regCP_STQ_AVAIL                                                                                 0x0f7b\n#define regCP_STQ_AVAIL_BASE_IDX                                                                        0\n#define regCP_ROQ2_AVAIL                                                                                0x0f7c\n#define regCP_ROQ2_AVAIL_BASE_IDX                                                                       0\n#define regCP_MEQ_AVAIL                                                                                 0x0f7d\n#define regCP_MEQ_AVAIL_BASE_IDX                                                                        0\n#define regCP_CMD_INDEX                                                                                 0x0f7e\n#define regCP_CMD_INDEX_BASE_IDX                                                                        0\n#define regCP_CMD_DATA                                                                                  0x0f7f\n#define regCP_CMD_DATA_BASE_IDX                                                                         0\n#define regCP_ROQ_RB_STAT                                                                               0x0f80\n#define regCP_ROQ_RB_STAT_BASE_IDX                                                                      0\n#define regCP_ROQ_IB1_STAT                                                                              0x0f81\n#define regCP_ROQ_IB1_STAT_BASE_IDX                                                                     0\n#define regCP_ROQ_IB2_STAT                                                                              0x0f82\n#define regCP_ROQ_IB2_STAT_BASE_IDX                                                                     0\n#define regCP_STQ_STAT                                                                                  0x0f83\n#define regCP_STQ_STAT_BASE_IDX                                                                         0\n#define regCP_STQ_WR_STAT                                                                               0x0f84\n#define regCP_STQ_WR_STAT_BASE_IDX                                                                      0\n#define regCP_MEQ_STAT                                                                                  0x0f85\n#define regCP_MEQ_STAT_BASE_IDX                                                                         0\n#define regCP_ROQ3_THRESHOLDS                                                                           0x0f8c\n#define regCP_ROQ3_THRESHOLDS_BASE_IDX                                                                  0\n#define regCP_ROQ_DB_STAT                                                                               0x0f8d\n#define regCP_ROQ_DB_STAT_BASE_IDX                                                                      0\n#define regCP_INT_STAT_DEBUG                                                                            0x0f97\n#define regCP_INT_STAT_DEBUG_BASE_IDX                                                                   0\n#define regCP_DEBUG_CNTL                                                                                0x0f98\n#define regCP_DEBUG_CNTL_BASE_IDX                                                                       0\n#define regCP_PRIV_VIOLATION_ADDR                                                                       0x0f9a\n#define regCP_PRIV_VIOLATION_ADDR_BASE_IDX                                                              0\n\n\n\n\n#define regVGT_DMA_DATA_FIFO_DEPTH                                                                      0x0fcd\n#define regVGT_DMA_DATA_FIFO_DEPTH_BASE_IDX                                                             0\n#define regVGT_DMA_REQ_FIFO_DEPTH                                                                       0x0fce\n#define regVGT_DMA_REQ_FIFO_DEPTH_BASE_IDX                                                              0\n#define regVGT_DRAW_INIT_FIFO_DEPTH                                                                     0x0fcf\n#define regVGT_DRAW_INIT_FIFO_DEPTH_BASE_IDX                                                            0\n#define regVGT_MC_LAT_CNTL                                                                              0x0fd6\n#define regVGT_MC_LAT_CNTL_BASE_IDX                                                                     0\n#define regIA_UTCL1_STATUS_2                                                                            0x0fd7\n#define regIA_UTCL1_STATUS_2_BASE_IDX                                                                   0\n#define regWD_CNTL_STATUS                                                                               0x0fdf\n#define regWD_CNTL_STATUS_BASE_IDX                                                                      0\n#define regCC_GC_PRIM_CONFIG                                                                            0x0fe0\n#define regCC_GC_PRIM_CONFIG_BASE_IDX                                                                   0\n#define regWD_QOS                                                                                       0x0fe2\n#define regWD_QOS_BASE_IDX                                                                              0\n#define regWD_UTCL1_CNTL                                                                                0x0fe3\n#define regWD_UTCL1_CNTL_BASE_IDX                                                                       0\n#define regWD_UTCL1_STATUS                                                                              0x0fe4\n#define regWD_UTCL1_STATUS_BASE_IDX                                                                     0\n#define regIA_UTCL1_CNTL                                                                                0x0fe6\n#define regIA_UTCL1_CNTL_BASE_IDX                                                                       0\n#define regIA_UTCL1_STATUS                                                                              0x0fe7\n#define regIA_UTCL1_STATUS_BASE_IDX                                                                     0\n#define regCC_GC_SA_UNIT_DISABLE                                                                        0x0fe9\n#define regCC_GC_SA_UNIT_DISABLE_BASE_IDX                                                               0\n#define regGE_RATE_CNTL_1                                                                               0x0ff4\n#define regGE_RATE_CNTL_1_BASE_IDX                                                                      0\n#define regGE_RATE_CNTL_2                                                                               0x0ff5\n#define regGE_RATE_CNTL_2_BASE_IDX                                                                      0\n#define regVGT_SYS_CONFIG                                                                               0x1003\n#define regVGT_SYS_CONFIG_BASE_IDX                                                                      0\n#define regGE_PRIV_CONTROL                                                                              0x1004\n#define regGE_PRIV_CONTROL_BASE_IDX                                                                     0\n#define regGE_STATUS                                                                                    0x1005\n#define regGE_STATUS_BASE_IDX                                                                           0\n#define regVGT_GS_MAX_WAVE_ID                                                                           0x1009\n#define regVGT_GS_MAX_WAVE_ID_BASE_IDX                                                                  0\n#define regGFX_PIPE_CONTROL                                                                             0x100d\n#define regGFX_PIPE_CONTROL_BASE_IDX                                                                    0\n#define regCC_GC_SHADER_ARRAY_CONFIG                                                                    0x100f\n#define regCC_GC_SHADER_ARRAY_CONFIG_BASE_IDX                                                           0\n#define regGE2_SE_CNTL_STATUS                                                                           0x1011\n#define regGE2_SE_CNTL_STATUS_BASE_IDX                                                                  0\n#define regVGT_RESET_DEBUG                                                                              0x1014\n#define regVGT_RESET_DEBUG_BASE_IDX                                                                     0\n#define regGE_SPI_IF_SAFE_REG                                                                           0x1018\n#define regGE_SPI_IF_SAFE_REG_BASE_IDX                                                                  0\n#define regGE_PA_IF_SAFE_REG                                                                            0x1019\n#define regGE_PA_IF_SAFE_REG_BASE_IDX                                                                   0\n#define regPA_CL_CNTL_STATUS                                                                            0x1024\n#define regPA_CL_CNTL_STATUS_BASE_IDX                                                                   0\n#define regPA_CL_ENHANCE                                                                                0x1025\n#define regPA_CL_ENHANCE_BASE_IDX                                                                       0\n#define regPA_CL_RESET_DEBUG                                                                            0x1026\n#define regPA_CL_RESET_DEBUG_BASE_IDX                                                                   0\n#define regPA_SU_CNTL_STATUS                                                                            0x1034\n#define regPA_SU_CNTL_STATUS_BASE_IDX                                                                   0\n#define regPA_SC_FIFO_DEPTH_CNTL                                                                        0x1035\n#define regPA_SC_FIFO_DEPTH_CNTL_BASE_IDX                                                               0\n\n\n\n\n#define regSQ_CONFIG                                                                                    0x10a0\n#define regSQ_CONFIG_BASE_IDX                                                                           0\n#define regSQC_CONFIG                                                                                   0x10a1\n#define regSQC_CONFIG_BASE_IDX                                                                          0\n#define regLDS_CONFIG                                                                                   0x10a2\n#define regLDS_CONFIG_BASE_IDX                                                                          0\n#define regSQ_RANDOM_WAVE_PRI                                                                           0x10a3\n#define regSQ_RANDOM_WAVE_PRI_BASE_IDX                                                                  0\n#define regSQG_STATUS                                                                                   0x10a4\n#define regSQG_STATUS_BASE_IDX                                                                          0\n#define regSQ_FIFO_SIZES                                                                                0x10a5\n#define regSQ_FIFO_SIZES_BASE_IDX                                                                       0\n#define regSQ_DSM_CNTL                                                                                  0x10a6\n#define regSQ_DSM_CNTL_BASE_IDX                                                                         0\n#define regSQ_DSM_CNTL2                                                                                 0x10a7\n#define regSQ_DSM_CNTL2_BASE_IDX                                                                        0\n#define regSP_CONFIG                                                                                    0x10ab\n#define regSP_CONFIG_BASE_IDX                                                                           0\n#define regSQ_ARB_CONFIG                                                                                0x10ac\n#define regSQ_ARB_CONFIG_BASE_IDX                                                                       0\n#define regSQ_DEBUG_HOST_TRAP_STATUS                                                                    0x10b6\n#define regSQ_DEBUG_HOST_TRAP_STATUS_BASE_IDX                                                           0\n#define regSQG_GL1H_STATUS                                                                              0x10b9\n#define regSQG_GL1H_STATUS_BASE_IDX                                                                     0\n#define regSQG_CONFIG                                                                                   0x10ba\n#define regSQG_CONFIG_BASE_IDX                                                                          0\n#define regSQ_PERF_SNAPSHOT_CTRL                                                                        0x10bb\n#define regSQ_PERF_SNAPSHOT_CTRL_BASE_IDX                                                               0\n#define regCC_GC_SHADER_RATE_CONFIG                                                                     0x10bc\n#define regCC_GC_SHADER_RATE_CONFIG_BASE_IDX                                                            0\n#define regSQ_INTERRUPT_AUTO_MASK                                                                       0x10be\n#define regSQ_INTERRUPT_AUTO_MASK_BASE_IDX                                                              0\n#define regSQ_INTERRUPT_MSG_CTRL                                                                        0x10bf\n#define regSQ_INTERRUPT_MSG_CTRL_BASE_IDX                                                               0\n#define regSQ_WATCH0_ADDR_H                                                                             0x10d0\n#define regSQ_WATCH0_ADDR_H_BASE_IDX                                                                    0\n#define regSQ_WATCH0_ADDR_L                                                                             0x10d1\n#define regSQ_WATCH0_ADDR_L_BASE_IDX                                                                    0\n#define regSQ_WATCH0_CNTL                                                                               0x10d2\n#define regSQ_WATCH0_CNTL_BASE_IDX                                                                      0\n#define regSQ_WATCH1_ADDR_H                                                                             0x10d3\n#define regSQ_WATCH1_ADDR_H_BASE_IDX                                                                    0\n#define regSQ_WATCH1_ADDR_L                                                                             0x10d4\n#define regSQ_WATCH1_ADDR_L_BASE_IDX                                                                    0\n#define regSQ_WATCH1_CNTL                                                                               0x10d5\n#define regSQ_WATCH1_CNTL_BASE_IDX                                                                      0\n#define regSQ_WATCH2_ADDR_H                                                                             0x10d6\n#define regSQ_WATCH2_ADDR_H_BASE_IDX                                                                    0\n#define regSQ_WATCH2_ADDR_L                                                                             0x10d7\n#define regSQ_WATCH2_ADDR_L_BASE_IDX                                                                    0\n#define regSQ_WATCH2_CNTL                                                                               0x10d8\n#define regSQ_WATCH2_CNTL_BASE_IDX                                                                      0\n#define regSQ_WATCH3_ADDR_H                                                                             0x10d9\n#define regSQ_WATCH3_ADDR_H_BASE_IDX                                                                    0\n#define regSQ_WATCH3_ADDR_L                                                                             0x10da\n#define regSQ_WATCH3_ADDR_L_BASE_IDX                                                                    0\n#define regSQ_WATCH3_CNTL                                                                               0x10db\n#define regSQ_WATCH3_CNTL_BASE_IDX                                                                      0\n#define regSQ_IND_INDEX                                                                                 0x1118\n#define regSQ_IND_INDEX_BASE_IDX                                                                        0\n#define regSQ_IND_DATA                                                                                  0x1119\n#define regSQ_IND_DATA_BASE_IDX                                                                         0\n#define regSQ_CMD                                                                                       0x111b\n#define regSQ_CMD_BASE_IDX                                                                              0\n#define regSQC_MISC_CONFIG                                                                              0x1179\n#define regSQC_MISC_CONFIG_BASE_IDX                                                                     0\n\n\n\n\n#define regSX_DEBUG_BUSY                                                                                0x11b4\n#define regSX_DEBUG_BUSY_BASE_IDX                                                                       0\n#define regSX_DEBUG_BUSY_2                                                                              0x11b5\n#define regSX_DEBUG_BUSY_2_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_3                                                                              0x11b6\n#define regSX_DEBUG_BUSY_3_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_4                                                                              0x11b7\n#define regSX_DEBUG_BUSY_4_BASE_IDX                                                                     0\n#define regSX_DEBUG_1                                                                                   0x11b8\n#define regSX_DEBUG_1_BASE_IDX                                                                          0\n#define regSX_DEBUG_BUSY_5                                                                              0x11b9\n#define regSX_DEBUG_BUSY_5_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_6                                                                              0x11ba\n#define regSX_DEBUG_BUSY_6_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_7                                                                              0x11bb\n#define regSX_DEBUG_BUSY_7_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_8                                                                              0x11bc\n#define regSX_DEBUG_BUSY_8_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_9                                                                              0x11bd\n#define regSX_DEBUG_BUSY_9_BASE_IDX                                                                     0\n#define regSX_DEBUG_BUSY_10                                                                             0x11be\n#define regSX_DEBUG_BUSY_10_BASE_IDX                                                                    0\n#define regSPI_PS_MAX_WAVE_ID                                                                           0x11da\n#define regSPI_PS_MAX_WAVE_ID_BASE_IDX                                                                  0\n#define regSPI_GFX_CNTL                                                                                 0x11dc\n#define regSPI_GFX_CNTL_BASE_IDX                                                                        0\n#define regSPI_DEBUG_READ                                                                               0x11e2\n#define regSPI_DEBUG_READ_BASE_IDX                                                                      0\n#define regSPI_DSM_CNTL                                                                                 0x11e3\n#define regSPI_DSM_CNTL_BASE_IDX                                                                        0\n#define regSPI_DSM_CNTL2                                                                                0x11e4\n#define regSPI_DSM_CNTL2_BASE_IDX                                                                       0\n#define regSPI_EDC_CNT                                                                                  0x11e5\n#define regSPI_EDC_CNT_BASE_IDX                                                                         0\n#define regSPI_DEBUG_BUSY                                                                               0x11f0\n#define regSPI_DEBUG_BUSY_BASE_IDX                                                                      0\n#define regSPI_CONFIG_PS_CU_EN                                                                          0x11f2\n#define regSPI_CONFIG_PS_CU_EN_BASE_IDX                                                                 0\n#define regSPI_WF_LIFETIME_CNTL                                                                         0x124a\n#define regSPI_WF_LIFETIME_CNTL_BASE_IDX                                                                0\n#define regSPI_WF_LIFETIME_LIMIT_0                                                                      0x124b\n#define regSPI_WF_LIFETIME_LIMIT_0_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_LIMIT_1                                                                      0x124c\n#define regSPI_WF_LIFETIME_LIMIT_1_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_LIMIT_2                                                                      0x124d\n#define regSPI_WF_LIFETIME_LIMIT_2_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_LIMIT_3                                                                      0x124e\n#define regSPI_WF_LIFETIME_LIMIT_3_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_LIMIT_4                                                                      0x124f\n#define regSPI_WF_LIFETIME_LIMIT_4_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_LIMIT_5                                                                      0x1250\n#define regSPI_WF_LIFETIME_LIMIT_5_BASE_IDX                                                             0\n#define regSPI_WF_LIFETIME_STATUS_0                                                                     0x1255\n#define regSPI_WF_LIFETIME_STATUS_0_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_2                                                                     0x1257\n#define regSPI_WF_LIFETIME_STATUS_2_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_4                                                                     0x1259\n#define regSPI_WF_LIFETIME_STATUS_4_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_6                                                                     0x125b\n#define regSPI_WF_LIFETIME_STATUS_6_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_7                                                                     0x125c\n#define regSPI_WF_LIFETIME_STATUS_7_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_9                                                                     0x125e\n#define regSPI_WF_LIFETIME_STATUS_9_BASE_IDX                                                            0\n#define regSPI_WF_LIFETIME_STATUS_11                                                                    0x1260\n#define regSPI_WF_LIFETIME_STATUS_11_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_13                                                                    0x1262\n#define regSPI_WF_LIFETIME_STATUS_13_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_14                                                                    0x1263\n#define regSPI_WF_LIFETIME_STATUS_14_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_15                                                                    0x1264\n#define regSPI_WF_LIFETIME_STATUS_15_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_16                                                                    0x1265\n#define regSPI_WF_LIFETIME_STATUS_16_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_17                                                                    0x1266\n#define regSPI_WF_LIFETIME_STATUS_17_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_18                                                                    0x1267\n#define regSPI_WF_LIFETIME_STATUS_18_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_19                                                                    0x1268\n#define regSPI_WF_LIFETIME_STATUS_19_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_STATUS_20                                                                    0x1269\n#define regSPI_WF_LIFETIME_STATUS_20_BASE_IDX                                                           0\n#define regSPI_WF_LIFETIME_DEBUG                                                                        0x126a\n#define regSPI_WF_LIFETIME_DEBUG_BASE_IDX                                                               0\n#define regSPI_WF_LIFETIME_STATUS_21                                                                    0x126b\n#define regSPI_WF_LIFETIME_STATUS_21_BASE_IDX                                                           0\n#define regSPI_LB_CTR_CTRL                                                                              0x1274\n#define regSPI_LB_CTR_CTRL_BASE_IDX                                                                     0\n#define regSPI_LB_WGP_MASK                                                                              0x1275\n#define regSPI_LB_WGP_MASK_BASE_IDX                                                                     0\n#define regSPI_LB_DATA_REG                                                                              0x1276\n#define regSPI_LB_DATA_REG_BASE_IDX                                                                     0\n#define regSPI_PG_ENABLE_STATIC_WGP_MASK                                                                0x1277\n#define regSPI_PG_ENABLE_STATIC_WGP_MASK_BASE_IDX                                                       0\n#define regSPI_GDS_CREDITS                                                                              0x1278\n#define regSPI_GDS_CREDITS_BASE_IDX                                                                     0\n#define regSPI_SX_EXPORT_BUFFER_SIZES                                                                   0x1279\n#define regSPI_SX_EXPORT_BUFFER_SIZES_BASE_IDX                                                          0\n#define regSPI_SX_SCOREBOARD_BUFFER_SIZES                                                               0x127a\n#define regSPI_SX_SCOREBOARD_BUFFER_SIZES_BASE_IDX                                                      0\n#define regSPI_CSQ_WF_ACTIVE_STATUS                                                                     0x127b\n#define regSPI_CSQ_WF_ACTIVE_STATUS_BASE_IDX                                                            0\n#define regSPI_CSQ_WF_ACTIVE_COUNT_0                                                                    0x127c\n#define regSPI_CSQ_WF_ACTIVE_COUNT_0_BASE_IDX                                                           0\n#define regSPI_CSQ_WF_ACTIVE_COUNT_1                                                                    0x127d\n#define regSPI_CSQ_WF_ACTIVE_COUNT_1_BASE_IDX                                                           0\n#define regSPI_CSQ_WF_ACTIVE_COUNT_2                                                                    0x127e\n#define regSPI_CSQ_WF_ACTIVE_COUNT_2_BASE_IDX                                                           0\n#define regSPI_CSQ_WF_ACTIVE_COUNT_3                                                                    0x127f\n#define regSPI_CSQ_WF_ACTIVE_COUNT_3_BASE_IDX                                                           0\n#define regSPI_LB_DATA_WAVES                                                                            0x1284\n#define regSPI_LB_DATA_WAVES_BASE_IDX                                                                   0\n#define regSPI_LB_DATA_PERWGP_WAVE_HSGS                                                                 0x1285\n#define regSPI_LB_DATA_PERWGP_WAVE_HSGS_BASE_IDX                                                        0\n#define regSPI_LB_DATA_PERWGP_WAVE_CS                                                                   0x1287\n#define regSPI_LB_DATA_PERWGP_WAVE_CS_BASE_IDX                                                          0\n#define regSPIS_DEBUG_READ                                                                              0x128a\n#define regSPIS_DEBUG_READ_BASE_IDX                                                                     0\n#define regBCI_DEBUG_READ                                                                               0x128b\n#define regBCI_DEBUG_READ_BASE_IDX                                                                      0\n#define regSPI_P0_TRAP_SCREEN_PSBA_LO                                                                   0x128c\n#define regSPI_P0_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0\n#define regSPI_P0_TRAP_SCREEN_PSBA_HI                                                                   0x128d\n#define regSPI_P0_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0\n#define regSPI_P0_TRAP_SCREEN_PSMA_LO                                                                   0x128e\n#define regSPI_P0_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0\n#define regSPI_P0_TRAP_SCREEN_PSMA_HI                                                                   0x128f\n#define regSPI_P0_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0\n#define regSPI_P0_TRAP_SCREEN_GPR_MIN                                                                   0x1290\n#define regSPI_P0_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0\n#define regSPI_P1_TRAP_SCREEN_PSBA_LO                                                                   0x1291\n#define regSPI_P1_TRAP_SCREEN_PSBA_LO_BASE_IDX                                                          0\n#define regSPI_P1_TRAP_SCREEN_PSBA_HI                                                                   0x1292\n#define regSPI_P1_TRAP_SCREEN_PSBA_HI_BASE_IDX                                                          0\n#define regSPI_P1_TRAP_SCREEN_PSMA_LO                                                                   0x1293\n#define regSPI_P1_TRAP_SCREEN_PSMA_LO_BASE_IDX                                                          0\n#define regSPI_P1_TRAP_SCREEN_PSMA_HI                                                                   0x1294\n#define regSPI_P1_TRAP_SCREEN_PSMA_HI_BASE_IDX                                                          0\n#define regSPI_P1_TRAP_SCREEN_GPR_MIN                                                                   0x1295\n#define regSPI_P1_TRAP_SCREEN_GPR_MIN_BASE_IDX                                                          0\n\n\n\n\n#define regTD_CNTL                                                                                      0x12c5\n#define regTD_CNTL_BASE_IDX                                                                             0\n#define regTD_STATUS                                                                                    0x12c6\n#define regTD_STATUS_BASE_IDX                                                                           0\n#define regTD_POWER_CNTL                                                                                0x12ca\n#define regTD_POWER_CNTL_BASE_IDX                                                                       0\n#define regTD_CNTL2                                                                                     0x12cb\n#define regTD_CNTL2_BASE_IDX                                                                            0\n#define regTD_DSM_CNTL                                                                                  0x12cf\n#define regTD_DSM_CNTL_BASE_IDX                                                                         0\n#define regTD_DSM_CNTL2                                                                                 0x12d0\n#define regTD_DSM_CNTL2_BASE_IDX                                                                        0\n#define regTD_SCRATCH                                                                                   0x12d3\n#define regTD_SCRATCH_BASE_IDX                                                                          0\n#define regTA_CNTL                                                                                      0x12e1\n#define regTA_CNTL_BASE_IDX                                                                             0\n#define regTA_CNTL_AUX                                                                                  0x12e2\n#define regTA_CNTL_AUX_BASE_IDX                                                                         0\n#define regTA_CNTL2                                                                                     0x12e5\n#define regTA_CNTL2_BASE_IDX                                                                            0\n#define regTA_STATUS                                                                                    0x12e8\n#define regTA_STATUS_BASE_IDX                                                                           0\n#define regTA_SCRATCH                                                                                   0x1304\n#define regTA_SCRATCH_BASE_IDX                                                                          0\n\n\n\n\n#define regGDS_CONFIG                                                                                   0x1360\n#define regGDS_CONFIG_BASE_IDX                                                                          0\n#define regGDS_CNTL_STATUS                                                                              0x1361\n#define regGDS_CNTL_STATUS_BASE_IDX                                                                     0\n#define regGDS_ENHANCE                                                                                  0x1362\n#define regGDS_ENHANCE_BASE_IDX                                                                         0\n#define regGDS_PROTECTION_FAULT                                                                         0x1363\n#define regGDS_PROTECTION_FAULT_BASE_IDX                                                                0\n#define regGDS_VM_PROTECTION_FAULT                                                                      0x1364\n#define regGDS_VM_PROTECTION_FAULT_BASE_IDX                                                             0\n#define regGDS_EDC_CNT                                                                                  0x1365\n#define regGDS_EDC_CNT_BASE_IDX                                                                         0\n#define regGDS_EDC_GRBM_CNT                                                                             0x1366\n#define regGDS_EDC_GRBM_CNT_BASE_IDX                                                                    0\n#define regGDS_EDC_OA_DED                                                                               0x1367\n#define regGDS_EDC_OA_DED_BASE_IDX                                                                      0\n#define regGDS_DSM_CNTL                                                                                 0x136a\n#define regGDS_DSM_CNTL_BASE_IDX                                                                        0\n#define regGDS_EDC_OA_PHY_CNT                                                                           0x136b\n#define regGDS_EDC_OA_PHY_CNT_BASE_IDX                                                                  0\n#define regGDS_EDC_OA_PIPE_CNT                                                                          0x136c\n#define regGDS_EDC_OA_PIPE_CNT_BASE_IDX                                                                 0\n#define regGDS_DSM_CNTL2                                                                                0x136d\n#define regGDS_DSM_CNTL2_BASE_IDX                                                                       0\n\n\n\n\n#define regDB_DEBUG                                                                                     0x13ac\n#define regDB_DEBUG_BASE_IDX                                                                            0\n#define regDB_DEBUG2                                                                                    0x13ad\n#define regDB_DEBUG2_BASE_IDX                                                                           0\n#define regDB_DEBUG3                                                                                    0x13ae\n#define regDB_DEBUG3_BASE_IDX                                                                           0\n#define regDB_DEBUG4                                                                                    0x13af\n#define regDB_DEBUG4_BASE_IDX                                                                           0\n#define regDB_ETILE_STUTTER_CONTROL                                                                     0x13b0\n#define regDB_ETILE_STUTTER_CONTROL_BASE_IDX                                                            0\n#define regDB_LTILE_STUTTER_CONTROL                                                                     0x13b1\n#define regDB_LTILE_STUTTER_CONTROL_BASE_IDX                                                            0\n#define regDB_EQUAD_STUTTER_CONTROL                                                                     0x13b2\n#define regDB_EQUAD_STUTTER_CONTROL_BASE_IDX                                                            0\n#define regDB_LQUAD_STUTTER_CONTROL                                                                     0x13b3\n#define regDB_LQUAD_STUTTER_CONTROL_BASE_IDX                                                            0\n#define regDB_CREDIT_LIMIT                                                                              0x13b4\n#define regDB_CREDIT_LIMIT_BASE_IDX                                                                     0\n#define regDB_WATERMARKS                                                                                0x13b5\n#define regDB_WATERMARKS_BASE_IDX                                                                       0\n#define regDB_SUBTILE_CONTROL                                                                           0x13b6\n#define regDB_SUBTILE_CONTROL_BASE_IDX                                                                  0\n#define regDB_FREE_CACHELINES                                                                           0x13b7\n#define regDB_FREE_CACHELINES_BASE_IDX                                                                  0\n#define regDB_FIFO_DEPTH1                                                                               0x13b8\n#define regDB_FIFO_DEPTH1_BASE_IDX                                                                      0\n#define regDB_FIFO_DEPTH2                                                                               0x13b9\n#define regDB_FIFO_DEPTH2_BASE_IDX                                                                      0\n#define regDB_LAST_OF_BURST_CONFIG                                                                      0x13ba\n#define regDB_LAST_OF_BURST_CONFIG_BASE_IDX                                                             0\n#define regDB_RING_CONTROL                                                                              0x13bb\n#define regDB_RING_CONTROL_BASE_IDX                                                                     0\n#define regDB_MEM_ARB_WATERMARKS                                                                        0x13bc\n#define regDB_MEM_ARB_WATERMARKS_BASE_IDX                                                               0\n#define regDB_FIFO_DEPTH3                                                                               0x13bd\n#define regDB_FIFO_DEPTH3_BASE_IDX                                                                      0\n#define regDB_DEBUG6                                                                                    0x13be\n#define regDB_DEBUG6_BASE_IDX                                                                           0\n#define regDB_EXCEPTION_CONTROL                                                                         0x13bf\n#define regDB_EXCEPTION_CONTROL_BASE_IDX                                                                0\n#define regDB_DEBUG7                                                                                    0x13d0\n#define regDB_DEBUG7_BASE_IDX                                                                           0\n#define regDB_DEBUG5                                                                                    0x13d1\n#define regDB_DEBUG5_BASE_IDX                                                                           0\n#define regDB_FGCG_SRAMS_CLK_CTRL                                                                       0x13d7\n#define regDB_FGCG_SRAMS_CLK_CTRL_BASE_IDX                                                              0\n#define regDB_FGCG_INTERFACES_CLK_CTRL                                                                  0x13d8\n#define regDB_FGCG_INTERFACES_CLK_CTRL_BASE_IDX                                                         0\n#define regDB_FIFO_DEPTH4                                                                               0x13d9\n#define regDB_FIFO_DEPTH4_BASE_IDX                                                                      0\n#define regCC_RB_REDUNDANCY                                                                             0x13dc\n#define regCC_RB_REDUNDANCY_BASE_IDX                                                                    0\n#define regCC_RB_BACKEND_DISABLE                                                                        0x13dd\n#define regCC_RB_BACKEND_DISABLE_BASE_IDX                                                               0\n#define regGB_ADDR_CONFIG                                                                               0x13de\n#define regGB_ADDR_CONFIG_BASE_IDX                                                                      0\n#define regGB_BACKEND_MAP                                                                               0x13df\n#define regGB_BACKEND_MAP_BASE_IDX                                                                      0\n#define regGB_GPU_ID                                                                                    0x13e0\n#define regGB_GPU_ID_BASE_IDX                                                                           0\n#define regCC_RB_DAISY_CHAIN                                                                            0x13e1\n#define regCC_RB_DAISY_CHAIN_BASE_IDX                                                                   0\n#define regGB_ADDR_CONFIG_READ                                                                          0x13e2\n#define regGB_ADDR_CONFIG_READ_BASE_IDX                                                                 0\n#define regCB_HW_CONTROL_4                                                                              0x1422\n#define regCB_HW_CONTROL_4_BASE_IDX                                                                     0\n#define regCB_HW_CONTROL_3                                                                              0x1423\n#define regCB_HW_CONTROL_3_BASE_IDX                                                                     0\n#define regCB_HW_CONTROL                                                                                0x1424\n#define regCB_HW_CONTROL_BASE_IDX                                                                       0\n#define regCB_HW_CONTROL_1                                                                              0x1425\n#define regCB_HW_CONTROL_1_BASE_IDX                                                                     0\n#define regCB_HW_CONTROL_2                                                                              0x1426\n#define regCB_HW_CONTROL_2_BASE_IDX                                                                     0\n#define regCB_DCC_CONFIG                                                                                0x1427\n#define regCB_DCC_CONFIG_BASE_IDX                                                                       0\n#define regCB_HW_MEM_ARBITER_RD                                                                         0x1428\n#define regCB_HW_MEM_ARBITER_RD_BASE_IDX                                                                0\n#define regCB_HW_MEM_ARBITER_WR                                                                         0x1429\n#define regCB_HW_MEM_ARBITER_WR_BASE_IDX                                                                0\n#define regCB_FGCG_SRAM_OVERRIDE                                                                        0x142a\n#define regCB_FGCG_SRAM_OVERRIDE_BASE_IDX                                                               0\n#define regCB_DCC_CONFIG2                                                                               0x142b\n#define regCB_DCC_CONFIG2_BASE_IDX                                                                      0\n#define regCHICKEN_BITS                                                                                 0x142d\n#define regCHICKEN_BITS_BASE_IDX                                                                        0\n#define regCB_CACHE_EVICT_POINTS                                                                        0x142e\n#define regCB_CACHE_EVICT_POINTS_BASE_IDX                                                               0\n\n\n\n\n#define regGCEA_DRAM_RD_CLI2GRP_MAP0                                                                    0x17a0\n#define regGCEA_DRAM_RD_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regGCEA_DRAM_RD_CLI2GRP_MAP1                                                                    0x17a1\n#define regGCEA_DRAM_RD_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regGCEA_DRAM_WR_CLI2GRP_MAP0                                                                    0x17a2\n#define regGCEA_DRAM_WR_CLI2GRP_MAP0_BASE_IDX                                                           0\n#define regGCEA_DRAM_WR_CLI2GRP_MAP1                                                                    0x17a3\n#define regGCEA_DRAM_WR_CLI2GRP_MAP1_BASE_IDX                                                           0\n#define regGCEA_DRAM_RD_GRP2VC_MAP                                                                      0x17a4\n#define regGCEA_DRAM_RD_GRP2VC_MAP_BASE_IDX                                                             0\n#define regGCEA_DRAM_WR_GRP2VC_MAP                                                                      0x17a5\n#define regGCEA_DRAM_WR_GRP2VC_MAP_BASE_IDX                                                             0\n#define regGCEA_DRAM_RD_LAZY                                                                            0x17a6\n#define regGCEA_DRAM_RD_LAZY_BASE_IDX                                                                   0\n#define regGCEA_DRAM_WR_LAZY                                                                            0x17a7\n#define regGCEA_DRAM_WR_LAZY_BASE_IDX                                                                   0\n#define regGCEA_DRAM_RD_CAM_CNTL                                                                        0x17a8\n#define regGCEA_DRAM_RD_CAM_CNTL_BASE_IDX                                                               0\n#define regGCEA_DRAM_WR_CAM_CNTL                                                                        0x17a9\n#define regGCEA_DRAM_WR_CAM_CNTL_BASE_IDX                                                               0\n#define regGCEA_DRAM_PAGE_BURST                                                                         0x17aa\n#define regGCEA_DRAM_PAGE_BURST_BASE_IDX                                                                0\n#define regGCEA_DRAM_RD_PRI_AGE                                                                         0x17ab\n#define regGCEA_DRAM_RD_PRI_AGE_BASE_IDX                                                                0\n#define regGCEA_DRAM_WR_PRI_AGE                                                                         0x17ac\n#define regGCEA_DRAM_WR_PRI_AGE_BASE_IDX                                                                0\n#define regGCEA_DRAM_RD_PRI_QUEUING                                                                     0x17ad\n#define regGCEA_DRAM_RD_PRI_QUEUING_BASE_IDX                                                            0\n#define regGCEA_DRAM_WR_PRI_QUEUING                                                                     0x17ae\n#define regGCEA_DRAM_WR_PRI_QUEUING_BASE_IDX                                                            0\n#define regGCEA_DRAM_RD_PRI_FIXED                                                                       0x17af\n#define regGCEA_DRAM_RD_PRI_FIXED_BASE_IDX                                                              0\n#define regGCEA_DRAM_WR_PRI_FIXED                                                                       0x17b0\n#define regGCEA_DRAM_WR_PRI_FIXED_BASE_IDX                                                              0\n#define regGCEA_DRAM_RD_PRI_URGENCY                                                                     0x17b1\n#define regGCEA_DRAM_RD_PRI_URGENCY_BASE_IDX                                                            0\n#define regGCEA_DRAM_WR_PRI_URGENCY                                                                     0x17b2\n#define regGCEA_DRAM_WR_PRI_URGENCY_BASE_IDX                                                            0\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI1                                                                  0x17b3\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI2                                                                  0x17b4\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI3                                                                  0x17b5\n#define regGCEA_DRAM_RD_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI1                                                                  0x17b6\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI1_BASE_IDX                                                         0\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI2                                                                  0x17b7\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI2_BASE_IDX                                                         0\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI3                                                                  0x17b8\n#define regGCEA_DRAM_WR_PRI_QUANT_PRI3_BASE_IDX                                                         0\n#define regGCEA_IO_RD_CLI2GRP_MAP0                                                                      0x187d\n#define regGCEA_IO_RD_CLI2GRP_MAP0_BASE_IDX                                                             0\n#define regGCEA_IO_RD_CLI2GRP_MAP1                                                                      0x187e\n#define regGCEA_IO_RD_CLI2GRP_MAP1_BASE_IDX                                                             0\n#define regGCEA_IO_WR_CLI2GRP_MAP0                                                                      0x187f\n#define regGCEA_IO_WR_CLI2GRP_MAP0_BASE_IDX                                                             0\n#define regGCEA_IO_WR_CLI2GRP_MAP1                                                                      0x1880\n#define regGCEA_IO_WR_CLI2GRP_MAP1_BASE_IDX                                                             0\n#define regGCEA_IO_RD_COMBINE_FLUSH                                                                     0x1881\n#define regGCEA_IO_RD_COMBINE_FLUSH_BASE_IDX                                                            0\n#define regGCEA_IO_WR_COMBINE_FLUSH                                                                     0x1882\n#define regGCEA_IO_WR_COMBINE_FLUSH_BASE_IDX                                                            0\n#define regGCEA_IO_GROUP_BURST                                                                          0x1883\n#define regGCEA_IO_GROUP_BURST_BASE_IDX                                                                 0\n#define regGCEA_IO_RD_PRI_AGE                                                                           0x1884\n#define regGCEA_IO_RD_PRI_AGE_BASE_IDX                                                                  0\n#define regGCEA_IO_WR_PRI_AGE                                                                           0x1885\n#define regGCEA_IO_WR_PRI_AGE_BASE_IDX                                                                  0\n#define regGCEA_IO_RD_PRI_QUEUING                                                                       0x1886\n#define regGCEA_IO_RD_PRI_QUEUING_BASE_IDX                                                              0\n#define regGCEA_IO_WR_PRI_QUEUING                                                                       0x1887\n#define regGCEA_IO_WR_PRI_QUEUING_BASE_IDX                                                              0\n#define regGCEA_IO_RD_PRI_FIXED                                                                         0x1888\n#define regGCEA_IO_RD_PRI_FIXED_BASE_IDX                                                                0\n#define regGCEA_IO_WR_PRI_FIXED                                                                         0x1889\n#define regGCEA_IO_WR_PRI_FIXED_BASE_IDX                                                                0\n#define regGCEA_IO_RD_PRI_URGENCY                                                                       0x188a\n#define regGCEA_IO_RD_PRI_URGENCY_BASE_IDX                                                              0\n#define regGCEA_IO_WR_PRI_URGENCY                                                                       0x188b\n#define regGCEA_IO_WR_PRI_URGENCY_BASE_IDX                                                              0\n#define regGCEA_IO_RD_PRI_URGENCY_MASKING                                                               0x188c\n#define regGCEA_IO_RD_PRI_URGENCY_MASKING_BASE_IDX                                                      0\n#define regGCEA_IO_WR_PRI_URGENCY_MASKING                                                               0x188d\n#define regGCEA_IO_WR_PRI_URGENCY_MASKING_BASE_IDX                                                      0\n#define regGCEA_IO_RD_PRI_QUANT_PRI1                                                                    0x188e\n#define regGCEA_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                           0\n#define regGCEA_IO_RD_PRI_QUANT_PRI2                                                                    0x188f\n#define regGCEA_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                           0\n#define regGCEA_IO_RD_PRI_QUANT_PRI3                                                                    0x1890\n#define regGCEA_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                           0\n#define regGCEA_IO_WR_PRI_QUANT_PRI1                                                                    0x1891\n#define regGCEA_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                           0\n#define regGCEA_IO_WR_PRI_QUANT_PRI2                                                                    0x1892\n#define regGCEA_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                           0\n#define regGCEA_IO_WR_PRI_QUANT_PRI3                                                                    0x1893\n#define regGCEA_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                           0\n#define regGCEA_SDP_ARB_DRAM                                                                            0x1894\n#define regGCEA_SDP_ARB_DRAM_BASE_IDX                                                                   0\n#define regGCEA_SDP_ARB_FINAL                                                                           0x1896\n#define regGCEA_SDP_ARB_FINAL_BASE_IDX                                                                  0\n#define regGCEA_SDP_DRAM_PRIORITY                                                                       0x1897\n#define regGCEA_SDP_DRAM_PRIORITY_BASE_IDX                                                              0\n#define regGCEA_SDP_IO_PRIORITY                                                                         0x1899\n#define regGCEA_SDP_IO_PRIORITY_BASE_IDX                                                                0\n#define regGCEA_SDP_CREDITS                                                                             0x189a\n#define regGCEA_SDP_CREDITS_BASE_IDX                                                                    0\n#define regGCEA_SDP_TAG_RESERVE0                                                                        0x189b\n#define regGCEA_SDP_TAG_RESERVE0_BASE_IDX                                                               0\n#define regGCEA_SDP_TAG_RESERVE1                                                                        0x189c\n#define regGCEA_SDP_TAG_RESERVE1_BASE_IDX                                                               0\n#define regGCEA_SDP_VCC_RESERVE0                                                                        0x189d\n#define regGCEA_SDP_VCC_RESERVE0_BASE_IDX                                                               0\n#define regGCEA_SDP_VCC_RESERVE1                                                                        0x189e\n#define regGCEA_SDP_VCC_RESERVE1_BASE_IDX                                                               0\n#define regGCEA_SDP_VCD_RESERVE0                                                                        0x189f\n#define regGCEA_SDP_VCD_RESERVE0_BASE_IDX                                                               0\n\n\n\n\n#define regGCEA_SDP_VCD_RESERVE1                                                                        0x14a0\n#define regGCEA_SDP_VCD_RESERVE1_BASE_IDX                                                               0\n#define regGCEA_SDP_REQ_CNTL                                                                            0x14a1\n#define regGCEA_SDP_REQ_CNTL_BASE_IDX                                                                   0\n#define regGCEA_MISC                                                                                    0x14a2\n#define regGCEA_MISC_BASE_IDX                                                                           0\n#define regGCEA_LATENCY_SAMPLING                                                                        0x14a3\n#define regGCEA_LATENCY_SAMPLING_BASE_IDX                                                               0\n#define regGCEA_MAM_CTRL2                                                                               0x14a9\n#define regGCEA_MAM_CTRL2_BASE_IDX                                                                      0\n#define regGCEA_MAM_CTRL                                                                                0x14ab\n#define regGCEA_MAM_CTRL_BASE_IDX                                                                       0\n#define regGCEA_EDC_CNT                                                                                 0x14b2\n#define regGCEA_EDC_CNT_BASE_IDX                                                                        0\n#define regGCEA_EDC_CNT2                                                                                0x14b3\n#define regGCEA_EDC_CNT2_BASE_IDX                                                                       0\n#define regGCEA_DSM_CNTL                                                                                0x14b4\n#define regGCEA_DSM_CNTL_BASE_IDX                                                                       0\n#define regGCEA_DSM_CNTLA                                                                               0x14b5\n#define regGCEA_DSM_CNTLA_BASE_IDX                                                                      0\n#define regGCEA_DSM_CNTLB                                                                               0x14b6\n#define regGCEA_DSM_CNTLB_BASE_IDX                                                                      0\n#define regGCEA_DSM_CNTL2                                                                               0x14b7\n#define regGCEA_DSM_CNTL2_BASE_IDX                                                                      0\n#define regGCEA_DSM_CNTL2A                                                                              0x14b8\n#define regGCEA_DSM_CNTL2A_BASE_IDX                                                                     0\n#define regGCEA_DSM_CNTL2B                                                                              0x14b9\n#define regGCEA_DSM_CNTL2B_BASE_IDX                                                                     0\n#define regGCEA_GL2C_XBR_CREDITS                                                                        0x14ba\n#define regGCEA_GL2C_XBR_CREDITS_BASE_IDX                                                               0\n#define regGCEA_GL2C_XBR_MAXBURST                                                                       0x14bb\n#define regGCEA_GL2C_XBR_MAXBURST_BASE_IDX                                                              0\n#define regGCEA_PROBE_CNTL                                                                              0x14bc\n#define regGCEA_PROBE_CNTL_BASE_IDX                                                                     0\n#define regGCEA_PROBE_MAP                                                                               0x14bd\n#define regGCEA_PROBE_MAP_BASE_IDX                                                                      0\n#define regGCEA_ERR_STATUS                                                                              0x14be\n#define regGCEA_ERR_STATUS_BASE_IDX                                                                     0\n#define regGCEA_MISC2                                                                                   0x14bf\n#define regGCEA_MISC2_BASE_IDX                                                                          0\n\n\n\n\n#define regGCEA_SDP_BACKDOOR_CMDCREDITS0                                                                0x1512\n#define regGCEA_SDP_BACKDOOR_CMDCREDITS0_BASE_IDX                                                       0\n#define regGCEA_SDP_BACKDOOR_CMDCREDITS1                                                                0x1513\n#define regGCEA_SDP_BACKDOOR_CMDCREDITS1_BASE_IDX                                                       0\n#define regGCEA_SDP_BACKDOOR_DATACREDITS0                                                               0x1514\n#define regGCEA_SDP_BACKDOOR_DATACREDITS0_BASE_IDX                                                      0\n#define regGCEA_SDP_BACKDOOR_DATACREDITS1                                                               0x1515\n#define regGCEA_SDP_BACKDOOR_DATACREDITS1_BASE_IDX                                                      0\n#define regGCEA_SDP_BACKDOOR_MISCCREDITS                                                                0x1516\n#define regGCEA_SDP_BACKDOOR_MISCCREDITS_BASE_IDX                                                       0\n#define regGCEA_RRET_MEM_RESERVE                                                                        0x1518\n#define regGCEA_RRET_MEM_RESERVE_BASE_IDX                                                               0\n#define regGCEA_EDC_CNT3                                                                                0x151a\n#define regGCEA_EDC_CNT3_BASE_IDX                                                                       0\n#define regGCEA_SDP_ENABLE                                                                              0x151e\n#define regGCEA_SDP_ENABLE_BASE_IDX                                                                     0\n\n\n\n\n#define regSPI_PQEV_CTRL                                                                                0x14c0\n#define regSPI_PQEV_CTRL_BASE_IDX                                                                       0\n#define regSPI_EXP_THROTTLE_CTRL                                                                        0x14c3\n#define regSPI_EXP_THROTTLE_CTRL_BASE_IDX                                                               0\n\n\n\n\n#define regRMI_GENERAL_CNTL                                                                             0x1880\n#define regRMI_GENERAL_CNTL_BASE_IDX                                                                    1\n#define regRMI_GENERAL_CNTL1                                                                            0x1881\n#define regRMI_GENERAL_CNTL1_BASE_IDX                                                                   1\n#define regRMI_GENERAL_STATUS                                                                           0x1882\n#define regRMI_GENERAL_STATUS_BASE_IDX                                                                  1\n#define regRMI_SUBBLOCK_STATUS0                                                                         0x1883\n#define regRMI_SUBBLOCK_STATUS0_BASE_IDX                                                                1\n#define regRMI_SUBBLOCK_STATUS1                                                                         0x1884\n#define regRMI_SUBBLOCK_STATUS1_BASE_IDX                                                                1\n#define regRMI_SUBBLOCK_STATUS2                                                                         0x1885\n#define regRMI_SUBBLOCK_STATUS2_BASE_IDX                                                                1\n#define regRMI_SUBBLOCK_STATUS3                                                                         0x1886\n#define regRMI_SUBBLOCK_STATUS3_BASE_IDX                                                                1\n#define regRMI_XBAR_CONFIG                                                                              0x1887\n#define regRMI_XBAR_CONFIG_BASE_IDX                                                                     1\n#define regRMI_PROBE_POP_LOGIC_CNTL                                                                     0x1888\n#define regRMI_PROBE_POP_LOGIC_CNTL_BASE_IDX                                                            1\n#define regRMI_UTC_XNACK_N_MISC_CNTL                                                                    0x1889\n#define regRMI_UTC_XNACK_N_MISC_CNTL_BASE_IDX                                                           1\n#define regRMI_DEMUX_CNTL                                                                               0x188a\n#define regRMI_DEMUX_CNTL_BASE_IDX                                                                      1\n#define regRMI_UTCL1_CNTL1                                                                              0x188b\n#define regRMI_UTCL1_CNTL1_BASE_IDX                                                                     1\n#define regRMI_UTCL1_CNTL2                                                                              0x188c\n#define regRMI_UTCL1_CNTL2_BASE_IDX                                                                     1\n#define regRMI_UTC_UNIT_CONFIG                                                                          0x188d\n#define regRMI_UTC_UNIT_CONFIG_BASE_IDX                                                                 1\n#define regRMI_TCIW_FORMATTER0_CNTL                                                                     0x188e\n#define regRMI_TCIW_FORMATTER0_CNTL_BASE_IDX                                                            1\n#define regRMI_TCIW_FORMATTER1_CNTL                                                                     0x188f\n#define regRMI_TCIW_FORMATTER1_CNTL_BASE_IDX                                                            1\n#define regRMI_SCOREBOARD_CNTL                                                                          0x1890\n#define regRMI_SCOREBOARD_CNTL_BASE_IDX                                                                 1\n#define regRMI_SCOREBOARD_STATUS0                                                                       0x1891\n#define regRMI_SCOREBOARD_STATUS0_BASE_IDX                                                              1\n#define regRMI_SCOREBOARD_STATUS1                                                                       0x1892\n#define regRMI_SCOREBOARD_STATUS1_BASE_IDX                                                              1\n#define regRMI_SCOREBOARD_STATUS2                                                                       0x1893\n#define regRMI_SCOREBOARD_STATUS2_BASE_IDX                                                              1\n#define regRMI_XBAR_ARBITER_CONFIG                                                                      0x1894\n#define regRMI_XBAR_ARBITER_CONFIG_BASE_IDX                                                             1\n#define regRMI_XBAR_ARBITER_CONFIG_1                                                                    0x1895\n#define regRMI_XBAR_ARBITER_CONFIG_1_BASE_IDX                                                           1\n#define regRMI_CLOCK_CNTRL                                                                              0x1896\n#define regRMI_CLOCK_CNTRL_BASE_IDX                                                                     1\n#define regRMI_UTCL1_STATUS                                                                             0x1897\n#define regRMI_UTCL1_STATUS_BASE_IDX                                                                    1\n#define regRMI_RB_GLX_CID_MAP                                                                           0x1898\n#define regRMI_RB_GLX_CID_MAP_BASE_IDX                                                                  1\n#define regRMI_XNACK_DEBUG                                                                              0x189e\n#define regRMI_XNACK_DEBUG_BASE_IDX                                                                     1\n#define regRMI_SPARE                                                                                    0x189f\n#define regRMI_SPARE_BASE_IDX                                                                           1\n#define regRMI_SPARE_1                                                                                  0x18a0\n#define regRMI_SPARE_1_BASE_IDX                                                                         1\n#define regRMI_SPARE_2                                                                                  0x18a1\n#define regRMI_SPARE_2_BASE_IDX                                                                         1\n#define regCC_RMI_REDUNDANCY                                                                            0x18a2\n#define regCC_RMI_REDUNDANCY_BASE_IDX                                                                   1\n\n\n\n\n#define regGCR_PIO_CNTL                                                                                 0x1580\n#define regGCR_PIO_CNTL_BASE_IDX                                                                        0\n#define regGCR_PIO_DATA                                                                                 0x1581\n#define regGCR_PIO_DATA_BASE_IDX                                                                        0\n#define regPMM_CNTL                                                                                     0x1582\n#define regPMM_CNTL_BASE_IDX                                                                            0\n#define regPMM_STATUS                                                                                   0x1583\n#define regPMM_STATUS_BASE_IDX                                                                          0\n\n\n\n\n#define regUTCL1_CTRL_1                                                                                 0x158c\n#define regUTCL1_CTRL_1_BASE_IDX                                                                        0\n#define regUTCL1_ALOG                                                                                   0x158f\n#define regUTCL1_ALOG_BASE_IDX                                                                          0\n#define regUTCL1_STATUS                                                                                 0x1594\n#define regUTCL1_STATUS_BASE_IDX                                                                        0\n\n\n\n\n#define regGCMC_VM_NB_MMIOBASE                                                                          0x15a0\n#define regGCMC_VM_NB_MMIOBASE_BASE_IDX                                                                 0\n#define regGCMC_VM_NB_MMIOLIMIT                                                                         0x15a1\n#define regGCMC_VM_NB_MMIOLIMIT_BASE_IDX                                                                0\n#define regGCMC_VM_NB_PCI_CTRL                                                                          0x15a2\n#define regGCMC_VM_NB_PCI_CTRL_BASE_IDX                                                                 0\n#define regGCMC_VM_NB_PCI_ARB                                                                           0x15a3\n#define regGCMC_VM_NB_PCI_ARB_BASE_IDX                                                                  0\n#define regGCMC_VM_NB_TOP_OF_DRAM_SLOT1                                                                 0x15a4\n#define regGCMC_VM_NB_TOP_OF_DRAM_SLOT1_BASE_IDX                                                        0\n#define regGCMC_VM_NB_LOWER_TOP_OF_DRAM2                                                                0x15a5\n#define regGCMC_VM_NB_LOWER_TOP_OF_DRAM2_BASE_IDX                                                       0\n#define regGCMC_VM_NB_UPPER_TOP_OF_DRAM2                                                                0x15a6\n#define regGCMC_VM_NB_UPPER_TOP_OF_DRAM2_BASE_IDX                                                       0\n#define regGCMC_VM_FB_OFFSET                                                                            0x15a7\n#define regGCMC_VM_FB_OFFSET_BASE_IDX                                                                   0\n#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB                                                     0x15a8\n#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB_BASE_IDX                                            0\n#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB                                                     0x15a9\n#define regGCMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB_BASE_IDX                                            0\n#define regGCMC_VM_STEERING                                                                             0x15aa\n#define regGCMC_VM_STEERING_BASE_IDX                                                                    0\n#define regGCMC_SHARED_VIRT_RESET_REQ                                                                   0x15ab\n#define regGCMC_SHARED_VIRT_RESET_REQ_BASE_IDX                                                          0\n#define regGCMC_MEM_POWER_LS                                                                            0x15ac\n#define regGCMC_MEM_POWER_LS_BASE_IDX                                                                   0\n#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START                                                         0x15ad\n#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_START_BASE_IDX                                                0\n#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END                                                           0x15ae\n#define regGCMC_VM_CACHEABLE_DRAM_ADDRESS_END_BASE_IDX                                                  0\n#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START                                                           0x15af\n#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_START_BASE_IDX                                                  0\n#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END                                                             0x15b0\n#define regGCMC_VM_LOCAL_SYSMEM_ADDRESS_END_BASE_IDX                                                    0\n#define regGCMC_VM_APT_CNTL                                                                             0x15b1\n#define regGCMC_VM_APT_CNTL_BASE_IDX                                                                    0\n#define regGCMC_VM_LOCAL_FB_ADDRESS_START                                                               0x15b2\n#define regGCMC_VM_LOCAL_FB_ADDRESS_START_BASE_IDX                                                      0\n#define regGCMC_VM_LOCAL_FB_ADDRESS_END                                                                 0x15b3\n#define regGCMC_VM_LOCAL_FB_ADDRESS_END_BASE_IDX                                                        0\n#define regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL                                                           0x15b4\n#define regGCMC_VM_LOCAL_FB_ADDRESS_LOCK_CNTL_BASE_IDX                                                  0\n#define regGCUTCL2_ICG_CTRL                                                                             0x15b5\n#define regGCUTCL2_ICG_CTRL_BASE_IDX                                                                    0\n#define regGCMC_SHARED_ACTIVE_FCN_ID                                                                    0x15b6\n#define regGCMC_SHARED_ACTIVE_FCN_ID_BASE_IDX                                                           0\n#define regGCUTCL2_CGTT_BUSY_CTRL                                                                       0x15b7\n#define regGCUTCL2_CGTT_BUSY_CTRL_BASE_IDX                                                              0\n#define regGCMC_VM_FB_NOALLOC_CNTL                                                                      0x15b8\n#define regGCMC_VM_FB_NOALLOC_CNTL_BASE_IDX                                                             0\n#define regGCUTCL2_HARVEST_BYPASS_GROUPS                                                                0x15b9\n#define regGCUTCL2_HARVEST_BYPASS_GROUPS_BASE_IDX                                                       0\n#define regGCUTCL2_GROUP_RET_FAULT_STATUS                                                               0x15bb\n#define regGCUTCL2_GROUP_RET_FAULT_STATUS_BASE_IDX                                                      0\n\n\n\n\n#define regGCVM_L2_CNTL                                                                                 0x15c0\n#define regGCVM_L2_CNTL_BASE_IDX                                                                        0\n#define regGCVM_L2_CNTL2                                                                                0x15c1\n#define regGCVM_L2_CNTL2_BASE_IDX                                                                       0\n#define regGCVM_L2_CNTL3                                                                                0x15c2\n#define regGCVM_L2_CNTL3_BASE_IDX                                                                       0\n#define regGCVM_L2_STATUS                                                                               0x15c3\n#define regGCVM_L2_STATUS_BASE_IDX                                                                      0\n#define regGCVM_DUMMY_PAGE_FAULT_CNTL                                                                   0x15c4\n#define regGCVM_DUMMY_PAGE_FAULT_CNTL_BASE_IDX                                                          0\n#define regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32                                                              0x15c5\n#define regGCVM_DUMMY_PAGE_FAULT_ADDR_LO32_BASE_IDX                                                     0\n#define regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32                                                              0x15c6\n#define regGCVM_DUMMY_PAGE_FAULT_ADDR_HI32_BASE_IDX                                                     0\n#define regGCVM_INVALIDATE_CNTL                                                                         0x15c7\n#define regGCVM_INVALIDATE_CNTL_BASE_IDX                                                                0\n#define regGCVM_L2_PROTECTION_FAULT_CNTL                                                                0x15c8\n#define regGCVM_L2_PROTECTION_FAULT_CNTL_BASE_IDX                                                       0\n#define regGCVM_L2_PROTECTION_FAULT_CNTL2                                                               0x15c9\n#define regGCVM_L2_PROTECTION_FAULT_CNTL2_BASE_IDX                                                      0\n#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL3                                                            0x15ca\n#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL3_BASE_IDX                                                   0\n#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL4                                                            0x15cb\n#define regGCVM_L2_PROTECTION_FAULT_MM_CNTL4_BASE_IDX                                                   0\n#define regGCVM_L2_PROTECTION_FAULT_STATUS                                                              0x15cc\n#define regGCVM_L2_PROTECTION_FAULT_STATUS_BASE_IDX                                                     0\n#define regGCVM_L2_PROTECTION_FAULT_ADDR_LO32                                                           0x15cd\n#define regGCVM_L2_PROTECTION_FAULT_ADDR_LO32_BASE_IDX                                                  0\n#define regGCVM_L2_PROTECTION_FAULT_ADDR_HI32                                                           0x15ce\n#define regGCVM_L2_PROTECTION_FAULT_ADDR_HI32_BASE_IDX                                                  0\n#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32                                                   0x15cf\n#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32_BASE_IDX                                          0\n#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32                                                   0x15d0\n#define regGCVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32_BASE_IDX                                          0\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32                                             0x15d2\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32_BASE_IDX                                    0\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32                                             0x15d3\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32_BASE_IDX                                    0\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32                                            0x15d4\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32_BASE_IDX                                   0\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32                                            0x15d5\n#define regGCVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32_BASE_IDX                                   0\n#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32                                                0x15d6\n#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32_BASE_IDX                                       0\n#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32                                                0x15d7\n#define regGCVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32_BASE_IDX                                       0\n#define regGCVM_L2_CNTL4                                                                                0x15d8\n#define regGCVM_L2_CNTL4_BASE_IDX                                                                       0\n#define regGCVM_L2_MM_GROUP_RT_CLASSES                                                                  0x15d9\n#define regGCVM_L2_MM_GROUP_RT_CLASSES_BASE_IDX                                                         0\n#define regGCVM_L2_BANK_SELECT_RESERVED_CID                                                             0x15da\n#define regGCVM_L2_BANK_SELECT_RESERVED_CID_BASE_IDX                                                    0\n#define regGCVM_L2_BANK_SELECT_RESERVED_CID2                                                            0x15db\n#define regGCVM_L2_BANK_SELECT_RESERVED_CID2_BASE_IDX                                                   0\n#define regGCVM_L2_CACHE_PARITY_CNTL                                                                    0x15dc\n#define regGCVM_L2_CACHE_PARITY_CNTL_BASE_IDX                                                           0\n#define regGCVM_L2_ICG_CTRL                                                                             0x15dd\n#define regGCVM_L2_ICG_CTRL_BASE_IDX                                                                    0\n#define regGCVM_L2_CNTL5                                                                                0x15de\n#define regGCVM_L2_CNTL5_BASE_IDX                                                                       0\n#define regGCVM_L2_GCR_CNTL                                                                             0x15df\n#define regGCVM_L2_GCR_CNTL_BASE_IDX                                                                    0\n#define regGCVML2_WALKER_MACRO_THROTTLE_TIME                                                            0x15e0\n#define regGCVML2_WALKER_MACRO_THROTTLE_TIME_BASE_IDX                                                   0\n#define regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT                                                     0x15e1\n#define regGCVML2_WALKER_MACRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0\n#define regGCVML2_WALKER_MICRO_THROTTLE_TIME                                                            0x15e2\n#define regGCVML2_WALKER_MICRO_THROTTLE_TIME_BASE_IDX                                                   0\n#define regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT                                                     0x15e3\n#define regGCVML2_WALKER_MICRO_THROTTLE_FETCH_LIMIT_BASE_IDX                                            0\n#define regGCVM_L2_CGTT_BUSY_CTRL                                                                       0x15e4\n#define regGCVM_L2_CGTT_BUSY_CTRL_BASE_IDX                                                              0\n#define regGCVM_L2_PTE_CACHE_DUMP_CNTL                                                                  0x15e5\n#define regGCVM_L2_PTE_CACHE_DUMP_CNTL_BASE_IDX                                                         0\n#define regGCVM_L2_PTE_CACHE_DUMP_READ                                                                  0x15e6\n#define regGCVM_L2_PTE_CACHE_DUMP_READ_BASE_IDX                                                         0\n#define regGCVM_L2_BANK_SELECT_MASKS                                                                    0x15e9\n#define regGCVM_L2_BANK_SELECT_MASKS_BASE_IDX                                                           0\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC                                                          0x15ea\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_RET_CDC_BASE_IDX                                                 0\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC                                               0x15eb\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_CDC_BASE_IDX                                      0\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC                                             0x15ec\n#define regGCUTCL2_CREDIT_SAFETY_GROUP_CLIENTS_INVREQ_NOCDC_BASE_IDX                                    0\n#define regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT                                                      0x15ed\n#define regGCVML2_CREDIT_SAFETY_IH_FAULT_INTERRUPT_BASE_IDX                                             0\n#define regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ                                                      0x15ee\n#define regGCVML2_WALKER_CREDIT_SAFETY_FETCH_RDREQ_BASE_IDX                                             0\n\n\n\n\n#define regGC_ATC_L2_CNTL                                                                               0x1660\n#define regGC_ATC_L2_CNTL_BASE_IDX                                                                      0\n#define regGC_ATC_L2_CNTL2                                                                              0x1661\n#define regGC_ATC_L2_CNTL2_BASE_IDX                                                                     0\n#define regGC_ATC_L2_CACHE_DATA0                                                                        0x1664\n#define regGC_ATC_L2_CACHE_DATA0_BASE_IDX                                                               0\n#define regGC_ATC_L2_CACHE_DATA1                                                                        0x1665\n#define regGC_ATC_L2_CACHE_DATA1_BASE_IDX                                                               0\n#define regGC_ATC_L2_CACHE_DATA2                                                                        0x1666\n#define regGC_ATC_L2_CACHE_DATA2_BASE_IDX                                                               0\n#define regGC_ATC_L2_CNTL3                                                                              0x1667\n#define regGC_ATC_L2_CNTL3_BASE_IDX                                                                     0\n#define regGC_ATC_L2_STATUS                                                                             0x1668\n#define regGC_ATC_L2_STATUS_BASE_IDX                                                                    0\n#define regGC_ATC_L2_STATUS2                                                                            0x1669\n#define regGC_ATC_L2_STATUS2_BASE_IDX                                                                   0\n#define regGC_ATC_L2_MISC_CG                                                                            0x166a\n#define regGC_ATC_L2_MISC_CG_BASE_IDX                                                                   0\n#define regGC_ATC_L2_MEM_POWER_LS                                                                       0x166b\n#define regGC_ATC_L2_MEM_POWER_LS_BASE_IDX                                                              0\n#define regGC_ATC_L2_SDPPORT_CTRL                                                                       0x166f\n#define regGC_ATC_L2_SDPPORT_CTRL_BASE_IDX                                                              0\n\n\n\n\n#define regGCL2TLB_TLB0_STATUS                                                                          0x1681\n#define regGCL2TLB_TLB0_STATUS_BASE_IDX                                                                 0\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO                                               0x1683\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_LO_BASE_IDX                                      0\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI                                               0x1684\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_REQUEST_HI_BASE_IDX                                      0\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO                                              0x1685\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_LO_BASE_IDX                                     0\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI                                              0x1686\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_RESPONSE_HI_BASE_IDX                                     0\n\n\n\n\n#define regGCMC_VM_FB_LOCATION_BASE                                                                     0x1688\n#define regGCMC_VM_FB_LOCATION_BASE_BASE_IDX                                                            0\n#define regGCMC_VM_FB_LOCATION_TOP                                                                      0x1689\n#define regGCMC_VM_FB_LOCATION_TOP_BASE_IDX                                                             0\n#define regGCMC_VM_AGP_TOP                                                                              0x168a\n#define regGCMC_VM_AGP_TOP_BASE_IDX                                                                     0\n#define regGCMC_VM_AGP_BOT                                                                              0x168b\n#define regGCMC_VM_AGP_BOT_BASE_IDX                                                                     0\n#define regGCMC_VM_AGP_BASE                                                                             0x168c\n#define regGCMC_VM_AGP_BASE_BASE_IDX                                                                    0\n#define regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR                                                             0x168d\n#define regGCMC_VM_SYSTEM_APERTURE_LOW_ADDR_BASE_IDX                                                    0\n#define regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR                                                            0x168e\n#define regGCMC_VM_SYSTEM_APERTURE_HIGH_ADDR_BASE_IDX                                                   0\n#define regGCMC_VM_MX_L1_TLB_CNTL                                                                       0x168f\n#define regGCMC_VM_MX_L1_TLB_CNTL_BASE_IDX                                                              0\n\n\n\n\n#define regGCVM_CONTEXT0_CNTL                                                                           0x1698\n#define regGCVM_CONTEXT0_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT1_CNTL                                                                           0x1699\n#define regGCVM_CONTEXT1_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT2_CNTL                                                                           0x169a\n#define regGCVM_CONTEXT2_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT3_CNTL                                                                           0x169b\n#define regGCVM_CONTEXT3_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT4_CNTL                                                                           0x169c\n#define regGCVM_CONTEXT4_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT5_CNTL                                                                           0x169d\n#define regGCVM_CONTEXT5_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT6_CNTL                                                                           0x169e\n#define regGCVM_CONTEXT6_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT7_CNTL                                                                           0x169f\n#define regGCVM_CONTEXT7_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT8_CNTL                                                                           0x16a0\n#define regGCVM_CONTEXT8_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT9_CNTL                                                                           0x16a1\n#define regGCVM_CONTEXT9_CNTL_BASE_IDX                                                                  0\n#define regGCVM_CONTEXT10_CNTL                                                                          0x16a2\n#define regGCVM_CONTEXT10_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXT11_CNTL                                                                          0x16a3\n#define regGCVM_CONTEXT11_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXT12_CNTL                                                                          0x16a4\n#define regGCVM_CONTEXT12_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXT13_CNTL                                                                          0x16a5\n#define regGCVM_CONTEXT13_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXT14_CNTL                                                                          0x16a6\n#define regGCVM_CONTEXT14_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXT15_CNTL                                                                          0x16a7\n#define regGCVM_CONTEXT15_CNTL_BASE_IDX                                                                 0\n#define regGCVM_CONTEXTS_DISABLE                                                                        0x16a8\n#define regGCVM_CONTEXTS_DISABLE_BASE_IDX                                                               0\n#define regGCVM_INVALIDATE_ENG0_SEM                                                                     0x16a9\n#define regGCVM_INVALIDATE_ENG0_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG1_SEM                                                                     0x16aa\n#define regGCVM_INVALIDATE_ENG1_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG2_SEM                                                                     0x16ab\n#define regGCVM_INVALIDATE_ENG2_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG3_SEM                                                                     0x16ac\n#define regGCVM_INVALIDATE_ENG3_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG4_SEM                                                                     0x16ad\n#define regGCVM_INVALIDATE_ENG4_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG5_SEM                                                                     0x16ae\n#define regGCVM_INVALIDATE_ENG5_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG6_SEM                                                                     0x16af\n#define regGCVM_INVALIDATE_ENG6_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG7_SEM                                                                     0x16b0\n#define regGCVM_INVALIDATE_ENG7_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG8_SEM                                                                     0x16b1\n#define regGCVM_INVALIDATE_ENG8_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG9_SEM                                                                     0x16b2\n#define regGCVM_INVALIDATE_ENG9_SEM_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG10_SEM                                                                    0x16b3\n#define regGCVM_INVALIDATE_ENG10_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG11_SEM                                                                    0x16b4\n#define regGCVM_INVALIDATE_ENG11_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG12_SEM                                                                    0x16b5\n#define regGCVM_INVALIDATE_ENG12_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG13_SEM                                                                    0x16b6\n#define regGCVM_INVALIDATE_ENG13_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG14_SEM                                                                    0x16b7\n#define regGCVM_INVALIDATE_ENG14_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG15_SEM                                                                    0x16b8\n#define regGCVM_INVALIDATE_ENG15_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG16_SEM                                                                    0x16b9\n#define regGCVM_INVALIDATE_ENG16_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG17_SEM                                                                    0x16ba\n#define regGCVM_INVALIDATE_ENG17_SEM_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG0_REQ                                                                     0x16bb\n#define regGCVM_INVALIDATE_ENG0_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG1_REQ                                                                     0x16bc\n#define regGCVM_INVALIDATE_ENG1_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG2_REQ                                                                     0x16bd\n#define regGCVM_INVALIDATE_ENG2_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG3_REQ                                                                     0x16be\n#define regGCVM_INVALIDATE_ENG3_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG4_REQ                                                                     0x16bf\n#define regGCVM_INVALIDATE_ENG4_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG5_REQ                                                                     0x16c0\n#define regGCVM_INVALIDATE_ENG5_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG6_REQ                                                                     0x16c1\n#define regGCVM_INVALIDATE_ENG6_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG7_REQ                                                                     0x16c2\n#define regGCVM_INVALIDATE_ENG7_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG8_REQ                                                                     0x16c3\n#define regGCVM_INVALIDATE_ENG8_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG9_REQ                                                                     0x16c4\n#define regGCVM_INVALIDATE_ENG9_REQ_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG10_REQ                                                                    0x16c5\n#define regGCVM_INVALIDATE_ENG10_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG11_REQ                                                                    0x16c6\n#define regGCVM_INVALIDATE_ENG11_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG12_REQ                                                                    0x16c7\n#define regGCVM_INVALIDATE_ENG12_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG13_REQ                                                                    0x16c8\n#define regGCVM_INVALIDATE_ENG13_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG14_REQ                                                                    0x16c9\n#define regGCVM_INVALIDATE_ENG14_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG15_REQ                                                                    0x16ca\n#define regGCVM_INVALIDATE_ENG15_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG16_REQ                                                                    0x16cb\n#define regGCVM_INVALIDATE_ENG16_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG17_REQ                                                                    0x16cc\n#define regGCVM_INVALIDATE_ENG17_REQ_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG0_ACK                                                                     0x16cd\n#define regGCVM_INVALIDATE_ENG0_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG1_ACK                                                                     0x16ce\n#define regGCVM_INVALIDATE_ENG1_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG2_ACK                                                                     0x16cf\n#define regGCVM_INVALIDATE_ENG2_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG3_ACK                                                                     0x16d0\n#define regGCVM_INVALIDATE_ENG3_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG4_ACK                                                                     0x16d1\n#define regGCVM_INVALIDATE_ENG4_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG5_ACK                                                                     0x16d2\n#define regGCVM_INVALIDATE_ENG5_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG6_ACK                                                                     0x16d3\n#define regGCVM_INVALIDATE_ENG6_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG7_ACK                                                                     0x16d4\n#define regGCVM_INVALIDATE_ENG7_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG8_ACK                                                                     0x16d5\n#define regGCVM_INVALIDATE_ENG8_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG9_ACK                                                                     0x16d6\n#define regGCVM_INVALIDATE_ENG9_ACK_BASE_IDX                                                            0\n#define regGCVM_INVALIDATE_ENG10_ACK                                                                    0x16d7\n#define regGCVM_INVALIDATE_ENG10_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG11_ACK                                                                    0x16d8\n#define regGCVM_INVALIDATE_ENG11_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG12_ACK                                                                    0x16d9\n#define regGCVM_INVALIDATE_ENG12_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG13_ACK                                                                    0x16da\n#define regGCVM_INVALIDATE_ENG13_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG14_ACK                                                                    0x16db\n#define regGCVM_INVALIDATE_ENG14_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG15_ACK                                                                    0x16dc\n#define regGCVM_INVALIDATE_ENG15_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG16_ACK                                                                    0x16dd\n#define regGCVM_INVALIDATE_ENG16_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG17_ACK                                                                    0x16de\n#define regGCVM_INVALIDATE_ENG17_ACK_BASE_IDX                                                           0\n#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32                                                         0x16df\n#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32                                                         0x16e0\n#define regGCVM_INVALIDATE_ENG0_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32                                                         0x16e1\n#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32                                                         0x16e2\n#define regGCVM_INVALIDATE_ENG1_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32                                                         0x16e3\n#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32                                                         0x16e4\n#define regGCVM_INVALIDATE_ENG2_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32                                                         0x16e5\n#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32                                                         0x16e6\n#define regGCVM_INVALIDATE_ENG3_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32                                                         0x16e7\n#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32                                                         0x16e8\n#define regGCVM_INVALIDATE_ENG4_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32                                                         0x16e9\n#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32                                                         0x16ea\n#define regGCVM_INVALIDATE_ENG5_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32                                                         0x16eb\n#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32                                                         0x16ec\n#define regGCVM_INVALIDATE_ENG6_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32                                                         0x16ed\n#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32                                                         0x16ee\n#define regGCVM_INVALIDATE_ENG7_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32                                                         0x16ef\n#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32                                                         0x16f0\n#define regGCVM_INVALIDATE_ENG8_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32                                                         0x16f1\n#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_LO32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32                                                         0x16f2\n#define regGCVM_INVALIDATE_ENG9_ADDR_RANGE_HI32_BASE_IDX                                                0\n#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32                                                        0x16f3\n#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32                                                        0x16f4\n#define regGCVM_INVALIDATE_ENG10_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32                                                        0x16f5\n#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32                                                        0x16f6\n#define regGCVM_INVALIDATE_ENG11_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32                                                        0x16f7\n#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32                                                        0x16f8\n#define regGCVM_INVALIDATE_ENG12_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32                                                        0x16f9\n#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32                                                        0x16fa\n#define regGCVM_INVALIDATE_ENG13_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32                                                        0x16fb\n#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32                                                        0x16fc\n#define regGCVM_INVALIDATE_ENG14_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32                                                        0x16fd\n#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32                                                        0x16fe\n#define regGCVM_INVALIDATE_ENG15_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32                                                        0x16ff\n#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32                                                        0x1700\n#define regGCVM_INVALIDATE_ENG16_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32                                                        0x1701\n#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_LO32_BASE_IDX                                               0\n#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32                                                        0x1702\n#define regGCVM_INVALIDATE_ENG17_ADDR_RANGE_HI32_BASE_IDX                                               0\n#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1703\n#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1704\n#define regGCVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1705\n#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1706\n#define regGCVM_CONTEXT1_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1707\n#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1708\n#define regGCVM_CONTEXT2_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1709\n#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32                                                      0x170a\n#define regGCVM_CONTEXT3_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32                                                      0x170b\n#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32                                                      0x170c\n#define regGCVM_CONTEXT4_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32                                                      0x170d\n#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32                                                      0x170e\n#define regGCVM_CONTEXT5_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32                                                      0x170f\n#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1710\n#define regGCVM_CONTEXT6_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1711\n#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1712\n#define regGCVM_CONTEXT7_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1713\n#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1714\n#define regGCVM_CONTEXT8_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32                                                      0x1715\n#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32                                                      0x1716\n#define regGCVM_CONTEXT9_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1717\n#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1718\n#define regGCVM_CONTEXT10_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1719\n#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32                                                     0x171a\n#define regGCVM_CONTEXT11_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32                                                     0x171b\n#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32                                                     0x171c\n#define regGCVM_CONTEXT12_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32                                                     0x171d\n#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32                                                     0x171e\n#define regGCVM_CONTEXT13_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32                                                     0x171f\n#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1720\n#define regGCVM_CONTEXT14_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32                                                     0x1721\n#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32                                                     0x1722\n#define regGCVM_CONTEXT15_PAGE_TABLE_BASE_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32                                                     0x1723\n#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32                                                     0x1724\n#define regGCVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32                                                     0x1725\n#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32                                                     0x1726\n#define regGCVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32                                                     0x1727\n#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32                                                     0x1728\n#define regGCVM_CONTEXT2_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32                                                     0x1729\n#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32                                                     0x172a\n#define regGCVM_CONTEXT3_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32                                                     0x172b\n#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32                                                     0x172c\n#define regGCVM_CONTEXT4_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32                                                     0x172d\n#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32                                                     0x172e\n#define regGCVM_CONTEXT5_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32                                                     0x172f\n#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32                                                     0x1730\n#define regGCVM_CONTEXT6_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32                                                     0x1731\n#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32                                                     0x1732\n#define regGCVM_CONTEXT7_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32                                                     0x1733\n#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32                                                     0x1734\n#define regGCVM_CONTEXT8_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32                                                     0x1735\n#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                            0\n#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32                                                     0x1736\n#define regGCVM_CONTEXT9_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                            0\n#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32                                                    0x1737\n#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32                                                    0x1738\n#define regGCVM_CONTEXT10_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32                                                    0x1739\n#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32                                                    0x173a\n#define regGCVM_CONTEXT11_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32                                                    0x173b\n#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32                                                    0x173c\n#define regGCVM_CONTEXT12_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32                                                    0x173d\n#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32                                                    0x173e\n#define regGCVM_CONTEXT13_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32                                                    0x173f\n#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32                                                    0x1740\n#define regGCVM_CONTEXT14_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32                                                    0x1741\n#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_LO32_BASE_IDX                                           0\n#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32                                                    0x1742\n#define regGCVM_CONTEXT15_PAGE_TABLE_START_ADDR_HI32_BASE_IDX                                           0\n#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32                                                       0x1743\n#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32                                                       0x1744\n#define regGCVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32                                                       0x1745\n#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32                                                       0x1746\n#define regGCVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32                                                       0x1747\n#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32                                                       0x1748\n#define regGCVM_CONTEXT2_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32                                                       0x1749\n#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32                                                       0x174a\n#define regGCVM_CONTEXT3_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32                                                       0x174b\n#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32                                                       0x174c\n#define regGCVM_CONTEXT4_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32                                                       0x174d\n#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32                                                       0x174e\n#define regGCVM_CONTEXT5_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32                                                       0x174f\n#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32                                                       0x1750\n#define regGCVM_CONTEXT6_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32                                                       0x1751\n#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32                                                       0x1752\n#define regGCVM_CONTEXT7_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32                                                       0x1753\n#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32                                                       0x1754\n#define regGCVM_CONTEXT8_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32                                                       0x1755\n#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                              0\n#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32                                                       0x1756\n#define regGCVM_CONTEXT9_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                              0\n#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32                                                      0x1757\n#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32                                                      0x1758\n#define regGCVM_CONTEXT10_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32                                                      0x1759\n#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32                                                      0x175a\n#define regGCVM_CONTEXT11_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32                                                      0x175b\n#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32                                                      0x175c\n#define regGCVM_CONTEXT12_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32                                                      0x175d\n#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32                                                      0x175e\n#define regGCVM_CONTEXT13_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32                                                      0x175f\n#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32                                                      0x1760\n#define regGCVM_CONTEXT14_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32                                                      0x1761\n#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_LO32_BASE_IDX                                             0\n#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32                                                      0x1762\n#define regGCVM_CONTEXT15_PAGE_TABLE_END_ADDR_HI32_BASE_IDX                                             0\n#define regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                                    0x1763\n#define regGCVM_L2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                           0\n#define regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1764\n#define regGCVM_L2_CONTEXT0_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1765\n#define regGCVM_L2_CONTEXT1_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1766\n#define regGCVM_L2_CONTEXT2_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1767\n#define regGCVM_L2_CONTEXT3_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1768\n#define regGCVM_L2_CONTEXT4_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x1769\n#define regGCVM_L2_CONTEXT5_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x176a\n#define regGCVM_L2_CONTEXT6_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x176b\n#define regGCVM_L2_CONTEXT7_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x176c\n#define regGCVM_L2_CONTEXT8_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                           0x176d\n#define regGCVM_L2_CONTEXT9_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                  0\n#define regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x176e\n#define regGCVM_L2_CONTEXT10_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x176f\n#define regGCVM_L2_CONTEXT11_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x1770\n#define regGCVM_L2_CONTEXT12_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x1771\n#define regGCVM_L2_CONTEXT13_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x1772\n#define regGCVM_L2_CONTEXT14_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n#define regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES                                          0x1773\n#define regGCVM_L2_CONTEXT15_PER_PFVF_PTE_CACHE_FRAGMENT_SIZES_BASE_IDX                                 0\n\n\n\n\n#define regGCVML2_PERFCOUNTER2_0_LO                                                                     0x34e0\n#define regGCVML2_PERFCOUNTER2_0_LO_BASE_IDX                                                            1\n#define regGCVML2_PERFCOUNTER2_1_LO                                                                     0x34e1\n#define regGCVML2_PERFCOUNTER2_1_LO_BASE_IDX                                                            1\n#define regGCVML2_PERFCOUNTER2_0_HI                                                                     0x34e2\n#define regGCVML2_PERFCOUNTER2_0_HI_BASE_IDX                                                            1\n#define regGCVML2_PERFCOUNTER2_1_HI                                                                     0x34e3\n#define regGCVML2_PERFCOUNTER2_1_HI_BASE_IDX                                                            1\n\n\n\n\n#define regGCMC_VM_L2_PERFCOUNTER_LO                                                                    0x34e4\n#define regGCMC_VM_L2_PERFCOUNTER_LO_BASE_IDX                                                           1\n#define regGCMC_VM_L2_PERFCOUNTER_HI                                                                    0x34e5\n#define regGCMC_VM_L2_PERFCOUNTER_HI_BASE_IDX                                                           1\n#define regGCUTCL2_PERFCOUNTER_LO                                                                       0x34e6\n#define regGCUTCL2_PERFCOUNTER_LO_BASE_IDX                                                              1\n#define regGCUTCL2_PERFCOUNTER_HI                                                                       0x34e7\n#define regGCUTCL2_PERFCOUNTER_HI_BASE_IDX                                                              1\n\n\n\n\n#define regGC_ATC_L2_PERFCOUNTER2_LO                                                                    0x34f4\n#define regGC_ATC_L2_PERFCOUNTER2_LO_BASE_IDX                                                           1\n#define regGC_ATC_L2_PERFCOUNTER2_HI                                                                    0x34f5\n#define regGC_ATC_L2_PERFCOUNTER2_HI_BASE_IDX                                                           1\n\n\n\n\n#define regGC_ATC_L2_PERFCOUNTER_LO                                                                     0x34f8\n#define regGC_ATC_L2_PERFCOUNTER_LO_BASE_IDX                                                            1\n#define regGC_ATC_L2_PERFCOUNTER_HI                                                                     0x34f9\n#define regGC_ATC_L2_PERFCOUNTER_HI_BASE_IDX                                                            1\n\n\n\n\n#define regGCL2TLB_PERFCOUNTER_LO                                                                       0x34fa\n#define regGCL2TLB_PERFCOUNTER_LO_BASE_IDX                                                              1\n#define regGCL2TLB_PERFCOUNTER_HI                                                                       0x34fb\n#define regGCL2TLB_PERFCOUNTER_HI_BASE_IDX                                                              1\n\n\n\n\n#define regGCVML2_PERFCOUNTER2_0_SELECT                                                                 0x3d20\n#define regGCVML2_PERFCOUNTER2_0_SELECT_BASE_IDX                                                        1\n#define regGCVML2_PERFCOUNTER2_1_SELECT                                                                 0x3d21\n#define regGCVML2_PERFCOUNTER2_1_SELECT_BASE_IDX                                                        1\n#define regGCVML2_PERFCOUNTER2_0_SELECT1                                                                0x3d22\n#define regGCVML2_PERFCOUNTER2_0_SELECT1_BASE_IDX                                                       1\n#define regGCVML2_PERFCOUNTER2_1_SELECT1                                                                0x3d23\n#define regGCVML2_PERFCOUNTER2_1_SELECT1_BASE_IDX                                                       1\n#define regGCVML2_PERFCOUNTER2_0_MODE                                                                   0x3d24\n#define regGCVML2_PERFCOUNTER2_0_MODE_BASE_IDX                                                          1\n#define regGCVML2_PERFCOUNTER2_1_MODE                                                                   0x3d25\n#define regGCVML2_PERFCOUNTER2_1_MODE_BASE_IDX                                                          1\n\n\n\n\n#define regGCMC_VM_L2_PERFCOUNTER0_CFG                                                                  0x3d30\n#define regGCMC_VM_L2_PERFCOUNTER0_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER1_CFG                                                                  0x3d31\n#define regGCMC_VM_L2_PERFCOUNTER1_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER2_CFG                                                                  0x3d32\n#define regGCMC_VM_L2_PERFCOUNTER2_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER3_CFG                                                                  0x3d33\n#define regGCMC_VM_L2_PERFCOUNTER3_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER4_CFG                                                                  0x3d34\n#define regGCMC_VM_L2_PERFCOUNTER4_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER5_CFG                                                                  0x3d35\n#define regGCMC_VM_L2_PERFCOUNTER5_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER6_CFG                                                                  0x3d36\n#define regGCMC_VM_L2_PERFCOUNTER6_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER7_CFG                                                                  0x3d37\n#define regGCMC_VM_L2_PERFCOUNTER7_CFG_BASE_IDX                                                         1\n#define regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL                                                             0x3d38\n#define regGCMC_VM_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                    1\n#define regGCUTCL2_PERFCOUNTER0_CFG                                                                     0x3d39\n#define regGCUTCL2_PERFCOUNTER0_CFG_BASE_IDX                                                            1\n#define regGCUTCL2_PERFCOUNTER1_CFG                                                                     0x3d3a\n#define regGCUTCL2_PERFCOUNTER1_CFG_BASE_IDX                                                            1\n#define regGCUTCL2_PERFCOUNTER2_CFG                                                                     0x3d3b\n#define regGCUTCL2_PERFCOUNTER2_CFG_BASE_IDX                                                            1\n#define regGCUTCL2_PERFCOUNTER3_CFG                                                                     0x3d3c\n#define regGCUTCL2_PERFCOUNTER3_CFG_BASE_IDX                                                            1\n#define regGCUTCL2_PERFCOUNTER_RSLT_CNTL                                                                0x3d3d\n#define regGCUTCL2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1\n\n\n\n\n#define regGC_ATC_L2_PERFCOUNTER2_SELECT                                                                0x3d40\n#define regGC_ATC_L2_PERFCOUNTER2_SELECT_BASE_IDX                                                       1\n#define regGC_ATC_L2_PERFCOUNTER2_SELECT1                                                               0x3d41\n#define regGC_ATC_L2_PERFCOUNTER2_SELECT1_BASE_IDX                                                      1\n#define regGC_ATC_L2_PERFCOUNTER2_MODE                                                                  0x3d42\n#define regGC_ATC_L2_PERFCOUNTER2_MODE_BASE_IDX                                                         1\n\n\n\n\n#define regGC_ATC_L2_PERFCOUNTER0_CFG                                                                   0x3d44\n#define regGC_ATC_L2_PERFCOUNTER0_CFG_BASE_IDX                                                          1\n#define regGC_ATC_L2_PERFCOUNTER1_CFG                                                                   0x3d45\n#define regGC_ATC_L2_PERFCOUNTER1_CFG_BASE_IDX                                                          1\n#define regGC_ATC_L2_PERFCOUNTER_RSLT_CNTL                                                              0x3d46\n#define regGC_ATC_L2_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                     1\n\n\n\n\n#define regGCL2TLB_PERFCOUNTER0_CFG                                                                     0x3d4a\n#define regGCL2TLB_PERFCOUNTER0_CFG_BASE_IDX                                                            1\n#define regGCL2TLB_PERFCOUNTER1_CFG                                                                     0x3d4b\n#define regGCL2TLB_PERFCOUNTER1_CFG_BASE_IDX                                                            1\n#define regGCL2TLB_PERFCOUNTER2_CFG                                                                     0x3d4c\n#define regGCL2TLB_PERFCOUNTER2_CFG_BASE_IDX                                                            1\n#define regGCL2TLB_PERFCOUNTER3_CFG                                                                     0x3d4d\n#define regGCL2TLB_PERFCOUNTER3_CFG_BASE_IDX                                                            1\n#define regGCL2TLB_PERFCOUNTER_RSLT_CNTL                                                                0x3d4e\n#define regGCL2TLB_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                       1\n\n\n\n\n#define regRLC_RLCS_FED_STATUS_0                                                                        0x4eff\n#define regRLC_RLCS_FED_STATUS_0_BASE_IDX                                                               1\n#define regRLC_RLCS_FED_STATUS_1                                                                        0x4f00\n#define regRLC_RLCS_FED_STATUS_1_BASE_IDX                                                               1\n\n\n\n\n#define regGCUTCL2_TRANSLATION_BYPASS_BY_VMID                                                           0x5e41\n#define regGCUTCL2_TRANSLATION_BYPASS_BY_VMID_BASE_IDX                                                  1\n#define regGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE                                                       0x5e43\n#define regGCVM_IOMMU_GPU_HOST_TRANSLATION_ENABLE_BASE_IDX                                              1\n#define regGCVM_IOMMU_CONTROL_REGISTER                                                                  0x5e44\n#define regGCVM_IOMMU_CONTROL_REGISTER_BASE_IDX                                                         1\n#define regGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER                                         0x5e45\n#define regGCVM_IOMMU_PERFORMANCE_OPTIMIZATION_CONTROL_REGISTER_BASE_IDX                                1\n#define regGCVM_IOMMU_MMIO_CNTRL_1                                                                      0x5e46\n#define regGCVM_IOMMU_MMIO_CNTRL_1_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_0                                                                       0x5e47\n#define regGCMC_VM_MARC_BASE_LO_0_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_1                                                                       0x5e48\n#define regGCMC_VM_MARC_BASE_LO_1_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_2                                                                       0x5e49\n#define regGCMC_VM_MARC_BASE_LO_2_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_3                                                                       0x5e4a\n#define regGCMC_VM_MARC_BASE_LO_3_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_4                                                                       0x5e4b\n#define regGCMC_VM_MARC_BASE_LO_4_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_5                                                                       0x5e4c\n#define regGCMC_VM_MARC_BASE_LO_5_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_6                                                                       0x5e4d\n#define regGCMC_VM_MARC_BASE_LO_6_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_7                                                                       0x5e4e\n#define regGCMC_VM_MARC_BASE_LO_7_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_8                                                                       0x5e4f\n#define regGCMC_VM_MARC_BASE_LO_8_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_9                                                                       0x5e50\n#define regGCMC_VM_MARC_BASE_LO_9_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_LO_10                                                                      0x5e51\n#define regGCMC_VM_MARC_BASE_LO_10_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_11                                                                      0x5e52\n#define regGCMC_VM_MARC_BASE_LO_11_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_12                                                                      0x5e53\n#define regGCMC_VM_MARC_BASE_LO_12_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_13                                                                      0x5e54\n#define regGCMC_VM_MARC_BASE_LO_13_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_14                                                                      0x5e55\n#define regGCMC_VM_MARC_BASE_LO_14_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_LO_15                                                                      0x5e56\n#define regGCMC_VM_MARC_BASE_LO_15_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_0                                                                       0x5e57\n#define regGCMC_VM_MARC_BASE_HI_0_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_1                                                                       0x5e58\n#define regGCMC_VM_MARC_BASE_HI_1_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_2                                                                       0x5e59\n#define regGCMC_VM_MARC_BASE_HI_2_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_3                                                                       0x5e5a\n#define regGCMC_VM_MARC_BASE_HI_3_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_4                                                                       0x5e5b\n#define regGCMC_VM_MARC_BASE_HI_4_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_5                                                                       0x5e5c\n#define regGCMC_VM_MARC_BASE_HI_5_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_6                                                                       0x5e5d\n#define regGCMC_VM_MARC_BASE_HI_6_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_7                                                                       0x5e5e\n#define regGCMC_VM_MARC_BASE_HI_7_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_8                                                                       0x5e5f\n#define regGCMC_VM_MARC_BASE_HI_8_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_9                                                                       0x5e60\n#define regGCMC_VM_MARC_BASE_HI_9_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_BASE_HI_10                                                                      0x5e61\n#define regGCMC_VM_MARC_BASE_HI_10_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_11                                                                      0x5e62\n#define regGCMC_VM_MARC_BASE_HI_11_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_12                                                                      0x5e63\n#define regGCMC_VM_MARC_BASE_HI_12_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_13                                                                      0x5e64\n#define regGCMC_VM_MARC_BASE_HI_13_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_14                                                                      0x5e65\n#define regGCMC_VM_MARC_BASE_HI_14_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_BASE_HI_15                                                                      0x5e66\n#define regGCMC_VM_MARC_BASE_HI_15_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_0                                                                      0x5e67\n#define regGCMC_VM_MARC_RELOC_LO_0_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_1                                                                      0x5e68\n#define regGCMC_VM_MARC_RELOC_LO_1_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_2                                                                      0x5e69\n#define regGCMC_VM_MARC_RELOC_LO_2_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_3                                                                      0x5e6a\n#define regGCMC_VM_MARC_RELOC_LO_3_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_4                                                                      0x5e6b\n#define regGCMC_VM_MARC_RELOC_LO_4_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_5                                                                      0x5e6c\n#define regGCMC_VM_MARC_RELOC_LO_5_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_6                                                                      0x5e6d\n#define regGCMC_VM_MARC_RELOC_LO_6_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_7                                                                      0x5e6e\n#define regGCMC_VM_MARC_RELOC_LO_7_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_8                                                                      0x5e6f\n#define regGCMC_VM_MARC_RELOC_LO_8_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_9                                                                      0x5e70\n#define regGCMC_VM_MARC_RELOC_LO_9_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_LO_10                                                                     0x5e71\n#define regGCMC_VM_MARC_RELOC_LO_10_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_LO_11                                                                     0x5e72\n#define regGCMC_VM_MARC_RELOC_LO_11_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_LO_12                                                                     0x5e73\n#define regGCMC_VM_MARC_RELOC_LO_12_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_LO_13                                                                     0x5e74\n#define regGCMC_VM_MARC_RELOC_LO_13_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_LO_14                                                                     0x5e75\n#define regGCMC_VM_MARC_RELOC_LO_14_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_LO_15                                                                     0x5e76\n#define regGCMC_VM_MARC_RELOC_LO_15_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_0                                                                      0x5e77\n#define regGCMC_VM_MARC_RELOC_HI_0_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_1                                                                      0x5e78\n#define regGCMC_VM_MARC_RELOC_HI_1_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_2                                                                      0x5e79\n#define regGCMC_VM_MARC_RELOC_HI_2_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_3                                                                      0x5e7a\n#define regGCMC_VM_MARC_RELOC_HI_3_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_4                                                                      0x5e7b\n#define regGCMC_VM_MARC_RELOC_HI_4_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_5                                                                      0x5e7c\n#define regGCMC_VM_MARC_RELOC_HI_5_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_6                                                                      0x5e7d\n#define regGCMC_VM_MARC_RELOC_HI_6_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_7                                                                      0x5e7e\n#define regGCMC_VM_MARC_RELOC_HI_7_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_8                                                                      0x5e7f\n#define regGCMC_VM_MARC_RELOC_HI_8_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_9                                                                      0x5e80\n#define regGCMC_VM_MARC_RELOC_HI_9_BASE_IDX                                                             1\n#define regGCMC_VM_MARC_RELOC_HI_10                                                                     0x5e81\n#define regGCMC_VM_MARC_RELOC_HI_10_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_11                                                                     0x5e82\n#define regGCMC_VM_MARC_RELOC_HI_11_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_12                                                                     0x5e83\n#define regGCMC_VM_MARC_RELOC_HI_12_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_13                                                                     0x5e84\n#define regGCMC_VM_MARC_RELOC_HI_13_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_14                                                                     0x5e85\n#define regGCMC_VM_MARC_RELOC_HI_14_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_RELOC_HI_15                                                                     0x5e86\n#define regGCMC_VM_MARC_RELOC_HI_15_BASE_IDX                                                            1\n#define regGCMC_VM_MARC_LEN_LO_0                                                                        0x5e87\n#define regGCMC_VM_MARC_LEN_LO_0_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_1                                                                        0x5e88\n#define regGCMC_VM_MARC_LEN_LO_1_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_2                                                                        0x5e89\n#define regGCMC_VM_MARC_LEN_LO_2_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_3                                                                        0x5e8a\n#define regGCMC_VM_MARC_LEN_LO_3_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_4                                                                        0x5e8b\n#define regGCMC_VM_MARC_LEN_LO_4_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_5                                                                        0x5e8c\n#define regGCMC_VM_MARC_LEN_LO_5_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_6                                                                        0x5e8d\n#define regGCMC_VM_MARC_LEN_LO_6_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_7                                                                        0x5e8e\n#define regGCMC_VM_MARC_LEN_LO_7_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_8                                                                        0x5e8f\n#define regGCMC_VM_MARC_LEN_LO_8_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_9                                                                        0x5e90\n#define regGCMC_VM_MARC_LEN_LO_9_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_LO_10                                                                       0x5e91\n#define regGCMC_VM_MARC_LEN_LO_10_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_LO_11                                                                       0x5e92\n#define regGCMC_VM_MARC_LEN_LO_11_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_LO_12                                                                       0x5e93\n#define regGCMC_VM_MARC_LEN_LO_12_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_LO_13                                                                       0x5e94\n#define regGCMC_VM_MARC_LEN_LO_13_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_LO_14                                                                       0x5e95\n#define regGCMC_VM_MARC_LEN_LO_14_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_LO_15                                                                       0x5e96\n#define regGCMC_VM_MARC_LEN_LO_15_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_0                                                                        0x5e97\n#define regGCMC_VM_MARC_LEN_HI_0_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_1                                                                        0x5e98\n#define regGCMC_VM_MARC_LEN_HI_1_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_2                                                                        0x5e99\n#define regGCMC_VM_MARC_LEN_HI_2_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_3                                                                        0x5e9a\n#define regGCMC_VM_MARC_LEN_HI_3_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_4                                                                        0x5e9b\n#define regGCMC_VM_MARC_LEN_HI_4_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_5                                                                        0x5e9c\n#define regGCMC_VM_MARC_LEN_HI_5_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_6                                                                        0x5e9d\n#define regGCMC_VM_MARC_LEN_HI_6_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_7                                                                        0x5e9e\n#define regGCMC_VM_MARC_LEN_HI_7_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_8                                                                        0x5e9f\n#define regGCMC_VM_MARC_LEN_HI_8_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_9                                                                        0x5ea0\n#define regGCMC_VM_MARC_LEN_HI_9_BASE_IDX                                                               1\n#define regGCMC_VM_MARC_LEN_HI_10                                                                       0x5ea1\n#define regGCMC_VM_MARC_LEN_HI_10_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_11                                                                       0x5ea2\n#define regGCMC_VM_MARC_LEN_HI_11_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_12                                                                       0x5ea3\n#define regGCMC_VM_MARC_LEN_HI_12_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_13                                                                       0x5ea4\n#define regGCMC_VM_MARC_LEN_HI_13_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_14                                                                       0x5ea5\n#define regGCMC_VM_MARC_LEN_HI_14_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_LEN_HI_15                                                                       0x5ea6\n#define regGCMC_VM_MARC_LEN_HI_15_BASE_IDX                                                              1\n#define regGCMC_VM_MARC_PFVF_MAPPING_0                                                                  0x5ea7\n#define regGCMC_VM_MARC_PFVF_MAPPING_0_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_1                                                                  0x5ea8\n#define regGCMC_VM_MARC_PFVF_MAPPING_1_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_2                                                                  0x5ea9\n#define regGCMC_VM_MARC_PFVF_MAPPING_2_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_3                                                                  0x5eaa\n#define regGCMC_VM_MARC_PFVF_MAPPING_3_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_4                                                                  0x5eab\n#define regGCMC_VM_MARC_PFVF_MAPPING_4_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_5                                                                  0x5eac\n#define regGCMC_VM_MARC_PFVF_MAPPING_5_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_6                                                                  0x5ead\n#define regGCMC_VM_MARC_PFVF_MAPPING_6_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_7                                                                  0x5eae\n#define regGCMC_VM_MARC_PFVF_MAPPING_7_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_8                                                                  0x5eaf\n#define regGCMC_VM_MARC_PFVF_MAPPING_8_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_9                                                                  0x5eb0\n#define regGCMC_VM_MARC_PFVF_MAPPING_9_BASE_IDX                                                         1\n#define regGCMC_VM_MARC_PFVF_MAPPING_10                                                                 0x5eb1\n#define regGCMC_VM_MARC_PFVF_MAPPING_10_BASE_IDX                                                        1\n#define regGCMC_VM_MARC_PFVF_MAPPING_11                                                                 0x5eb2\n#define regGCMC_VM_MARC_PFVF_MAPPING_11_BASE_IDX                                                        1\n#define regGCMC_VM_MARC_PFVF_MAPPING_12                                                                 0x5eb3\n#define regGCMC_VM_MARC_PFVF_MAPPING_12_BASE_IDX                                                        1\n#define regGCMC_VM_MARC_PFVF_MAPPING_13                                                                 0x5eb4\n#define regGCMC_VM_MARC_PFVF_MAPPING_13_BASE_IDX                                                        1\n#define regGCMC_VM_MARC_PFVF_MAPPING_14                                                                 0x5eb5\n#define regGCMC_VM_MARC_PFVF_MAPPING_14_BASE_IDX                                                        1\n#define regGCMC_VM_MARC_PFVF_MAPPING_15                                                                 0x5eb6\n#define regGCMC_VM_MARC_PFVF_MAPPING_15_BASE_IDX                                                        1\n#define regGCUTC_TRANSLATION_FAULT_CNTL0                                                                0x5eb7\n#define regGCUTC_TRANSLATION_FAULT_CNTL0_BASE_IDX                                                       1\n#define regGCUTC_TRANSLATION_FAULT_CNTL1                                                                0x5eb8\n#define regGCUTC_TRANSLATION_FAULT_CNTL1_BASE_IDX                                                       1\n\n\n\n\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL                                                     0x5ec4\n#define regGCUTC_GPUVA_VMID_TRANSLATION_ASSIST_CNTL_BASE_IDX                                            1\n\n\n\n\n#define regSPI_SHADER_PGM_RSRC4_PS                                                                      0x19a1\n#define regSPI_SHADER_PGM_RSRC4_PS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_CHKSUM_PS                                                                     0x19a6\n#define regSPI_SHADER_PGM_CHKSUM_PS_BASE_IDX                                                            0\n#define regSPI_SHADER_PGM_RSRC3_PS                                                                      0x19a7\n#define regSPI_SHADER_PGM_RSRC3_PS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_LO_PS                                                                         0x19a8\n#define regSPI_SHADER_PGM_LO_PS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_HI_PS                                                                         0x19a9\n#define regSPI_SHADER_PGM_HI_PS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_RSRC1_PS                                                                      0x19aa\n#define regSPI_SHADER_PGM_RSRC1_PS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_RSRC2_PS                                                                      0x19ab\n#define regSPI_SHADER_PGM_RSRC2_PS_BASE_IDX                                                             0\n#define regSPI_SHADER_USER_DATA_PS_0                                                                    0x19ac\n#define regSPI_SHADER_USER_DATA_PS_0_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_1                                                                    0x19ad\n#define regSPI_SHADER_USER_DATA_PS_1_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_2                                                                    0x19ae\n#define regSPI_SHADER_USER_DATA_PS_2_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_3                                                                    0x19af\n#define regSPI_SHADER_USER_DATA_PS_3_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_4                                                                    0x19b0\n#define regSPI_SHADER_USER_DATA_PS_4_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_5                                                                    0x19b1\n#define regSPI_SHADER_USER_DATA_PS_5_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_6                                                                    0x19b2\n#define regSPI_SHADER_USER_DATA_PS_6_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_7                                                                    0x19b3\n#define regSPI_SHADER_USER_DATA_PS_7_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_8                                                                    0x19b4\n#define regSPI_SHADER_USER_DATA_PS_8_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_9                                                                    0x19b5\n#define regSPI_SHADER_USER_DATA_PS_9_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_PS_10                                                                   0x19b6\n#define regSPI_SHADER_USER_DATA_PS_10_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_11                                                                   0x19b7\n#define regSPI_SHADER_USER_DATA_PS_11_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_12                                                                   0x19b8\n#define regSPI_SHADER_USER_DATA_PS_12_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_13                                                                   0x19b9\n#define regSPI_SHADER_USER_DATA_PS_13_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_14                                                                   0x19ba\n#define regSPI_SHADER_USER_DATA_PS_14_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_15                                                                   0x19bb\n#define regSPI_SHADER_USER_DATA_PS_15_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_16                                                                   0x19bc\n#define regSPI_SHADER_USER_DATA_PS_16_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_17                                                                   0x19bd\n#define regSPI_SHADER_USER_DATA_PS_17_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_18                                                                   0x19be\n#define regSPI_SHADER_USER_DATA_PS_18_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_19                                                                   0x19bf\n#define regSPI_SHADER_USER_DATA_PS_19_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_20                                                                   0x19c0\n#define regSPI_SHADER_USER_DATA_PS_20_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_21                                                                   0x19c1\n#define regSPI_SHADER_USER_DATA_PS_21_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_22                                                                   0x19c2\n#define regSPI_SHADER_USER_DATA_PS_22_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_23                                                                   0x19c3\n#define regSPI_SHADER_USER_DATA_PS_23_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_24                                                                   0x19c4\n#define regSPI_SHADER_USER_DATA_PS_24_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_25                                                                   0x19c5\n#define regSPI_SHADER_USER_DATA_PS_25_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_26                                                                   0x19c6\n#define regSPI_SHADER_USER_DATA_PS_26_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_27                                                                   0x19c7\n#define regSPI_SHADER_USER_DATA_PS_27_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_28                                                                   0x19c8\n#define regSPI_SHADER_USER_DATA_PS_28_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_29                                                                   0x19c9\n#define regSPI_SHADER_USER_DATA_PS_29_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_30                                                                   0x19ca\n#define regSPI_SHADER_USER_DATA_PS_30_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_PS_31                                                                   0x19cb\n#define regSPI_SHADER_USER_DATA_PS_31_BASE_IDX                                                          0\n#define regSPI_SHADER_REQ_CTRL_PS                                                                       0x19d0\n#define regSPI_SHADER_REQ_CTRL_PS_BASE_IDX                                                              0\n#define regSPI_SHADER_USER_ACCUM_PS_0                                                                   0x19d2\n#define regSPI_SHADER_USER_ACCUM_PS_0_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_ACCUM_PS_1                                                                   0x19d3\n#define regSPI_SHADER_USER_ACCUM_PS_1_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_ACCUM_PS_2                                                                   0x19d4\n#define regSPI_SHADER_USER_ACCUM_PS_2_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_ACCUM_PS_3                                                                   0x19d5\n#define regSPI_SHADER_USER_ACCUM_PS_3_BASE_IDX                                                          0\n#define regSPI_SHADER_PGM_CHKSUM_GS                                                                     0x1a20\n#define regSPI_SHADER_PGM_CHKSUM_GS_BASE_IDX                                                            0\n#define regSPI_SHADER_PGM_RSRC4_GS                                                                      0x1a21\n#define regSPI_SHADER_PGM_RSRC4_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_USER_DATA_ADDR_LO_GS                                                              0x1a22\n#define regSPI_SHADER_USER_DATA_ADDR_LO_GS_BASE_IDX                                                     0\n#define regSPI_SHADER_USER_DATA_ADDR_HI_GS                                                              0x1a23\n#define regSPI_SHADER_USER_DATA_ADDR_HI_GS_BASE_IDX                                                     0\n#define regSPI_SHADER_PGM_LO_ES_GS                                                                      0x1a24\n#define regSPI_SHADER_PGM_LO_ES_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_HI_ES_GS                                                                      0x1a25\n#define regSPI_SHADER_PGM_HI_ES_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_RSRC3_GS                                                                      0x1a27\n#define regSPI_SHADER_PGM_RSRC3_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_LO_GS                                                                         0x1a28\n#define regSPI_SHADER_PGM_LO_GS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_HI_GS                                                                         0x1a29\n#define regSPI_SHADER_PGM_HI_GS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_RSRC1_GS                                                                      0x1a2a\n#define regSPI_SHADER_PGM_RSRC1_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_RSRC2_GS                                                                      0x1a2b\n#define regSPI_SHADER_PGM_RSRC2_GS_BASE_IDX                                                             0\n#define regSPI_SHADER_USER_DATA_GS_0                                                                    0x1a2c\n#define regSPI_SHADER_USER_DATA_GS_0_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_1                                                                    0x1a2d\n#define regSPI_SHADER_USER_DATA_GS_1_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_2                                                                    0x1a2e\n#define regSPI_SHADER_USER_DATA_GS_2_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_3                                                                    0x1a2f\n#define regSPI_SHADER_USER_DATA_GS_3_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_4                                                                    0x1a30\n#define regSPI_SHADER_USER_DATA_GS_4_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_5                                                                    0x1a31\n#define regSPI_SHADER_USER_DATA_GS_5_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_6                                                                    0x1a32\n#define regSPI_SHADER_USER_DATA_GS_6_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_7                                                                    0x1a33\n#define regSPI_SHADER_USER_DATA_GS_7_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_8                                                                    0x1a34\n#define regSPI_SHADER_USER_DATA_GS_8_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_9                                                                    0x1a35\n#define regSPI_SHADER_USER_DATA_GS_9_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_GS_10                                                                   0x1a36\n#define regSPI_SHADER_USER_DATA_GS_10_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_11                                                                   0x1a37\n#define regSPI_SHADER_USER_DATA_GS_11_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_12                                                                   0x1a38\n#define regSPI_SHADER_USER_DATA_GS_12_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_13                                                                   0x1a39\n#define regSPI_SHADER_USER_DATA_GS_13_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_14                                                                   0x1a3a\n#define regSPI_SHADER_USER_DATA_GS_14_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_15                                                                   0x1a3b\n#define regSPI_SHADER_USER_DATA_GS_15_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_16                                                                   0x1a3c\n#define regSPI_SHADER_USER_DATA_GS_16_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_17                                                                   0x1a3d\n#define regSPI_SHADER_USER_DATA_GS_17_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_18                                                                   0x1a3e\n#define regSPI_SHADER_USER_DATA_GS_18_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_19                                                                   0x1a3f\n#define regSPI_SHADER_USER_DATA_GS_19_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_20                                                                   0x1a40\n#define regSPI_SHADER_USER_DATA_GS_20_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_21                                                                   0x1a41\n#define regSPI_SHADER_USER_DATA_GS_21_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_22                                                                   0x1a42\n#define regSPI_SHADER_USER_DATA_GS_22_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_23                                                                   0x1a43\n#define regSPI_SHADER_USER_DATA_GS_23_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_24                                                                   0x1a44\n#define regSPI_SHADER_USER_DATA_GS_24_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_25                                                                   0x1a45\n#define regSPI_SHADER_USER_DATA_GS_25_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_26                                                                   0x1a46\n#define regSPI_SHADER_USER_DATA_GS_26_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_27                                                                   0x1a47\n#define regSPI_SHADER_USER_DATA_GS_27_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_28                                                                   0x1a48\n#define regSPI_SHADER_USER_DATA_GS_28_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_29                                                                   0x1a49\n#define regSPI_SHADER_USER_DATA_GS_29_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_30                                                                   0x1a4a\n#define regSPI_SHADER_USER_DATA_GS_30_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_GS_31                                                                   0x1a4b\n#define regSPI_SHADER_USER_DATA_GS_31_BASE_IDX                                                          0\n#define regSPI_SHADER_GS_MESHLET_DIM                                                                    0x1a4c\n#define regSPI_SHADER_GS_MESHLET_DIM_BASE_IDX                                                           0\n#define regSPI_SHADER_GS_MESHLET_EXP_ALLOC                                                              0x1a4d\n#define regSPI_SHADER_GS_MESHLET_EXP_ALLOC_BASE_IDX                                                     0\n#define regSPI_SHADER_REQ_CTRL_ESGS                                                                     0x1a50\n#define regSPI_SHADER_REQ_CTRL_ESGS_BASE_IDX                                                            0\n#define regSPI_SHADER_USER_ACCUM_ESGS_0                                                                 0x1a52\n#define regSPI_SHADER_USER_ACCUM_ESGS_0_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_ESGS_1                                                                 0x1a53\n#define regSPI_SHADER_USER_ACCUM_ESGS_1_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_ESGS_2                                                                 0x1a54\n#define regSPI_SHADER_USER_ACCUM_ESGS_2_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_ESGS_3                                                                 0x1a55\n#define regSPI_SHADER_USER_ACCUM_ESGS_3_BASE_IDX                                                        0\n#define regSPI_SHADER_PGM_LO_ES                                                                         0x1a68\n#define regSPI_SHADER_PGM_LO_ES_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_HI_ES                                                                         0x1a69\n#define regSPI_SHADER_PGM_HI_ES_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_CHKSUM_HS                                                                     0x1aa0\n#define regSPI_SHADER_PGM_CHKSUM_HS_BASE_IDX                                                            0\n#define regSPI_SHADER_PGM_RSRC4_HS                                                                      0x1aa1\n#define regSPI_SHADER_PGM_RSRC4_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_USER_DATA_ADDR_LO_HS                                                              0x1aa2\n#define regSPI_SHADER_USER_DATA_ADDR_LO_HS_BASE_IDX                                                     0\n#define regSPI_SHADER_USER_DATA_ADDR_HI_HS                                                              0x1aa3\n#define regSPI_SHADER_USER_DATA_ADDR_HI_HS_BASE_IDX                                                     0\n#define regSPI_SHADER_PGM_LO_LS_HS                                                                      0x1aa4\n#define regSPI_SHADER_PGM_LO_LS_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_HI_LS_HS                                                                      0x1aa5\n#define regSPI_SHADER_PGM_HI_LS_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_RSRC3_HS                                                                      0x1aa7\n#define regSPI_SHADER_PGM_RSRC3_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_LO_HS                                                                         0x1aa8\n#define regSPI_SHADER_PGM_LO_HS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_HI_HS                                                                         0x1aa9\n#define regSPI_SHADER_PGM_HI_HS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_RSRC1_HS                                                                      0x1aaa\n#define regSPI_SHADER_PGM_RSRC1_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_PGM_RSRC2_HS                                                                      0x1aab\n#define regSPI_SHADER_PGM_RSRC2_HS_BASE_IDX                                                             0\n#define regSPI_SHADER_USER_DATA_HS_0                                                                    0x1aac\n#define regSPI_SHADER_USER_DATA_HS_0_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_1                                                                    0x1aad\n#define regSPI_SHADER_USER_DATA_HS_1_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_2                                                                    0x1aae\n#define regSPI_SHADER_USER_DATA_HS_2_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_3                                                                    0x1aaf\n#define regSPI_SHADER_USER_DATA_HS_3_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_4                                                                    0x1ab0\n#define regSPI_SHADER_USER_DATA_HS_4_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_5                                                                    0x1ab1\n#define regSPI_SHADER_USER_DATA_HS_5_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_6                                                                    0x1ab2\n#define regSPI_SHADER_USER_DATA_HS_6_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_7                                                                    0x1ab3\n#define regSPI_SHADER_USER_DATA_HS_7_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_8                                                                    0x1ab4\n#define regSPI_SHADER_USER_DATA_HS_8_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_9                                                                    0x1ab5\n#define regSPI_SHADER_USER_DATA_HS_9_BASE_IDX                                                           0\n#define regSPI_SHADER_USER_DATA_HS_10                                                                   0x1ab6\n#define regSPI_SHADER_USER_DATA_HS_10_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_11                                                                   0x1ab7\n#define regSPI_SHADER_USER_DATA_HS_11_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_12                                                                   0x1ab8\n#define regSPI_SHADER_USER_DATA_HS_12_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_13                                                                   0x1ab9\n#define regSPI_SHADER_USER_DATA_HS_13_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_14                                                                   0x1aba\n#define regSPI_SHADER_USER_DATA_HS_14_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_15                                                                   0x1abb\n#define regSPI_SHADER_USER_DATA_HS_15_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_16                                                                   0x1abc\n#define regSPI_SHADER_USER_DATA_HS_16_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_17                                                                   0x1abd\n#define regSPI_SHADER_USER_DATA_HS_17_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_18                                                                   0x1abe\n#define regSPI_SHADER_USER_DATA_HS_18_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_19                                                                   0x1abf\n#define regSPI_SHADER_USER_DATA_HS_19_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_20                                                                   0x1ac0\n#define regSPI_SHADER_USER_DATA_HS_20_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_21                                                                   0x1ac1\n#define regSPI_SHADER_USER_DATA_HS_21_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_22                                                                   0x1ac2\n#define regSPI_SHADER_USER_DATA_HS_22_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_23                                                                   0x1ac3\n#define regSPI_SHADER_USER_DATA_HS_23_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_24                                                                   0x1ac4\n#define regSPI_SHADER_USER_DATA_HS_24_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_25                                                                   0x1ac5\n#define regSPI_SHADER_USER_DATA_HS_25_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_26                                                                   0x1ac6\n#define regSPI_SHADER_USER_DATA_HS_26_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_27                                                                   0x1ac7\n#define regSPI_SHADER_USER_DATA_HS_27_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_28                                                                   0x1ac8\n#define regSPI_SHADER_USER_DATA_HS_28_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_29                                                                   0x1ac9\n#define regSPI_SHADER_USER_DATA_HS_29_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_30                                                                   0x1aca\n#define regSPI_SHADER_USER_DATA_HS_30_BASE_IDX                                                          0\n#define regSPI_SHADER_USER_DATA_HS_31                                                                   0x1acb\n#define regSPI_SHADER_USER_DATA_HS_31_BASE_IDX                                                          0\n#define regSPI_SHADER_REQ_CTRL_LSHS                                                                     0x1ad0\n#define regSPI_SHADER_REQ_CTRL_LSHS_BASE_IDX                                                            0\n#define regSPI_SHADER_USER_ACCUM_LSHS_0                                                                 0x1ad2\n#define regSPI_SHADER_USER_ACCUM_LSHS_0_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_LSHS_1                                                                 0x1ad3\n#define regSPI_SHADER_USER_ACCUM_LSHS_1_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_LSHS_2                                                                 0x1ad4\n#define regSPI_SHADER_USER_ACCUM_LSHS_2_BASE_IDX                                                        0\n#define regSPI_SHADER_USER_ACCUM_LSHS_3                                                                 0x1ad5\n#define regSPI_SHADER_USER_ACCUM_LSHS_3_BASE_IDX                                                        0\n#define regSPI_SHADER_PGM_LO_LS                                                                         0x1ae8\n#define regSPI_SHADER_PGM_LO_LS_BASE_IDX                                                                0\n#define regSPI_SHADER_PGM_HI_LS                                                                         0x1ae9\n#define regSPI_SHADER_PGM_HI_LS_BASE_IDX                                                                0\n#define regCOMPUTE_DISPATCH_INITIATOR                                                                   0x1ba0\n#define regCOMPUTE_DISPATCH_INITIATOR_BASE_IDX                                                          0\n#define regCOMPUTE_DIM_X                                                                                0x1ba1\n#define regCOMPUTE_DIM_X_BASE_IDX                                                                       0\n#define regCOMPUTE_DIM_Y                                                                                0x1ba2\n#define regCOMPUTE_DIM_Y_BASE_IDX                                                                       0\n#define regCOMPUTE_DIM_Z                                                                                0x1ba3\n#define regCOMPUTE_DIM_Z_BASE_IDX                                                                       0\n#define regCOMPUTE_START_X                                                                              0x1ba4\n#define regCOMPUTE_START_X_BASE_IDX                                                                     0\n#define regCOMPUTE_START_Y                                                                              0x1ba5\n#define regCOMPUTE_START_Y_BASE_IDX                                                                     0\n#define regCOMPUTE_START_Z                                                                              0x1ba6\n#define regCOMPUTE_START_Z_BASE_IDX                                                                     0\n#define regCOMPUTE_NUM_THREAD_X                                                                         0x1ba7\n#define regCOMPUTE_NUM_THREAD_X_BASE_IDX                                                                0\n#define regCOMPUTE_NUM_THREAD_Y                                                                         0x1ba8\n#define regCOMPUTE_NUM_THREAD_Y_BASE_IDX                                                                0\n#define regCOMPUTE_NUM_THREAD_Z                                                                         0x1ba9\n#define regCOMPUTE_NUM_THREAD_Z_BASE_IDX                                                                0\n#define regCOMPUTE_PIPELINESTAT_ENABLE                                                                  0x1baa\n#define regCOMPUTE_PIPELINESTAT_ENABLE_BASE_IDX                                                         0\n#define regCOMPUTE_PERFCOUNT_ENABLE                                                                     0x1bab\n#define regCOMPUTE_PERFCOUNT_ENABLE_BASE_IDX                                                            0\n#define regCOMPUTE_PGM_LO                                                                               0x1bac\n#define regCOMPUTE_PGM_LO_BASE_IDX                                                                      0\n#define regCOMPUTE_PGM_HI                                                                               0x1bad\n#define regCOMPUTE_PGM_HI_BASE_IDX                                                                      0\n#define regCOMPUTE_DISPATCH_PKT_ADDR_LO                                                                 0x1bae\n#define regCOMPUTE_DISPATCH_PKT_ADDR_LO_BASE_IDX                                                        0\n#define regCOMPUTE_DISPATCH_PKT_ADDR_HI                                                                 0x1baf\n#define regCOMPUTE_DISPATCH_PKT_ADDR_HI_BASE_IDX                                                        0\n#define regCOMPUTE_DISPATCH_SCRATCH_BASE_LO                                                             0x1bb0\n#define regCOMPUTE_DISPATCH_SCRATCH_BASE_LO_BASE_IDX                                                    0\n#define regCOMPUTE_DISPATCH_SCRATCH_BASE_HI                                                             0x1bb1\n#define regCOMPUTE_DISPATCH_SCRATCH_BASE_HI_BASE_IDX                                                    0\n#define regCOMPUTE_PGM_RSRC1                                                                            0x1bb2\n#define regCOMPUTE_PGM_RSRC1_BASE_IDX                                                                   0\n#define regCOMPUTE_PGM_RSRC2                                                                            0x1bb3\n#define regCOMPUTE_PGM_RSRC2_BASE_IDX                                                                   0\n#define regCOMPUTE_VMID                                                                                 0x1bb4\n#define regCOMPUTE_VMID_BASE_IDX                                                                        0\n#define regCOMPUTE_RESOURCE_LIMITS                                                                      0x1bb5\n#define regCOMPUTE_RESOURCE_LIMITS_BASE_IDX                                                             0\n#define regCOMPUTE_DESTINATION_EN_SE0                                                                   0x1bb6\n#define regCOMPUTE_DESTINATION_EN_SE0_BASE_IDX                                                          0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE0                                                               0x1bb6\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE0_BASE_IDX                                                      0\n#define regCOMPUTE_DESTINATION_EN_SE1                                                                   0x1bb7\n#define regCOMPUTE_DESTINATION_EN_SE1_BASE_IDX                                                          0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE1                                                               0x1bb7\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE1_BASE_IDX                                                      0\n#define regCOMPUTE_TMPRING_SIZE                                                                         0x1bb8\n#define regCOMPUTE_TMPRING_SIZE_BASE_IDX                                                                0\n#define regCOMPUTE_DESTINATION_EN_SE2                                                                   0x1bb9\n#define regCOMPUTE_DESTINATION_EN_SE2_BASE_IDX                                                          0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE2                                                               0x1bb9\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE2_BASE_IDX                                                      0\n#define regCOMPUTE_DESTINATION_EN_SE3                                                                   0x1bba\n#define regCOMPUTE_DESTINATION_EN_SE3_BASE_IDX                                                          0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE3                                                               0x1bba\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE3_BASE_IDX                                                      0\n#define regCOMPUTE_RESTART_X                                                                            0x1bbb\n#define regCOMPUTE_RESTART_X_BASE_IDX                                                                   0\n#define regCOMPUTE_RESTART_Y                                                                            0x1bbc\n#define regCOMPUTE_RESTART_Y_BASE_IDX                                                                   0\n#define regCOMPUTE_RESTART_Z                                                                            0x1bbd\n#define regCOMPUTE_RESTART_Z_BASE_IDX                                                                   0\n#define regCOMPUTE_THREAD_TRACE_ENABLE                                                                  0x1bbe\n#define regCOMPUTE_THREAD_TRACE_ENABLE_BASE_IDX                                                         0\n#define regCOMPUTE_MISC_RESERVED                                                                        0x1bbf\n#define regCOMPUTE_MISC_RESERVED_BASE_IDX                                                               0\n#define regCOMPUTE_DISPATCH_ID                                                                          0x1bc0\n#define regCOMPUTE_DISPATCH_ID_BASE_IDX                                                                 0\n#define regCOMPUTE_THREADGROUP_ID                                                                       0x1bc1\n#define regCOMPUTE_THREADGROUP_ID_BASE_IDX                                                              0\n#define regCOMPUTE_REQ_CTRL                                                                             0x1bc2\n#define regCOMPUTE_REQ_CTRL_BASE_IDX                                                                    0\n#define regCOMPUTE_USER_ACCUM_0                                                                         0x1bc4\n#define regCOMPUTE_USER_ACCUM_0_BASE_IDX                                                                0\n#define regCOMPUTE_USER_ACCUM_1                                                                         0x1bc5\n#define regCOMPUTE_USER_ACCUM_1_BASE_IDX                                                                0\n#define regCOMPUTE_USER_ACCUM_2                                                                         0x1bc6\n#define regCOMPUTE_USER_ACCUM_2_BASE_IDX                                                                0\n#define regCOMPUTE_USER_ACCUM_3                                                                         0x1bc7\n#define regCOMPUTE_USER_ACCUM_3_BASE_IDX                                                                0\n#define regCOMPUTE_PGM_RSRC3                                                                            0x1bc8\n#define regCOMPUTE_PGM_RSRC3_BASE_IDX                                                                   0\n#define regCOMPUTE_DDID_INDEX                                                                           0x1bc9\n#define regCOMPUTE_DDID_INDEX_BASE_IDX                                                                  0\n#define regCOMPUTE_SHADER_CHKSUM                                                                        0x1bca\n#define regCOMPUTE_SHADER_CHKSUM_BASE_IDX                                                               0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE4                                                               0x1bcb\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE4_BASE_IDX                                                      0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE5                                                               0x1bcc\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE5_BASE_IDX                                                      0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE6                                                               0x1bcd\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE6_BASE_IDX                                                      0\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE7                                                               0x1bce\n#define regCOMPUTE_STATIC_THREAD_MGMT_SE7_BASE_IDX                                                      0\n#define regCOMPUTE_DISPATCH_INTERLEAVE                                                                  0x1bcf\n#define regCOMPUTE_DISPATCH_INTERLEAVE_BASE_IDX                                                         0\n#define regCOMPUTE_RELAUNCH                                                                             0x1bd0\n#define regCOMPUTE_RELAUNCH_BASE_IDX                                                                    0\n#define regCOMPUTE_WAVE_RESTORE_ADDR_LO                                                                 0x1bd1\n#define regCOMPUTE_WAVE_RESTORE_ADDR_LO_BASE_IDX                                                        0\n#define regCOMPUTE_WAVE_RESTORE_ADDR_HI                                                                 0x1bd2\n#define regCOMPUTE_WAVE_RESTORE_ADDR_HI_BASE_IDX                                                        0\n#define regCOMPUTE_RELAUNCH2                                                                            0x1bd3\n#define regCOMPUTE_RELAUNCH2_BASE_IDX                                                                   0\n#define regCOMPUTE_USER_DATA_0                                                                          0x1be0\n#define regCOMPUTE_USER_DATA_0_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_1                                                                          0x1be1\n#define regCOMPUTE_USER_DATA_1_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_2                                                                          0x1be2\n#define regCOMPUTE_USER_DATA_2_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_3                                                                          0x1be3\n#define regCOMPUTE_USER_DATA_3_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_4                                                                          0x1be4\n#define regCOMPUTE_USER_DATA_4_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_5                                                                          0x1be5\n#define regCOMPUTE_USER_DATA_5_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_6                                                                          0x1be6\n#define regCOMPUTE_USER_DATA_6_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_7                                                                          0x1be7\n#define regCOMPUTE_USER_DATA_7_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_8                                                                          0x1be8\n#define regCOMPUTE_USER_DATA_8_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_9                                                                          0x1be9\n#define regCOMPUTE_USER_DATA_9_BASE_IDX                                                                 0\n#define regCOMPUTE_USER_DATA_10                                                                         0x1bea\n#define regCOMPUTE_USER_DATA_10_BASE_IDX                                                                0\n#define regCOMPUTE_USER_DATA_11                                                                         0x1beb\n#define regCOMPUTE_USER_DATA_11_BASE_IDX                                                                0\n#define regCOMPUTE_USER_DATA_12                                                                         0x1bec\n#define regCOMPUTE_USER_DATA_12_BASE_IDX                                                                0\n#define regCOMPUTE_USER_DATA_13                                                                         0x1bed\n#define regCOMPUTE_USER_DATA_13_BASE_IDX                                                                0\n#define regCOMPUTE_USER_DATA_14                                                                         0x1bee\n#define regCOMPUTE_USER_DATA_14_BASE_IDX                                                                0\n#define regCOMPUTE_USER_DATA_15                                                                         0x1bef\n#define regCOMPUTE_USER_DATA_15_BASE_IDX                                                                0\n#define regCOMPUTE_DISPATCH_TUNNEL                                                                      0x1c1d\n#define regCOMPUTE_DISPATCH_TUNNEL_BASE_IDX                                                             0\n#define regCOMPUTE_DISPATCH_END                                                                         0x1c1e\n#define regCOMPUTE_DISPATCH_END_BASE_IDX                                                                0\n#define regCOMPUTE_NOWHERE                                                                              0x1c1f\n#define regCOMPUTE_NOWHERE_BASE_IDX                                                                     0\n#define regSH_RESERVED_REG0                                                                             0x1c20\n#define regSH_RESERVED_REG0_BASE_IDX                                                                    0\n#define regSH_RESERVED_REG1                                                                             0x1c21\n#define regSH_RESERVED_REG1_BASE_IDX                                                                    0\n\n\n\n\n#define regCP_CU_MASK_ADDR_LO                                                                           0x1dd2\n#define regCP_CU_MASK_ADDR_LO_BASE_IDX                                                                  0\n#define regCP_CU_MASK_ADDR_HI                                                                           0x1dd3\n#define regCP_CU_MASK_ADDR_HI_BASE_IDX                                                                  0\n#define regCP_CU_MASK_CNTL                                                                              0x1dd4\n#define regCP_CU_MASK_CNTL_BASE_IDX                                                                     0\n#define regCP_EOPQ_WAIT_TIME                                                                            0x1dd5\n#define regCP_EOPQ_WAIT_TIME_BASE_IDX                                                                   0\n#define regCP_CPC_MGCG_SYNC_CNTL                                                                        0x1dd6\n#define regCP_CPC_MGCG_SYNC_CNTL_BASE_IDX                                                               0\n#define regCPC_INT_INFO                                                                                 0x1dd7\n#define regCPC_INT_INFO_BASE_IDX                                                                        0\n#define regCP_VIRT_STATUS                                                                               0x1dd8\n#define regCP_VIRT_STATUS_BASE_IDX                                                                      0\n#define regCPC_INT_ADDR                                                                                 0x1dd9\n#define regCPC_INT_ADDR_BASE_IDX                                                                        0\n#define regCPC_INT_PASID                                                                                0x1dda\n#define regCPC_INT_PASID_BASE_IDX                                                                       0\n#define regCP_GFX_ERROR                                                                                 0x1ddb\n#define regCP_GFX_ERROR_BASE_IDX                                                                        0\n#define regCPG_UTCL1_CNTL                                                                               0x1ddc\n#define regCPG_UTCL1_CNTL_BASE_IDX                                                                      0\n#define regCPC_UTCL1_CNTL                                                                               0x1ddd\n#define regCPC_UTCL1_CNTL_BASE_IDX                                                                      0\n#define regCPF_UTCL1_CNTL                                                                               0x1dde\n#define regCPF_UTCL1_CNTL_BASE_IDX                                                                      0\n#define regCP_AQL_SMM_STATUS                                                                            0x1ddf\n#define regCP_AQL_SMM_STATUS_BASE_IDX                                                                   0\n#define regCP_RB0_BASE                                                                                  0x1de0\n#define regCP_RB0_BASE_BASE_IDX                                                                         0\n#define regCP_RB_BASE                                                                                   0x1de0\n#define regCP_RB_BASE_BASE_IDX                                                                          0\n#define regCP_RB0_CNTL                                                                                  0x1de1\n#define regCP_RB0_CNTL_BASE_IDX                                                                         0\n#define regCP_RB_CNTL                                                                                   0x1de1\n#define regCP_RB_CNTL_BASE_IDX                                                                          0\n#define regCP_RB_RPTR_WR                                                                                0x1de2\n#define regCP_RB_RPTR_WR_BASE_IDX                                                                       0\n#define regCP_RB0_RPTR_ADDR                                                                             0x1de3\n#define regCP_RB0_RPTR_ADDR_BASE_IDX                                                                    0\n#define regCP_RB_RPTR_ADDR                                                                              0x1de3\n#define regCP_RB_RPTR_ADDR_BASE_IDX                                                                     0\n#define regCP_RB0_RPTR_ADDR_HI                                                                          0x1de4\n#define regCP_RB0_RPTR_ADDR_HI_BASE_IDX                                                                 0\n#define regCP_RB_RPTR_ADDR_HI                                                                           0x1de4\n#define regCP_RB_RPTR_ADDR_HI_BASE_IDX                                                                  0\n#define regCP_RB0_BUFSZ_MASK                                                                            0x1de5\n#define regCP_RB0_BUFSZ_MASK_BASE_IDX                                                                   0\n#define regCP_RB_BUFSZ_MASK                                                                             0x1de5\n#define regCP_RB_BUFSZ_MASK_BASE_IDX                                                                    0\n#define regGC_PRIV_MODE                                                                                 0x1de8\n#define regGC_PRIV_MODE_BASE_IDX                                                                        0\n#define regCP_INT_CNTL                                                                                  0x1de9\n#define regCP_INT_CNTL_BASE_IDX                                                                         0\n#define regCP_INT_STATUS                                                                                0x1dea\n#define regCP_INT_STATUS_BASE_IDX                                                                       0\n#define regCP_DEVICE_ID                                                                                 0x1deb\n#define regCP_DEVICE_ID_BASE_IDX                                                                        0\n#define regCP_ME0_PIPE_PRIORITY_CNTS                                                                    0x1dec\n#define regCP_ME0_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define regCP_RING_PRIORITY_CNTS                                                                        0x1dec\n#define regCP_RING_PRIORITY_CNTS_BASE_IDX                                                               0\n#define regCP_ME0_PIPE0_PRIORITY                                                                        0x1ded\n#define regCP_ME0_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define regCP_RING0_PRIORITY                                                                            0x1ded\n#define regCP_RING0_PRIORITY_BASE_IDX                                                                   0\n#define regCP_ME0_PIPE1_PRIORITY                                                                        0x1dee\n#define regCP_ME0_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define regCP_RING1_PRIORITY                                                                            0x1dee\n#define regCP_RING1_PRIORITY_BASE_IDX                                                                   0\n#define regCP_FATAL_ERROR                                                                               0x1df0\n#define regCP_FATAL_ERROR_BASE_IDX                                                                      0\n#define regCP_RB_VMID                                                                                   0x1df1\n#define regCP_RB_VMID_BASE_IDX                                                                          0\n#define regCP_ME0_PIPE0_VMID                                                                            0x1df2\n#define regCP_ME0_PIPE0_VMID_BASE_IDX                                                                   0\n#define regCP_ME0_PIPE1_VMID                                                                            0x1df3\n#define regCP_ME0_PIPE1_VMID_BASE_IDX                                                                   0\n#define regCP_RB0_WPTR                                                                                  0x1df4\n#define regCP_RB0_WPTR_BASE_IDX                                                                         0\n#define regCP_RB_WPTR                                                                                   0x1df4\n#define regCP_RB_WPTR_BASE_IDX                                                                          0\n#define regCP_RB0_WPTR_HI                                                                               0x1df5\n#define regCP_RB0_WPTR_HI_BASE_IDX                                                                      0\n#define regCP_RB_WPTR_HI                                                                                0x1df5\n#define regCP_RB_WPTR_HI_BASE_IDX                                                                       0\n#define regCP_RB1_WPTR                                                                                  0x1df6\n#define regCP_RB1_WPTR_BASE_IDX                                                                         0\n#define regCP_RB1_WPTR_HI                                                                               0x1df7\n#define regCP_RB1_WPTR_HI_BASE_IDX                                                                      0\n#define regCP_PROCESS_QUANTUM                                                                           0x1df9\n#define regCP_PROCESS_QUANTUM_BASE_IDX                                                                  0\n#define regCP_RB_DOORBELL_RANGE_LOWER                                                                   0x1dfa\n#define regCP_RB_DOORBELL_RANGE_LOWER_BASE_IDX                                                          0\n#define regCP_RB_DOORBELL_RANGE_UPPER                                                                   0x1dfb\n#define regCP_RB_DOORBELL_RANGE_UPPER_BASE_IDX                                                          0\n#define regCP_MEC_DOORBELL_RANGE_LOWER                                                                  0x1dfc\n#define regCP_MEC_DOORBELL_RANGE_LOWER_BASE_IDX                                                         0\n#define regCP_MEC_DOORBELL_RANGE_UPPER                                                                  0x1dfd\n#define regCP_MEC_DOORBELL_RANGE_UPPER_BASE_IDX                                                         0\n#define regCPG_UTCL1_ERROR                                                                              0x1dfe\n#define regCPG_UTCL1_ERROR_BASE_IDX                                                                     0\n#define regCPC_UTCL1_ERROR                                                                              0x1dff\n#define regCPC_UTCL1_ERROR_BASE_IDX                                                                     0\n#define regCP_RB1_BASE                                                                                  0x1e00\n#define regCP_RB1_BASE_BASE_IDX                                                                         0\n#define regCP_RB1_CNTL                                                                                  0x1e01\n#define regCP_RB1_CNTL_BASE_IDX                                                                         0\n#define regCP_RB1_RPTR_ADDR                                                                             0x1e02\n#define regCP_RB1_RPTR_ADDR_BASE_IDX                                                                    0\n#define regCP_RB1_RPTR_ADDR_HI                                                                          0x1e03\n#define regCP_RB1_RPTR_ADDR_HI_BASE_IDX                                                                 0\n#define regCP_RB1_BUFSZ_MASK                                                                            0x1e04\n#define regCP_RB1_BUFSZ_MASK_BASE_IDX                                                                   0\n#define regCP_INT_CNTL_RING0                                                                            0x1e0a\n#define regCP_INT_CNTL_RING0_BASE_IDX                                                                   0\n#define regCP_INT_CNTL_RING1                                                                            0x1e0b\n#define regCP_INT_CNTL_RING1_BASE_IDX                                                                   0\n#define regCP_INT_STATUS_RING0                                                                          0x1e0d\n#define regCP_INT_STATUS_RING0_BASE_IDX                                                                 0\n#define regCP_INT_STATUS_RING1                                                                          0x1e0e\n#define regCP_INT_STATUS_RING1_BASE_IDX                                                                 0\n#define regCP_ME_F32_INTERRUPT                                                                          0x1e13\n#define regCP_ME_F32_INTERRUPT_BASE_IDX                                                                 0\n#define regCP_PFP_F32_INTERRUPT                                                                         0x1e14\n#define regCP_PFP_F32_INTERRUPT_BASE_IDX                                                                0\n#define regCP_MEC1_F32_INTERRUPT                                                                        0x1e16\n#define regCP_MEC1_F32_INTERRUPT_BASE_IDX                                                               0\n#define regCP_MEC2_F32_INTERRUPT                                                                        0x1e17\n#define regCP_MEC2_F32_INTERRUPT_BASE_IDX                                                               0\n#define regCP_PWR_CNTL                                                                                  0x1e18\n#define regCP_PWR_CNTL_BASE_IDX                                                                         0\n#define regCP_ECC_FIRSTOCCURRENCE                                                                       0x1e1a\n#define regCP_ECC_FIRSTOCCURRENCE_BASE_IDX                                                              0\n#define regCP_ECC_FIRSTOCCURRENCE_RING0                                                                 0x1e1b\n#define regCP_ECC_FIRSTOCCURRENCE_RING0_BASE_IDX                                                        0\n#define regCP_ECC_FIRSTOCCURRENCE_RING1                                                                 0x1e1c\n#define regCP_ECC_FIRSTOCCURRENCE_RING1_BASE_IDX                                                        0\n#define regGB_EDC_MODE                                                                                  0x1e1e\n#define regGB_EDC_MODE_BASE_IDX                                                                         0\n#define regCP_DEBUG                                                                                     0x1e1f\n#define regCP_DEBUG_BASE_IDX                                                                            0\n#define regCP_CPF_DEBUG                                                                                 0x1e20\n#define regCP_CPF_DEBUG_BASE_IDX                                                                        0\n#define regCP_CPC_DEBUG                                                                                 0x1e21\n#define regCP_CPC_DEBUG_BASE_IDX                                                                        0\n#define regCP_PQ_WPTR_POLL_CNTL                                                                         0x1e23\n#define regCP_PQ_WPTR_POLL_CNTL_BASE_IDX                                                                0\n#define regCP_PQ_WPTR_POLL_CNTL1                                                                        0x1e24\n#define regCP_PQ_WPTR_POLL_CNTL1_BASE_IDX                                                               0\n#define regCP_ME1_PIPE0_INT_CNTL                                                                        0x1e25\n#define regCP_ME1_PIPE0_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME1_PIPE1_INT_CNTL                                                                        0x1e26\n#define regCP_ME1_PIPE1_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME1_PIPE2_INT_CNTL                                                                        0x1e27\n#define regCP_ME1_PIPE2_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME1_PIPE3_INT_CNTL                                                                        0x1e28\n#define regCP_ME1_PIPE3_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME2_PIPE0_INT_CNTL                                                                        0x1e29\n#define regCP_ME2_PIPE0_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME2_PIPE1_INT_CNTL                                                                        0x1e2a\n#define regCP_ME2_PIPE1_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME2_PIPE2_INT_CNTL                                                                        0x1e2b\n#define regCP_ME2_PIPE2_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME2_PIPE3_INT_CNTL                                                                        0x1e2c\n#define regCP_ME2_PIPE3_INT_CNTL_BASE_IDX                                                               0\n#define regCP_ME1_PIPE0_INT_STATUS                                                                      0x1e2d\n#define regCP_ME1_PIPE0_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME1_PIPE1_INT_STATUS                                                                      0x1e2e\n#define regCP_ME1_PIPE1_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME1_PIPE2_INT_STATUS                                                                      0x1e2f\n#define regCP_ME1_PIPE2_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME1_PIPE3_INT_STATUS                                                                      0x1e30\n#define regCP_ME1_PIPE3_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME2_PIPE0_INT_STATUS                                                                      0x1e31\n#define regCP_ME2_PIPE0_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME2_PIPE1_INT_STATUS                                                                      0x1e32\n#define regCP_ME2_PIPE1_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME2_PIPE2_INT_STATUS                                                                      0x1e33\n#define regCP_ME2_PIPE2_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME2_PIPE3_INT_STATUS                                                                      0x1e34\n#define regCP_ME2_PIPE3_INT_STATUS_BASE_IDX                                                             0\n#define regCP_ME1_INT_STAT_DEBUG                                                                        0x1e35\n#define regCP_ME1_INT_STAT_DEBUG_BASE_IDX                                                               0\n#define regCP_ME2_INT_STAT_DEBUG                                                                        0x1e36\n#define regCP_ME2_INT_STAT_DEBUG_BASE_IDX                                                               0\n#define regCP_GFX_QUEUE_INDEX                                                                           0x1e37\n#define regCP_GFX_QUEUE_INDEX_BASE_IDX                                                                  0\n#define regCC_GC_EDC_CONFIG                                                                             0x1e38\n#define regCC_GC_EDC_CONFIG_BASE_IDX                                                                    0\n#define regCP_ME1_PIPE_PRIORITY_CNTS                                                                    0x1e39\n#define regCP_ME1_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define regCP_ME1_PIPE0_PRIORITY                                                                        0x1e3a\n#define regCP_ME1_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME1_PIPE1_PRIORITY                                                                        0x1e3b\n#define regCP_ME1_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME1_PIPE2_PRIORITY                                                                        0x1e3c\n#define regCP_ME1_PIPE2_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME1_PIPE3_PRIORITY                                                                        0x1e3d\n#define regCP_ME1_PIPE3_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME2_PIPE_PRIORITY_CNTS                                                                    0x1e3e\n#define regCP_ME2_PIPE_PRIORITY_CNTS_BASE_IDX                                                           0\n#define regCP_ME2_PIPE0_PRIORITY                                                                        0x1e3f\n#define regCP_ME2_PIPE0_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME2_PIPE1_PRIORITY                                                                        0x1e40\n#define regCP_ME2_PIPE1_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME2_PIPE2_PRIORITY                                                                        0x1e41\n#define regCP_ME2_PIPE2_PRIORITY_BASE_IDX                                                               0\n#define regCP_ME2_PIPE3_PRIORITY                                                                        0x1e42\n#define regCP_ME2_PIPE3_PRIORITY_BASE_IDX                                                               0\n#define regCP_PFP_PRGRM_CNTR_START                                                                      0x1e44\n#define regCP_PFP_PRGRM_CNTR_START_BASE_IDX                                                             0\n#define regCP_ME_PRGRM_CNTR_START                                                                       0x1e45\n#define regCP_ME_PRGRM_CNTR_START_BASE_IDX                                                              0\n#define regCP_MEC1_PRGRM_CNTR_START                                                                     0x1e46\n#define regCP_MEC1_PRGRM_CNTR_START_BASE_IDX                                                            0\n#define regCP_MEC2_PRGRM_CNTR_START                                                                     0x1e47\n#define regCP_MEC2_PRGRM_CNTR_START_BASE_IDX                                                            0\n#define regCP_PFP_INTR_ROUTINE_START                                                                    0x1e49\n#define regCP_PFP_INTR_ROUTINE_START_BASE_IDX                                                           0\n#define regCP_ME_INTR_ROUTINE_START                                                                     0x1e4a\n#define regCP_ME_INTR_ROUTINE_START_BASE_IDX                                                            0\n#define regCP_MEC1_INTR_ROUTINE_START                                                                   0x1e4b\n#define regCP_MEC1_INTR_ROUTINE_START_BASE_IDX                                                          0\n#define regCP_MEC2_INTR_ROUTINE_START                                                                   0x1e4c\n#define regCP_MEC2_INTR_ROUTINE_START_BASE_IDX                                                          0\n#define regCP_CONTEXT_CNTL                                                                              0x1e4d\n#define regCP_CONTEXT_CNTL_BASE_IDX                                                                     0\n#define regCP_MAX_CONTEXT                                                                               0x1e4e\n#define regCP_MAX_CONTEXT_BASE_IDX                                                                      0\n#define regCP_IQ_WAIT_TIME1                                                                             0x1e4f\n#define regCP_IQ_WAIT_TIME1_BASE_IDX                                                                    0\n#define regCP_IQ_WAIT_TIME2                                                                             0x1e50\n#define regCP_IQ_WAIT_TIME2_BASE_IDX                                                                    0\n#define regCP_RB0_BASE_HI                                                                               0x1e51\n#define regCP_RB0_BASE_HI_BASE_IDX                                                                      0\n#define regCP_RB1_BASE_HI                                                                               0x1e52\n#define regCP_RB1_BASE_HI_BASE_IDX                                                                      0\n#define regCP_VMID_RESET                                                                                0x1e53\n#define regCP_VMID_RESET_BASE_IDX                                                                       0\n#define regCPC_INT_CNTL                                                                                 0x1e54\n#define regCPC_INT_CNTL_BASE_IDX                                                                        0\n#define regCPC_INT_STATUS                                                                               0x1e55\n#define regCPC_INT_STATUS_BASE_IDX                                                                      0\n#define regCP_VMID_PREEMPT                                                                              0x1e56\n#define regCP_VMID_PREEMPT_BASE_IDX                                                                     0\n#define regCPC_INT_CNTX_ID                                                                              0x1e57\n#define regCPC_INT_CNTX_ID_BASE_IDX                                                                     0\n#define regCP_PQ_STATUS                                                                                 0x1e58\n#define regCP_PQ_STATUS_BASE_IDX                                                                        0\n#define regCP_PFP_PRGRM_CNTR_START_HI                                                                   0x1e59\n#define regCP_PFP_PRGRM_CNTR_START_HI_BASE_IDX                                                          0\n#define regCP_MAX_DRAW_COUNT                                                                            0x1e5c\n#define regCP_MAX_DRAW_COUNT_BASE_IDX                                                                   0\n#define regCP_MEC1_F32_INT_DIS                                                                          0x1e5d\n#define regCP_MEC1_F32_INT_DIS_BASE_IDX                                                                 0\n#define regCP_MEC2_F32_INT_DIS                                                                          0x1e5e\n#define regCP_MEC2_F32_INT_DIS_BASE_IDX                                                                 0\n#define regCP_VMID_STATUS                                                                               0x1e5f\n#define regCP_VMID_STATUS_BASE_IDX                                                                      0\n#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO                                                            0x1e60\n#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                   0\n#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI                                                            0x1e61\n#define regCPC_SUSPEND_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                   0\n#define regCPC_SUSPEND_CTX_SAVE_CONTROL                                                                 0x1e62\n#define regCPC_SUSPEND_CTX_SAVE_CONTROL_BASE_IDX                                                        0\n#define regCPC_SUSPEND_CNTL_STACK_OFFSET                                                                0x1e63\n#define regCPC_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                       0\n#define regCPC_SUSPEND_CNTL_STACK_SIZE                                                                  0x1e64\n#define regCPC_SUSPEND_CNTL_STACK_SIZE_BASE_IDX                                                         0\n#define regCPC_SUSPEND_WG_STATE_OFFSET                                                                  0x1e65\n#define regCPC_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                         0\n#define regCPC_SUSPEND_CTX_SAVE_SIZE                                                                    0x1e66\n#define regCPC_SUSPEND_CTX_SAVE_SIZE_BASE_IDX                                                           0\n#define regCPC_OS_PIPES                                                                                 0x1e67\n#define regCPC_OS_PIPES_BASE_IDX                                                                        0\n#define regCP_SUSPEND_RESUME_REQ                                                                        0x1e68\n#define regCP_SUSPEND_RESUME_REQ_BASE_IDX                                                               0\n#define regCP_SUSPEND_CNTL                                                                              0x1e69\n#define regCP_SUSPEND_CNTL_BASE_IDX                                                                     0\n#define regCP_IQ_WAIT_TIME3                                                                             0x1e6a\n#define regCP_IQ_WAIT_TIME3_BASE_IDX                                                                    0\n#define regCPC_DDID_BASE_ADDR_LO                                                                        0x1e6b\n#define regCPC_DDID_BASE_ADDR_LO_BASE_IDX                                                               0\n#define regCP_DDID_BASE_ADDR_LO                                                                         0x1e6b\n#define regCP_DDID_BASE_ADDR_LO_BASE_IDX                                                                0\n#define regCPC_DDID_BASE_ADDR_HI                                                                        0x1e6c\n#define regCPC_DDID_BASE_ADDR_HI_BASE_IDX                                                               0\n#define regCP_DDID_BASE_ADDR_HI                                                                         0x1e6c\n#define regCP_DDID_BASE_ADDR_HI_BASE_IDX                                                                0\n#define regCPC_DDID_CNTL                                                                                0x1e6d\n#define regCPC_DDID_CNTL_BASE_IDX                                                                       0\n#define regCP_DDID_CNTL                                                                                 0x1e6d\n#define regCP_DDID_CNTL_BASE_IDX                                                                        0\n#define regCP_GFX_DDID_INFLIGHT_COUNT                                                                   0x1e6e\n#define regCP_GFX_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0\n#define regCP_GFX_DDID_WPTR                                                                             0x1e6f\n#define regCP_GFX_DDID_WPTR_BASE_IDX                                                                    0\n#define regCP_GFX_DDID_RPTR                                                                             0x1e70\n#define regCP_GFX_DDID_RPTR_BASE_IDX                                                                    0\n#define regCP_GFX_DDID_DELTA_RPT_COUNT                                                                  0x1e71\n#define regCP_GFX_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0\n#define regCP_GFX_HPD_STATUS0                                                                           0x1e72\n#define regCP_GFX_HPD_STATUS0_BASE_IDX                                                                  0\n#define regCP_GFX_HPD_CONTROL0                                                                          0x1e73\n#define regCP_GFX_HPD_CONTROL0_BASE_IDX                                                                 0\n#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO                                                               0x1e74\n#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_LO_BASE_IDX                                                      0\n#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI                                                               0x1e75\n#define regCP_GFX_HPD_OSPRE_FENCE_ADDR_HI_BASE_IDX                                                      0\n#define regCP_GFX_HPD_OSPRE_FENCE_DATA_LO                                                               0x1e76\n#define regCP_GFX_HPD_OSPRE_FENCE_DATA_LO_BASE_IDX                                                      0\n#define regCP_GFX_HPD_OSPRE_FENCE_DATA_HI                                                               0x1e77\n#define regCP_GFX_HPD_OSPRE_FENCE_DATA_HI_BASE_IDX                                                      0\n#define regCP_GFX_INDEX_MUTEX                                                                           0x1e78\n#define regCP_GFX_INDEX_MUTEX_BASE_IDX                                                                  0\n#define regCP_ME_PRGRM_CNTR_START_HI                                                                    0x1e79\n#define regCP_ME_PRGRM_CNTR_START_HI_BASE_IDX                                                           0\n#define regCP_PFP_INTR_ROUTINE_START_HI                                                                 0x1e7a\n#define regCP_PFP_INTR_ROUTINE_START_HI_BASE_IDX                                                        0\n#define regCP_ME_INTR_ROUTINE_START_HI                                                                  0x1e7b\n#define regCP_ME_INTR_ROUTINE_START_HI_BASE_IDX                                                         0\n#define regCP_GFX_MQD_BASE_ADDR                                                                         0x1e7e\n#define regCP_GFX_MQD_BASE_ADDR_BASE_IDX                                                                0\n#define regCP_GFX_MQD_BASE_ADDR_HI                                                                      0x1e7f\n#define regCP_GFX_MQD_BASE_ADDR_HI_BASE_IDX                                                             0\n#define regCP_GFX_HQD_ACTIVE                                                                            0x1e80\n#define regCP_GFX_HQD_ACTIVE_BASE_IDX                                                                   0\n#define regCP_GFX_HQD_VMID                                                                              0x1e81\n#define regCP_GFX_HQD_VMID_BASE_IDX                                                                     0\n#define regCP_GFX_HQD_QUEUE_PRIORITY                                                                    0x1e84\n#define regCP_GFX_HQD_QUEUE_PRIORITY_BASE_IDX                                                           0\n#define regCP_GFX_HQD_QUANTUM                                                                           0x1e85\n#define regCP_GFX_HQD_QUANTUM_BASE_IDX                                                                  0\n#define regCP_GFX_HQD_BASE                                                                              0x1e86\n#define regCP_GFX_HQD_BASE_BASE_IDX                                                                     0\n#define regCP_GFX_HQD_BASE_HI                                                                           0x1e87\n#define regCP_GFX_HQD_BASE_HI_BASE_IDX                                                                  0\n#define regCP_GFX_HQD_RPTR                                                                              0x1e88\n#define regCP_GFX_HQD_RPTR_BASE_IDX                                                                     0\n#define regCP_GFX_HQD_RPTR_ADDR                                                                         0x1e89\n#define regCP_GFX_HQD_RPTR_ADDR_BASE_IDX                                                                0\n#define regCP_GFX_HQD_RPTR_ADDR_HI                                                                      0x1e8a\n#define regCP_GFX_HQD_RPTR_ADDR_HI_BASE_IDX                                                             0\n#define regCP_RB_WPTR_POLL_ADDR_LO                                                                      0x1e8b\n#define regCP_RB_WPTR_POLL_ADDR_LO_BASE_IDX                                                             0\n#define regCP_RB_WPTR_POLL_ADDR_HI                                                                      0x1e8c\n#define regCP_RB_WPTR_POLL_ADDR_HI_BASE_IDX                                                             0\n#define regCP_RB_DOORBELL_CONTROL                                                                       0x1e8d\n#define regCP_RB_DOORBELL_CONTROL_BASE_IDX                                                              0\n#define regCP_GFX_HQD_OFFSET                                                                            0x1e8e\n#define regCP_GFX_HQD_OFFSET_BASE_IDX                                                                   0\n#define regCP_GFX_HQD_CNTL                                                                              0x1e8f\n#define regCP_GFX_HQD_CNTL_BASE_IDX                                                                     0\n#define regCP_GFX_HQD_CSMD_RPTR                                                                         0x1e90\n#define regCP_GFX_HQD_CSMD_RPTR_BASE_IDX                                                                0\n#define regCP_GFX_HQD_WPTR                                                                              0x1e91\n#define regCP_GFX_HQD_WPTR_BASE_IDX                                                                     0\n#define regCP_GFX_HQD_WPTR_HI                                                                           0x1e92\n#define regCP_GFX_HQD_WPTR_HI_BASE_IDX                                                                  0\n#define regCP_GFX_HQD_DEQUEUE_REQUEST                                                                   0x1e93\n#define regCP_GFX_HQD_DEQUEUE_REQUEST_BASE_IDX                                                          0\n#define regCP_GFX_HQD_MAPPED                                                                            0x1e94\n#define regCP_GFX_HQD_MAPPED_BASE_IDX                                                                   0\n#define regCP_GFX_HQD_QUE_MGR_CONTROL                                                                   0x1e95\n#define regCP_GFX_HQD_QUE_MGR_CONTROL_BASE_IDX                                                          0\n#define regCP_GFX_HQD_IQ_TIMER                                                                          0x1e96\n#define regCP_GFX_HQD_IQ_TIMER_BASE_IDX                                                                 0\n#define regCP_GFX_HQD_HQ_STATUS0                                                                        0x1e98\n#define regCP_GFX_HQD_HQ_STATUS0_BASE_IDX                                                               0\n#define regCP_GFX_HQD_HQ_CONTROL0                                                                       0x1e99\n#define regCP_GFX_HQD_HQ_CONTROL0_BASE_IDX                                                              0\n#define regCP_GFX_MQD_CONTROL                                                                           0x1e9a\n#define regCP_GFX_MQD_CONTROL_BASE_IDX                                                                  0\n#define regCP_HQD_GFX_CONTROL                                                                           0x1e9f\n#define regCP_HQD_GFX_CONTROL_BASE_IDX                                                                  0\n#define regCP_HQD_GFX_STATUS                                                                            0x1ea0\n#define regCP_HQD_GFX_STATUS_BASE_IDX                                                                   0\n#define regCP_DMA_WATCH0_ADDR_LO                                                                        0x1ec0\n#define regCP_DMA_WATCH0_ADDR_LO_BASE_IDX                                                               0\n#define regCP_DMA_WATCH0_ADDR_HI                                                                        0x1ec1\n#define regCP_DMA_WATCH0_ADDR_HI_BASE_IDX                                                               0\n#define regCP_DMA_WATCH0_MASK                                                                           0x1ec2\n#define regCP_DMA_WATCH0_MASK_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH0_CNTL                                                                           0x1ec3\n#define regCP_DMA_WATCH0_CNTL_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH1_ADDR_LO                                                                        0x1ec4\n#define regCP_DMA_WATCH1_ADDR_LO_BASE_IDX                                                               0\n#define regCP_DMA_WATCH1_ADDR_HI                                                                        0x1ec5\n#define regCP_DMA_WATCH1_ADDR_HI_BASE_IDX                                                               0\n#define regCP_DMA_WATCH1_MASK                                                                           0x1ec6\n#define regCP_DMA_WATCH1_MASK_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH1_CNTL                                                                           0x1ec7\n#define regCP_DMA_WATCH1_CNTL_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH2_ADDR_LO                                                                        0x1ec8\n#define regCP_DMA_WATCH2_ADDR_LO_BASE_IDX                                                               0\n#define regCP_DMA_WATCH2_ADDR_HI                                                                        0x1ec9\n#define regCP_DMA_WATCH2_ADDR_HI_BASE_IDX                                                               0\n#define regCP_DMA_WATCH2_MASK                                                                           0x1eca\n#define regCP_DMA_WATCH2_MASK_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH2_CNTL                                                                           0x1ecb\n#define regCP_DMA_WATCH2_CNTL_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH3_ADDR_LO                                                                        0x1ecc\n#define regCP_DMA_WATCH3_ADDR_LO_BASE_IDX                                                               0\n#define regCP_DMA_WATCH3_ADDR_HI                                                                        0x1ecd\n#define regCP_DMA_WATCH3_ADDR_HI_BASE_IDX                                                               0\n#define regCP_DMA_WATCH3_MASK                                                                           0x1ece\n#define regCP_DMA_WATCH3_MASK_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH3_CNTL                                                                           0x1ecf\n#define regCP_DMA_WATCH3_CNTL_BASE_IDX                                                                  0\n#define regCP_DMA_WATCH_STAT_ADDR_LO                                                                    0x1ed0\n#define regCP_DMA_WATCH_STAT_ADDR_LO_BASE_IDX                                                           0\n#define regCP_DMA_WATCH_STAT_ADDR_HI                                                                    0x1ed1\n#define regCP_DMA_WATCH_STAT_ADDR_HI_BASE_IDX                                                           0\n#define regCP_DMA_WATCH_STAT                                                                            0x1ed2\n#define regCP_DMA_WATCH_STAT_BASE_IDX                                                                   0\n#define regCP_PFP_JT_STAT                                                                               0x1ed3\n#define regCP_PFP_JT_STAT_BASE_IDX                                                                      0\n#define regCP_MEC_JT_STAT                                                                               0x1ed5\n#define regCP_MEC_JT_STAT_BASE_IDX                                                                      0\n#define regCP_CPC_BUSY_HYSTERESIS                                                                       0x1edb\n#define regCP_CPC_BUSY_HYSTERESIS_BASE_IDX                                                              0\n#define regCP_CPF_BUSY_HYSTERESIS1                                                                      0x1edc\n#define regCP_CPF_BUSY_HYSTERESIS1_BASE_IDX                                                             0\n#define regCP_CPF_BUSY_HYSTERESIS2                                                                      0x1edd\n#define regCP_CPF_BUSY_HYSTERESIS2_BASE_IDX                                                             0\n#define regCP_CPG_BUSY_HYSTERESIS1                                                                      0x1ede\n#define regCP_CPG_BUSY_HYSTERESIS1_BASE_IDX                                                             0\n#define regCP_CPG_BUSY_HYSTERESIS2                                                                      0x1edf\n#define regCP_CPG_BUSY_HYSTERESIS2_BASE_IDX                                                             0\n#define regCP_RB_DOORBELL_CLEAR                                                                         0x1f28\n#define regCP_RB_DOORBELL_CLEAR_BASE_IDX                                                                0\n#define regCP_RB0_ACTIVE                                                                                0x1f40\n#define regCP_RB0_ACTIVE_BASE_IDX                                                                       0\n#define regCP_RB_ACTIVE                                                                                 0x1f40\n#define regCP_RB_ACTIVE_BASE_IDX                                                                        0\n#define regCP_RB1_ACTIVE                                                                                0x1f41\n#define regCP_RB1_ACTIVE_BASE_IDX                                                                       0\n#define regCP_RB_STATUS                                                                                 0x1f43\n#define regCP_RB_STATUS_BASE_IDX                                                                        0\n#define regCPG_RCIU_CAM_INDEX                                                                           0x1f44\n#define regCPG_RCIU_CAM_INDEX_BASE_IDX                                                                  0\n#define regCPG_RCIU_CAM_DATA                                                                            0x1f45\n#define regCPG_RCIU_CAM_DATA_BASE_IDX                                                                   0\n#define regCPG_RCIU_CAM_DATA_PHASE0                                                                     0x1f45\n#define regCPG_RCIU_CAM_DATA_PHASE0_BASE_IDX                                                            0\n#define regCPG_RCIU_CAM_DATA_PHASE1                                                                     0x1f45\n#define regCPG_RCIU_CAM_DATA_PHASE1_BASE_IDX                                                            0\n#define regCPG_RCIU_CAM_DATA_PHASE2                                                                     0x1f45\n#define regCPG_RCIU_CAM_DATA_PHASE2_BASE_IDX                                                            0\n#define regCP_GPU_TIMESTAMP_OFFSET_LO                                                                   0x1f4c\n#define regCP_GPU_TIMESTAMP_OFFSET_LO_BASE_IDX                                                          0\n#define regCP_GPU_TIMESTAMP_OFFSET_HI                                                                   0x1f4d\n#define regCP_GPU_TIMESTAMP_OFFSET_HI_BASE_IDX                                                          0\n#define regCP_SDMA_DMA_DONE                                                                             0x1f4e\n#define regCP_SDMA_DMA_DONE_BASE_IDX                                                                    0\n#define regCP_PFP_SDMA_CS                                                                               0x1f4f\n#define regCP_PFP_SDMA_CS_BASE_IDX                                                                      0\n#define regCP_ME_SDMA_CS                                                                                0x1f50\n#define regCP_ME_SDMA_CS_BASE_IDX                                                                       0\n#define regCPF_GCR_CNTL                                                                                 0x1f53\n#define regCPF_GCR_CNTL_BASE_IDX                                                                        0\n#define regCPG_UTCL1_STATUS                                                                             0x1f54\n#define regCPG_UTCL1_STATUS_BASE_IDX                                                                    0\n#define regCPC_UTCL1_STATUS                                                                             0x1f55\n#define regCPC_UTCL1_STATUS_BASE_IDX                                                                    0\n#define regCPF_UTCL1_STATUS                                                                             0x1f56\n#define regCPF_UTCL1_STATUS_BASE_IDX                                                                    0\n#define regCP_SD_CNTL                                                                                   0x1f57\n#define regCP_SD_CNTL_BASE_IDX                                                                          0\n#define regCP_SOFT_RESET_CNTL                                                                           0x1f59\n#define regCP_SOFT_RESET_CNTL_BASE_IDX                                                                  0\n#define regCP_CPC_GFX_CNTL                                                                              0x1f5a\n#define regCP_CPC_GFX_CNTL_BASE_IDX                                                                     0\n\n\n\n\n#define regSPI_ARB_PRIORITY                                                                             0x1f60\n#define regSPI_ARB_PRIORITY_BASE_IDX                                                                    0\n#define regSPI_ARB_CYCLES_0                                                                             0x1f61\n#define regSPI_ARB_CYCLES_0_BASE_IDX                                                                    0\n#define regSPI_ARB_CYCLES_1                                                                             0x1f62\n#define regSPI_ARB_CYCLES_1_BASE_IDX                                                                    0\n#define regSPI_WCL_PIPE_PERCENT_GFX                                                                     0x1f67\n#define regSPI_WCL_PIPE_PERCENT_GFX_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_HP3D                                                                    0x1f68\n#define regSPI_WCL_PIPE_PERCENT_HP3D_BASE_IDX                                                           0\n#define regSPI_WCL_PIPE_PERCENT_CS0                                                                     0x1f69\n#define regSPI_WCL_PIPE_PERCENT_CS0_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS1                                                                     0x1f6a\n#define regSPI_WCL_PIPE_PERCENT_CS1_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS2                                                                     0x1f6b\n#define regSPI_WCL_PIPE_PERCENT_CS2_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS3                                                                     0x1f6c\n#define regSPI_WCL_PIPE_PERCENT_CS3_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS4                                                                     0x1f6d\n#define regSPI_WCL_PIPE_PERCENT_CS4_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS5                                                                     0x1f6e\n#define regSPI_WCL_PIPE_PERCENT_CS5_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS6                                                                     0x1f6f\n#define regSPI_WCL_PIPE_PERCENT_CS6_BASE_IDX                                                            0\n#define regSPI_WCL_PIPE_PERCENT_CS7                                                                     0x1f70\n#define regSPI_WCL_PIPE_PERCENT_CS7_BASE_IDX                                                            0\n#define regSPI_USER_ACCUM_VMID_CNTL                                                                     0x1f71\n#define regSPI_USER_ACCUM_VMID_CNTL_BASE_IDX                                                            0\n#define regSPI_GDBG_PER_VMID_CNTL                                                                       0x1f72\n#define regSPI_GDBG_PER_VMID_CNTL_BASE_IDX                                                              0\n#define regSPI_COMPUTE_QUEUE_RESET                                                                      0x1f73\n#define regSPI_COMPUTE_QUEUE_RESET_BASE_IDX                                                             0\n#define regSPI_COMPUTE_WF_CTX_SAVE                                                                      0x1f74\n#define regSPI_COMPUTE_WF_CTX_SAVE_BASE_IDX                                                             0\n\n\n\n\n#define regCP_HPD_UTCL1_CNTL                                                                            0x1fa3\n#define regCP_HPD_UTCL1_CNTL_BASE_IDX                                                                   0\n#define regCP_HPD_UTCL1_ERROR                                                                           0x1fa7\n#define regCP_HPD_UTCL1_ERROR_BASE_IDX                                                                  0\n#define regCP_HPD_UTCL1_ERROR_ADDR                                                                      0x1fa8\n#define regCP_HPD_UTCL1_ERROR_ADDR_BASE_IDX                                                             0\n#define regCP_MQD_BASE_ADDR                                                                             0x1fa9\n#define regCP_MQD_BASE_ADDR_BASE_IDX                                                                    0\n#define regCP_MQD_BASE_ADDR_HI                                                                          0x1faa\n#define regCP_MQD_BASE_ADDR_HI_BASE_IDX                                                                 0\n#define regCP_HQD_ACTIVE                                                                                0x1fab\n#define regCP_HQD_ACTIVE_BASE_IDX                                                                       0\n#define regCP_HQD_VMID                                                                                  0x1fac\n#define regCP_HQD_VMID_BASE_IDX                                                                         0\n#define regCP_HQD_PERSISTENT_STATE                                                                      0x1fad\n#define regCP_HQD_PERSISTENT_STATE_BASE_IDX                                                             0\n#define regCP_HQD_PIPE_PRIORITY                                                                         0x1fae\n#define regCP_HQD_PIPE_PRIORITY_BASE_IDX                                                                0\n#define regCP_HQD_QUEUE_PRIORITY                                                                        0x1faf\n#define regCP_HQD_QUEUE_PRIORITY_BASE_IDX                                                               0\n#define regCP_HQD_QUANTUM                                                                               0x1fb0\n#define regCP_HQD_QUANTUM_BASE_IDX                                                                      0\n#define regCP_HQD_PQ_BASE                                                                               0x1fb1\n#define regCP_HQD_PQ_BASE_BASE_IDX                                                                      0\n#define regCP_HQD_PQ_BASE_HI                                                                            0x1fb2\n#define regCP_HQD_PQ_BASE_HI_BASE_IDX                                                                   0\n#define regCP_HQD_PQ_RPTR                                                                               0x1fb3\n#define regCP_HQD_PQ_RPTR_BASE_IDX                                                                      0\n#define regCP_HQD_PQ_RPTR_REPORT_ADDR                                                                   0x1fb4\n#define regCP_HQD_PQ_RPTR_REPORT_ADDR_BASE_IDX                                                          0\n#define regCP_HQD_PQ_RPTR_REPORT_ADDR_HI                                                                0x1fb5\n#define regCP_HQD_PQ_RPTR_REPORT_ADDR_HI_BASE_IDX                                                       0\n#define regCP_HQD_PQ_WPTR_POLL_ADDR                                                                     0x1fb6\n#define regCP_HQD_PQ_WPTR_POLL_ADDR_BASE_IDX                                                            0\n#define regCP_HQD_PQ_WPTR_POLL_ADDR_HI                                                                  0x1fb7\n#define regCP_HQD_PQ_WPTR_POLL_ADDR_HI_BASE_IDX                                                         0\n#define regCP_HQD_PQ_DOORBELL_CONTROL                                                                   0x1fb8\n#define regCP_HQD_PQ_DOORBELL_CONTROL_BASE_IDX                                                          0\n#define regCP_HQD_PQ_CONTROL                                                                            0x1fba\n#define regCP_HQD_PQ_CONTROL_BASE_IDX                                                                   0\n#define regCP_HQD_IB_BASE_ADDR                                                                          0x1fbb\n#define regCP_HQD_IB_BASE_ADDR_BASE_IDX                                                                 0\n#define regCP_HQD_IB_BASE_ADDR_HI                                                                       0x1fbc\n#define regCP_HQD_IB_BASE_ADDR_HI_BASE_IDX                                                              0\n#define regCP_HQD_IB_RPTR                                                                               0x1fbd\n#define regCP_HQD_IB_RPTR_BASE_IDX                                                                      0\n#define regCP_HQD_IB_CONTROL                                                                            0x1fbe\n#define regCP_HQD_IB_CONTROL_BASE_IDX                                                                   0\n#define regCP_HQD_IQ_TIMER                                                                              0x1fbf\n#define regCP_HQD_IQ_TIMER_BASE_IDX                                                                     0\n#define regCP_HQD_IQ_RPTR                                                                               0x1fc0\n#define regCP_HQD_IQ_RPTR_BASE_IDX                                                                      0\n#define regCP_HQD_DEQUEUE_REQUEST                                                                       0x1fc1\n#define regCP_HQD_DEQUEUE_REQUEST_BASE_IDX                                                              0\n#define regCP_HQD_DMA_OFFLOAD                                                                           0x1fc2\n#define regCP_HQD_DMA_OFFLOAD_BASE_IDX                                                                  0\n#define regCP_HQD_OFFLOAD                                                                               0x1fc2\n#define regCP_HQD_OFFLOAD_BASE_IDX                                                                      0\n#define regCP_HQD_SEMA_CMD                                                                              0x1fc3\n#define regCP_HQD_SEMA_CMD_BASE_IDX                                                                     0\n#define regCP_HQD_MSG_TYPE                                                                              0x1fc4\n#define regCP_HQD_MSG_TYPE_BASE_IDX                                                                     0\n#define regCP_HQD_ATOMIC0_PREOP_LO                                                                      0x1fc5\n#define regCP_HQD_ATOMIC0_PREOP_LO_BASE_IDX                                                             0\n#define regCP_HQD_ATOMIC0_PREOP_HI                                                                      0x1fc6\n#define regCP_HQD_ATOMIC0_PREOP_HI_BASE_IDX                                                             0\n#define regCP_HQD_ATOMIC1_PREOP_LO                                                                      0x1fc7\n#define regCP_HQD_ATOMIC1_PREOP_LO_BASE_IDX                                                             0\n#define regCP_HQD_ATOMIC1_PREOP_HI                                                                      0x1fc8\n#define regCP_HQD_ATOMIC1_PREOP_HI_BASE_IDX                                                             0\n#define regCP_HQD_HQ_SCHEDULER0                                                                         0x1fc9\n#define regCP_HQD_HQ_SCHEDULER0_BASE_IDX                                                                0\n#define regCP_HQD_HQ_STATUS0                                                                            0x1fc9\n#define regCP_HQD_HQ_STATUS0_BASE_IDX                                                                   0\n#define regCP_HQD_HQ_CONTROL0                                                                           0x1fca\n#define regCP_HQD_HQ_CONTROL0_BASE_IDX                                                                  0\n#define regCP_HQD_HQ_SCHEDULER1                                                                         0x1fca\n#define regCP_HQD_HQ_SCHEDULER1_BASE_IDX                                                                0\n#define regCP_MQD_CONTROL                                                                               0x1fcb\n#define regCP_MQD_CONTROL_BASE_IDX                                                                      0\n#define regCP_HQD_HQ_STATUS1                                                                            0x1fcc\n#define regCP_HQD_HQ_STATUS1_BASE_IDX                                                                   0\n#define regCP_HQD_HQ_CONTROL1                                                                           0x1fcd\n#define regCP_HQD_HQ_CONTROL1_BASE_IDX                                                                  0\n#define regCP_HQD_EOP_BASE_ADDR                                                                         0x1fce\n#define regCP_HQD_EOP_BASE_ADDR_BASE_IDX                                                                0\n#define regCP_HQD_EOP_BASE_ADDR_HI                                                                      0x1fcf\n#define regCP_HQD_EOP_BASE_ADDR_HI_BASE_IDX                                                             0\n#define regCP_HQD_EOP_CONTROL                                                                           0x1fd0\n#define regCP_HQD_EOP_CONTROL_BASE_IDX                                                                  0\n#define regCP_HQD_EOP_RPTR                                                                              0x1fd1\n#define regCP_HQD_EOP_RPTR_BASE_IDX                                                                     0\n#define regCP_HQD_EOP_WPTR                                                                              0x1fd2\n#define regCP_HQD_EOP_WPTR_BASE_IDX                                                                     0\n#define regCP_HQD_EOP_EVENTS                                                                            0x1fd3\n#define regCP_HQD_EOP_EVENTS_BASE_IDX                                                                   0\n#define regCP_HQD_CTX_SAVE_BASE_ADDR_LO                                                                 0x1fd4\n#define regCP_HQD_CTX_SAVE_BASE_ADDR_LO_BASE_IDX                                                        0\n#define regCP_HQD_CTX_SAVE_BASE_ADDR_HI                                                                 0x1fd5\n#define regCP_HQD_CTX_SAVE_BASE_ADDR_HI_BASE_IDX                                                        0\n#define regCP_HQD_CTX_SAVE_CONTROL                                                                      0x1fd6\n#define regCP_HQD_CTX_SAVE_CONTROL_BASE_IDX                                                             0\n#define regCP_HQD_CNTL_STACK_OFFSET                                                                     0x1fd7\n#define regCP_HQD_CNTL_STACK_OFFSET_BASE_IDX                                                            0\n#define regCP_HQD_CNTL_STACK_SIZE                                                                       0x1fd8\n#define regCP_HQD_CNTL_STACK_SIZE_BASE_IDX                                                              0\n#define regCP_HQD_WG_STATE_OFFSET                                                                       0x1fd9\n#define regCP_HQD_WG_STATE_OFFSET_BASE_IDX                                                              0\n#define regCP_HQD_CTX_SAVE_SIZE                                                                         0x1fda\n#define regCP_HQD_CTX_SAVE_SIZE_BASE_IDX                                                                0\n#define regCP_HQD_GDS_RESOURCE_STATE                                                                    0x1fdb\n#define regCP_HQD_GDS_RESOURCE_STATE_BASE_IDX                                                           0\n#define regCP_HQD_ERROR                                                                                 0x1fdc\n#define regCP_HQD_ERROR_BASE_IDX                                                                        0\n#define regCP_HQD_EOP_WPTR_MEM                                                                          0x1fdd\n#define regCP_HQD_EOP_WPTR_MEM_BASE_IDX                                                                 0\n#define regCP_HQD_AQL_CONTROL                                                                           0x1fde\n#define regCP_HQD_AQL_CONTROL_BASE_IDX                                                                  0\n#define regCP_HQD_PQ_WPTR_LO                                                                            0x1fdf\n#define regCP_HQD_PQ_WPTR_LO_BASE_IDX                                                                   0\n#define regCP_HQD_PQ_WPTR_HI                                                                            0x1fe0\n#define regCP_HQD_PQ_WPTR_HI_BASE_IDX                                                                   0\n#define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET                                                             0x1fe1\n#define regCP_HQD_SUSPEND_CNTL_STACK_OFFSET_BASE_IDX                                                    0\n#define regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT                                                             0x1fe2\n#define regCP_HQD_SUSPEND_CNTL_STACK_DW_CNT_BASE_IDX                                                    0\n#define regCP_HQD_SUSPEND_WG_STATE_OFFSET                                                               0x1fe3\n#define regCP_HQD_SUSPEND_WG_STATE_OFFSET_BASE_IDX                                                      0\n#define regCP_HQD_DDID_RPTR                                                                             0x1fe4\n#define regCP_HQD_DDID_RPTR_BASE_IDX                                                                    0\n#define regCP_HQD_DDID_WPTR                                                                             0x1fe5\n#define regCP_HQD_DDID_WPTR_BASE_IDX                                                                    0\n#define regCP_HQD_DDID_INFLIGHT_COUNT                                                                   0x1fe6\n#define regCP_HQD_DDID_INFLIGHT_COUNT_BASE_IDX                                                          0\n#define regCP_HQD_DDID_DELTA_RPT_COUNT                                                                  0x1fe7\n#define regCP_HQD_DDID_DELTA_RPT_COUNT_BASE_IDX                                                         0\n#define regCP_HQD_DEQUEUE_STATUS                                                                        0x1fe8\n#define regCP_HQD_DEQUEUE_STATUS_BASE_IDX                                                               0\n\n\n\n\n#define regTCP_WATCH0_ADDR_H                                                                            0x2048\n#define regTCP_WATCH0_ADDR_H_BASE_IDX                                                                   0\n#define regTCP_WATCH0_ADDR_L                                                                            0x2049\n#define regTCP_WATCH0_ADDR_L_BASE_IDX                                                                   0\n#define regTCP_WATCH0_CNTL                                                                              0x204a\n#define regTCP_WATCH0_CNTL_BASE_IDX                                                                     0\n#define regTCP_WATCH1_ADDR_H                                                                            0x204b\n#define regTCP_WATCH1_ADDR_H_BASE_IDX                                                                   0\n#define regTCP_WATCH1_ADDR_L                                                                            0x204c\n#define regTCP_WATCH1_ADDR_L_BASE_IDX                                                                   0\n#define regTCP_WATCH1_CNTL                                                                              0x204d\n#define regTCP_WATCH1_CNTL_BASE_IDX                                                                     0\n#define regTCP_WATCH2_ADDR_H                                                                            0x204e\n#define regTCP_WATCH2_ADDR_H_BASE_IDX                                                                   0\n#define regTCP_WATCH2_ADDR_L                                                                            0x204f\n#define regTCP_WATCH2_ADDR_L_BASE_IDX                                                                   0\n#define regTCP_WATCH2_CNTL                                                                              0x2050\n#define regTCP_WATCH2_CNTL_BASE_IDX                                                                     0\n#define regTCP_WATCH3_ADDR_H                                                                            0x2051\n#define regTCP_WATCH3_ADDR_H_BASE_IDX                                                                   0\n#define regTCP_WATCH3_ADDR_L                                                                            0x2052\n#define regTCP_WATCH3_ADDR_L_BASE_IDX                                                                   0\n#define regTCP_WATCH3_CNTL                                                                              0x2053\n#define regTCP_WATCH3_CNTL_BASE_IDX                                                                     0\n\n\n\n\n#define regGDS_VMID0_BASE                                                                               0x20a0\n#define regGDS_VMID0_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID0_SIZE                                                                               0x20a1\n#define regGDS_VMID0_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID1_BASE                                                                               0x20a2\n#define regGDS_VMID1_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID1_SIZE                                                                               0x20a3\n#define regGDS_VMID1_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID2_BASE                                                                               0x20a4\n#define regGDS_VMID2_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID2_SIZE                                                                               0x20a5\n#define regGDS_VMID2_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID3_BASE                                                                               0x20a6\n#define regGDS_VMID3_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID3_SIZE                                                                               0x20a7\n#define regGDS_VMID3_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID4_BASE                                                                               0x20a8\n#define regGDS_VMID4_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID4_SIZE                                                                               0x20a9\n#define regGDS_VMID4_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID5_BASE                                                                               0x20aa\n#define regGDS_VMID5_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID5_SIZE                                                                               0x20ab\n#define regGDS_VMID5_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID6_BASE                                                                               0x20ac\n#define regGDS_VMID6_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID6_SIZE                                                                               0x20ad\n#define regGDS_VMID6_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID7_BASE                                                                               0x20ae\n#define regGDS_VMID7_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID7_SIZE                                                                               0x20af\n#define regGDS_VMID7_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID8_BASE                                                                               0x20b0\n#define regGDS_VMID8_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID8_SIZE                                                                               0x20b1\n#define regGDS_VMID8_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID9_BASE                                                                               0x20b2\n#define regGDS_VMID9_BASE_BASE_IDX                                                                      0\n#define regGDS_VMID9_SIZE                                                                               0x20b3\n#define regGDS_VMID9_SIZE_BASE_IDX                                                                      0\n#define regGDS_VMID10_BASE                                                                              0x20b4\n#define regGDS_VMID10_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID10_SIZE                                                                              0x20b5\n#define regGDS_VMID10_SIZE_BASE_IDX                                                                     0\n#define regGDS_VMID11_BASE                                                                              0x20b6\n#define regGDS_VMID11_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID11_SIZE                                                                              0x20b7\n#define regGDS_VMID11_SIZE_BASE_IDX                                                                     0\n#define regGDS_VMID12_BASE                                                                              0x20b8\n#define regGDS_VMID12_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID12_SIZE                                                                              0x20b9\n#define regGDS_VMID12_SIZE_BASE_IDX                                                                     0\n#define regGDS_VMID13_BASE                                                                              0x20ba\n#define regGDS_VMID13_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID13_SIZE                                                                              0x20bb\n#define regGDS_VMID13_SIZE_BASE_IDX                                                                     0\n#define regGDS_VMID14_BASE                                                                              0x20bc\n#define regGDS_VMID14_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID14_SIZE                                                                              0x20bd\n#define regGDS_VMID14_SIZE_BASE_IDX                                                                     0\n#define regGDS_VMID15_BASE                                                                              0x20be\n#define regGDS_VMID15_BASE_BASE_IDX                                                                     0\n#define regGDS_VMID15_SIZE                                                                              0x20bf\n#define regGDS_VMID15_SIZE_BASE_IDX                                                                     0\n#define regGDS_GWS_VMID0                                                                                0x20c0\n#define regGDS_GWS_VMID0_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID1                                                                                0x20c1\n#define regGDS_GWS_VMID1_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID2                                                                                0x20c2\n#define regGDS_GWS_VMID2_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID3                                                                                0x20c3\n#define regGDS_GWS_VMID3_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID4                                                                                0x20c4\n#define regGDS_GWS_VMID4_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID5                                                                                0x20c5\n#define regGDS_GWS_VMID5_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID6                                                                                0x20c6\n#define regGDS_GWS_VMID6_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID7                                                                                0x20c7\n#define regGDS_GWS_VMID7_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID8                                                                                0x20c8\n#define regGDS_GWS_VMID8_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID9                                                                                0x20c9\n#define regGDS_GWS_VMID9_BASE_IDX                                                                       0\n#define regGDS_GWS_VMID10                                                                               0x20ca\n#define regGDS_GWS_VMID10_BASE_IDX                                                                      0\n#define regGDS_GWS_VMID11                                                                               0x20cb\n#define regGDS_GWS_VMID11_BASE_IDX                                                                      0\n#define regGDS_GWS_VMID12                                                                               0x20cc\n#define regGDS_GWS_VMID12_BASE_IDX                                                                      0\n#define regGDS_GWS_VMID13                                                                               0x20cd\n#define regGDS_GWS_VMID13_BASE_IDX                                                                      0\n#define regGDS_GWS_VMID14                                                                               0x20ce\n#define regGDS_GWS_VMID14_BASE_IDX                                                                      0\n#define regGDS_GWS_VMID15                                                                               0x20cf\n#define regGDS_GWS_VMID15_BASE_IDX                                                                      0\n#define regGDS_OA_VMID0                                                                                 0x20d0\n#define regGDS_OA_VMID0_BASE_IDX                                                                        0\n#define regGDS_OA_VMID1                                                                                 0x20d1\n#define regGDS_OA_VMID1_BASE_IDX                                                                        0\n#define regGDS_OA_VMID2                                                                                 0x20d2\n#define regGDS_OA_VMID2_BASE_IDX                                                                        0\n#define regGDS_OA_VMID3                                                                                 0x20d3\n#define regGDS_OA_VMID3_BASE_IDX                                                                        0\n#define regGDS_OA_VMID4                                                                                 0x20d4\n#define regGDS_OA_VMID4_BASE_IDX                                                                        0\n#define regGDS_OA_VMID5                                                                                 0x20d5\n#define regGDS_OA_VMID5_BASE_IDX                                                                        0\n#define regGDS_OA_VMID6                                                                                 0x20d6\n#define regGDS_OA_VMID6_BASE_IDX                                                                        0\n#define regGDS_OA_VMID7                                                                                 0x20d7\n#define regGDS_OA_VMID7_BASE_IDX                                                                        0\n#define regGDS_OA_VMID8                                                                                 0x20d8\n#define regGDS_OA_VMID8_BASE_IDX                                                                        0\n#define regGDS_OA_VMID9                                                                                 0x20d9\n#define regGDS_OA_VMID9_BASE_IDX                                                                        0\n#define regGDS_OA_VMID10                                                                                0x20da\n#define regGDS_OA_VMID10_BASE_IDX                                                                       0\n#define regGDS_OA_VMID11                                                                                0x20db\n#define regGDS_OA_VMID11_BASE_IDX                                                                       0\n#define regGDS_OA_VMID12                                                                                0x20dc\n#define regGDS_OA_VMID12_BASE_IDX                                                                       0\n#define regGDS_OA_VMID13                                                                                0x20dd\n#define regGDS_OA_VMID13_BASE_IDX                                                                       0\n#define regGDS_OA_VMID14                                                                                0x20de\n#define regGDS_OA_VMID14_BASE_IDX                                                                       0\n#define regGDS_OA_VMID15                                                                                0x20df\n#define regGDS_OA_VMID15_BASE_IDX                                                                       0\n#define regGDS_GWS_RESET0                                                                               0x20e4\n#define regGDS_GWS_RESET0_BASE_IDX                                                                      0\n#define regGDS_GWS_RESET1                                                                               0x20e5\n#define regGDS_GWS_RESET1_BASE_IDX                                                                      0\n#define regGDS_GWS_RESOURCE_RESET                                                                       0x20e6\n#define regGDS_GWS_RESOURCE_RESET_BASE_IDX                                                              0\n#define regGDS_COMPUTE_MAX_WAVE_ID                                                                      0x20e8\n#define regGDS_COMPUTE_MAX_WAVE_ID_BASE_IDX                                                             0\n#define regGDS_OA_RESET_MASK                                                                            0x20e9\n#define regGDS_OA_RESET_MASK_BASE_IDX                                                                   0\n#define regGDS_OA_RESET                                                                                 0x20ea\n#define regGDS_OA_RESET_BASE_IDX                                                                        0\n#define regGDS_CS_CTXSW_STATUS                                                                          0x20ed\n#define regGDS_CS_CTXSW_STATUS_BASE_IDX                                                                 0\n#define regGDS_CS_CTXSW_CNT0                                                                            0x20ee\n#define regGDS_CS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define regGDS_CS_CTXSW_CNT1                                                                            0x20ef\n#define regGDS_CS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define regGDS_CS_CTXSW_CNT2                                                                            0x20f0\n#define regGDS_CS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define regGDS_CS_CTXSW_CNT3                                                                            0x20f1\n#define regGDS_CS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define regGDS_GFX_CTXSW_STATUS                                                                         0x20f2\n#define regGDS_GFX_CTXSW_STATUS_BASE_IDX                                                                0\n#define regGDS_PS_CTXSW_CNT0                                                                            0x20f7\n#define regGDS_PS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define regGDS_PS_CTXSW_CNT1                                                                            0x20f8\n#define regGDS_PS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define regGDS_PS_CTXSW_CNT2                                                                            0x20f9\n#define regGDS_PS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define regGDS_PS_CTXSW_CNT3                                                                            0x20fa\n#define regGDS_PS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define regGDS_PS_CTXSW_IDX                                                                             0x20fb\n#define regGDS_PS_CTXSW_IDX_BASE_IDX                                                                    0\n#define regGDS_GS_CTXSW_CNT0                                                                            0x2117\n#define regGDS_GS_CTXSW_CNT0_BASE_IDX                                                                   0\n#define regGDS_GS_CTXSW_CNT1                                                                            0x2118\n#define regGDS_GS_CTXSW_CNT1_BASE_IDX                                                                   0\n#define regGDS_GS_CTXSW_CNT2                                                                            0x2119\n#define regGDS_GS_CTXSW_CNT2_BASE_IDX                                                                   0\n#define regGDS_GS_CTXSW_CNT3                                                                            0x211a\n#define regGDS_GS_CTXSW_CNT3_BASE_IDX                                                                   0\n#define regGDS_MEMORY_CLEAN                                                                             0x211f\n#define regGDS_MEMORY_CLEAN_BASE_IDX                                                                    0\n\n\n\n\n#define regRAS_SIGNATURE_CONTROL                                                                        0x2120\n#define regRAS_SIGNATURE_CONTROL_BASE_IDX                                                               0\n#define regRAS_SIGNATURE_MASK                                                                           0x2121\n#define regRAS_SIGNATURE_MASK_BASE_IDX                                                                  0\n#define regRAS_SX_SIGNATURE0                                                                            0x2122\n#define regRAS_SX_SIGNATURE0_BASE_IDX                                                                   0\n#define regRAS_SX_SIGNATURE1                                                                            0x2123\n#define regRAS_SX_SIGNATURE1_BASE_IDX                                                                   0\n#define regRAS_SX_SIGNATURE2                                                                            0x2124\n#define regRAS_SX_SIGNATURE2_BASE_IDX                                                                   0\n#define regRAS_SX_SIGNATURE3                                                                            0x2125\n#define regRAS_SX_SIGNATURE3_BASE_IDX                                                                   0\n#define regRAS_DB_SIGNATURE0                                                                            0x212b\n#define regRAS_DB_SIGNATURE0_BASE_IDX                                                                   0\n#define regRAS_PA_SIGNATURE0                                                                            0x212c\n#define regRAS_PA_SIGNATURE0_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE0                                                                            0x212f\n#define regRAS_SC_SIGNATURE0_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE1                                                                            0x2130\n#define regRAS_SC_SIGNATURE1_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE2                                                                            0x2131\n#define regRAS_SC_SIGNATURE2_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE3                                                                            0x2132\n#define regRAS_SC_SIGNATURE3_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE4                                                                            0x2133\n#define regRAS_SC_SIGNATURE4_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE5                                                                            0x2134\n#define regRAS_SC_SIGNATURE5_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE6                                                                            0x2135\n#define regRAS_SC_SIGNATURE6_BASE_IDX                                                                   0\n#define regRAS_SC_SIGNATURE7                                                                            0x2136\n#define regRAS_SC_SIGNATURE7_BASE_IDX                                                                   0\n#define regRAS_SPI_SIGNATURE0                                                                           0x2139\n#define regRAS_SPI_SIGNATURE0_BASE_IDX                                                                  0\n#define regRAS_SPI_SIGNATURE1                                                                           0x213a\n#define regRAS_SPI_SIGNATURE1_BASE_IDX                                                                  0\n#define regRAS_CB_SIGNATURE0                                                                            0x213d\n#define regRAS_CB_SIGNATURE0_BASE_IDX                                                                   0\n#define regRAS_BCI_SIGNATURE0                                                                           0x213e\n#define regRAS_BCI_SIGNATURE0_BASE_IDX                                                                  0\n#define regRAS_BCI_SIGNATURE1                                                                           0x213f\n#define regRAS_BCI_SIGNATURE1_BASE_IDX                                                                  0\n\n\n\n\n#define regGUS_IO_RD_COMBINE_FLUSH                                                                      0x2c00\n#define regGUS_IO_RD_COMBINE_FLUSH_BASE_IDX                                                             1\n#define regGUS_IO_WR_COMBINE_FLUSH                                                                      0x2c01\n#define regGUS_IO_WR_COMBINE_FLUSH_BASE_IDX                                                             1\n#define regGUS_IO_RD_PRI_AGE_RATE                                                                       0x2c02\n#define regGUS_IO_RD_PRI_AGE_RATE_BASE_IDX                                                              1\n#define regGUS_IO_WR_PRI_AGE_RATE                                                                       0x2c03\n#define regGUS_IO_WR_PRI_AGE_RATE_BASE_IDX                                                              1\n#define regGUS_IO_RD_PRI_AGE_COEFF                                                                      0x2c04\n#define regGUS_IO_RD_PRI_AGE_COEFF_BASE_IDX                                                             1\n#define regGUS_IO_WR_PRI_AGE_COEFF                                                                      0x2c05\n#define regGUS_IO_WR_PRI_AGE_COEFF_BASE_IDX                                                             1\n#define regGUS_IO_RD_PRI_QUEUING                                                                        0x2c06\n#define regGUS_IO_RD_PRI_QUEUING_BASE_IDX                                                               1\n#define regGUS_IO_WR_PRI_QUEUING                                                                        0x2c07\n#define regGUS_IO_WR_PRI_QUEUING_BASE_IDX                                                               1\n#define regGUS_IO_RD_PRI_FIXED                                                                          0x2c08\n#define regGUS_IO_RD_PRI_FIXED_BASE_IDX                                                                 1\n#define regGUS_IO_WR_PRI_FIXED                                                                          0x2c09\n#define regGUS_IO_WR_PRI_FIXED_BASE_IDX                                                                 1\n#define regGUS_IO_RD_PRI_URGENCY_COEFF                                                                  0x2c0a\n#define regGUS_IO_RD_PRI_URGENCY_COEFF_BASE_IDX                                                         1\n#define regGUS_IO_WR_PRI_URGENCY_COEFF                                                                  0x2c0b\n#define regGUS_IO_WR_PRI_URGENCY_COEFF_BASE_IDX                                                         1\n#define regGUS_IO_RD_PRI_URGENCY_MODE                                                                   0x2c0c\n#define regGUS_IO_RD_PRI_URGENCY_MODE_BASE_IDX                                                          1\n#define regGUS_IO_WR_PRI_URGENCY_MODE                                                                   0x2c0d\n#define regGUS_IO_WR_PRI_URGENCY_MODE_BASE_IDX                                                          1\n#define regGUS_IO_RD_PRI_QUANT_PRI1                                                                     0x2c0e\n#define regGUS_IO_RD_PRI_QUANT_PRI1_BASE_IDX                                                            1\n#define regGUS_IO_RD_PRI_QUANT_PRI2                                                                     0x2c0f\n#define regGUS_IO_RD_PRI_QUANT_PRI2_BASE_IDX                                                            1\n#define regGUS_IO_RD_PRI_QUANT_PRI3                                                                     0x2c10\n#define regGUS_IO_RD_PRI_QUANT_PRI3_BASE_IDX                                                            1\n#define regGUS_IO_RD_PRI_QUANT_PRI4                                                                     0x2c11\n#define regGUS_IO_RD_PRI_QUANT_PRI4_BASE_IDX                                                            1\n#define regGUS_IO_WR_PRI_QUANT_PRI1                                                                     0x2c12\n#define regGUS_IO_WR_PRI_QUANT_PRI1_BASE_IDX                                                            1\n#define regGUS_IO_WR_PRI_QUANT_PRI2                                                                     0x2c13\n#define regGUS_IO_WR_PRI_QUANT_PRI2_BASE_IDX                                                            1\n#define regGUS_IO_WR_PRI_QUANT_PRI3                                                                     0x2c14\n#define regGUS_IO_WR_PRI_QUANT_PRI3_BASE_IDX                                                            1\n#define regGUS_IO_WR_PRI_QUANT_PRI4                                                                     0x2c15\n#define regGUS_IO_WR_PRI_QUANT_PRI4_BASE_IDX                                                            1\n#define regGUS_IO_RD_PRI_QUANT1_PRI1                                                                    0x2c16\n#define regGUS_IO_RD_PRI_QUANT1_PRI1_BASE_IDX                                                           1\n#define regGUS_IO_RD_PRI_QUANT1_PRI2                                                                    0x2c17\n#define regGUS_IO_RD_PRI_QUANT1_PRI2_BASE_IDX                                                           1\n#define regGUS_IO_RD_PRI_QUANT1_PRI3                                                                    0x2c18\n#define regGUS_IO_RD_PRI_QUANT1_PRI3_BASE_IDX                                                           1\n#define regGUS_IO_RD_PRI_QUANT1_PRI4                                                                    0x2c19\n#define regGUS_IO_RD_PRI_QUANT1_PRI4_BASE_IDX                                                           1\n#define regGUS_IO_WR_PRI_QUANT1_PRI1                                                                    0x2c1a\n#define regGUS_IO_WR_PRI_QUANT1_PRI1_BASE_IDX                                                           1\n#define regGUS_IO_WR_PRI_QUANT1_PRI2                                                                    0x2c1b\n#define regGUS_IO_WR_PRI_QUANT1_PRI2_BASE_IDX                                                           1\n#define regGUS_IO_WR_PRI_QUANT1_PRI3                                                                    0x2c1c\n#define regGUS_IO_WR_PRI_QUANT1_PRI3_BASE_IDX                                                           1\n#define regGUS_IO_WR_PRI_QUANT1_PRI4                                                                    0x2c1d\n#define regGUS_IO_WR_PRI_QUANT1_PRI4_BASE_IDX                                                           1\n#define regGUS_DRAM_COMBINE_FLUSH                                                                       0x2c1e\n#define regGUS_DRAM_COMBINE_FLUSH_BASE_IDX                                                              1\n#define regGUS_DRAM_COMBINE_RD_WR_EN                                                                    0x2c1f\n#define regGUS_DRAM_COMBINE_RD_WR_EN_BASE_IDX                                                           1\n#define regGUS_DRAM_PRI_AGE_RATE                                                                        0x2c20\n#define regGUS_DRAM_PRI_AGE_RATE_BASE_IDX                                                               1\n#define regGUS_DRAM_PRI_AGE_COEFF                                                                       0x2c21\n#define regGUS_DRAM_PRI_AGE_COEFF_BASE_IDX                                                              1\n#define regGUS_DRAM_PRI_QUEUING                                                                         0x2c22\n#define regGUS_DRAM_PRI_QUEUING_BASE_IDX                                                                1\n#define regGUS_DRAM_PRI_FIXED                                                                           0x2c23\n#define regGUS_DRAM_PRI_FIXED_BASE_IDX                                                                  1\n#define regGUS_DRAM_PRI_URGENCY_COEFF                                                                   0x2c24\n#define regGUS_DRAM_PRI_URGENCY_COEFF_BASE_IDX                                                          1\n#define regGUS_DRAM_PRI_URGENCY_MODE                                                                    0x2c25\n#define regGUS_DRAM_PRI_URGENCY_MODE_BASE_IDX                                                           1\n#define regGUS_DRAM_PRI_QUANT_PRI1                                                                      0x2c26\n#define regGUS_DRAM_PRI_QUANT_PRI1_BASE_IDX                                                             1\n#define regGUS_DRAM_PRI_QUANT_PRI2                                                                      0x2c27\n#define regGUS_DRAM_PRI_QUANT_PRI2_BASE_IDX                                                             1\n#define regGUS_DRAM_PRI_QUANT_PRI3                                                                      0x2c28\n#define regGUS_DRAM_PRI_QUANT_PRI3_BASE_IDX                                                             1\n#define regGUS_DRAM_PRI_QUANT_PRI4                                                                      0x2c29\n#define regGUS_DRAM_PRI_QUANT_PRI4_BASE_IDX                                                             1\n#define regGUS_DRAM_PRI_QUANT_PRI5                                                                      0x2c2a\n#define regGUS_DRAM_PRI_QUANT_PRI5_BASE_IDX                                                             1\n#define regGUS_DRAM_PRI_QUANT1_PRI1                                                                     0x2c2b\n#define regGUS_DRAM_PRI_QUANT1_PRI1_BASE_IDX                                                            1\n#define regGUS_DRAM_PRI_QUANT1_PRI2                                                                     0x2c2c\n#define regGUS_DRAM_PRI_QUANT1_PRI2_BASE_IDX                                                            1\n#define regGUS_DRAM_PRI_QUANT1_PRI3                                                                     0x2c2d\n#define regGUS_DRAM_PRI_QUANT1_PRI3_BASE_IDX                                                            1\n#define regGUS_DRAM_PRI_QUANT1_PRI4                                                                     0x2c2e\n#define regGUS_DRAM_PRI_QUANT1_PRI4_BASE_IDX                                                            1\n#define regGUS_DRAM_PRI_QUANT1_PRI5                                                                     0x2c2f\n#define regGUS_DRAM_PRI_QUANT1_PRI5_BASE_IDX                                                            1\n#define regGUS_IO_GROUP_BURST                                                                           0x2c30\n#define regGUS_IO_GROUP_BURST_BASE_IDX                                                                  1\n#define regGUS_DRAM_GROUP_BURST                                                                         0x2c31\n#define regGUS_DRAM_GROUP_BURST_BASE_IDX                                                                1\n#define regGUS_SDP_ARB_FINAL                                                                            0x2c32\n#define regGUS_SDP_ARB_FINAL_BASE_IDX                                                                   1\n#define regGUS_SDP_QOS_VC_PRIORITY                                                                      0x2c33\n#define regGUS_SDP_QOS_VC_PRIORITY_BASE_IDX                                                             1\n#define regGUS_SDP_CREDITS                                                                              0x2c34\n#define regGUS_SDP_CREDITS_BASE_IDX                                                                     1\n#define regGUS_SDP_TAG_RESERVE0                                                                         0x2c35\n#define regGUS_SDP_TAG_RESERVE0_BASE_IDX                                                                1\n#define regGUS_SDP_TAG_RESERVE1                                                                         0x2c36\n#define regGUS_SDP_TAG_RESERVE1_BASE_IDX                                                                1\n#define regGUS_SDP_VCC_RESERVE0                                                                         0x2c37\n#define regGUS_SDP_VCC_RESERVE0_BASE_IDX                                                                1\n#define regGUS_SDP_VCC_RESERVE1                                                                         0x2c38\n#define regGUS_SDP_VCC_RESERVE1_BASE_IDX                                                                1\n#define regGUS_SDP_VCD_RESERVE0                                                                         0x2c39\n#define regGUS_SDP_VCD_RESERVE0_BASE_IDX                                                                1\n#define regGUS_SDP_VCD_RESERVE1                                                                         0x2c3a\n#define regGUS_SDP_VCD_RESERVE1_BASE_IDX                                                                1\n#define regGUS_SDP_REQ_CNTL                                                                             0x2c3b\n#define regGUS_SDP_REQ_CNTL_BASE_IDX                                                                    1\n#define regGUS_MISC                                                                                     0x2c3c\n#define regGUS_MISC_BASE_IDX                                                                            1\n#define regGUS_LATENCY_SAMPLING                                                                         0x2c3d\n#define regGUS_LATENCY_SAMPLING_BASE_IDX                                                                1\n#define regGUS_ERR_STATUS                                                                               0x2c3e\n#define regGUS_ERR_STATUS_BASE_IDX                                                                      1\n#define regGUS_MISC2                                                                                    0x2c3f\n#define regGUS_MISC2_BASE_IDX                                                                           1\n#define regGUS_SDP_BACKDOOR_CMDCREDITS0                                                                 0x2c40\n#define regGUS_SDP_BACKDOOR_CMDCREDITS0_BASE_IDX                                                        1\n#define regGUS_SDP_BACKDOOR_CMDCREDITS1                                                                 0x2c41\n#define regGUS_SDP_BACKDOOR_CMDCREDITS1_BASE_IDX                                                        1\n#define regGUS_SDP_BACKDOOR_DATACREDITS0                                                                0x2c42\n#define regGUS_SDP_BACKDOOR_DATACREDITS0_BASE_IDX                                                       1\n#define regGUS_SDP_BACKDOOR_DATACREDITS1                                                                0x2c43\n#define regGUS_SDP_BACKDOOR_DATACREDITS1_BASE_IDX                                                       1\n#define regGUS_SDP_BACKDOOR_MISCCREDITS                                                                 0x2c44\n#define regGUS_SDP_BACKDOOR_MISCCREDITS_BASE_IDX                                                        1\n#define regGUS_SDP_ENABLE                                                                               0x2c45\n#define regGUS_SDP_ENABLE_BASE_IDX                                                                      1\n#define regGUS_L1_CH0_CMD_IN                                                                            0x2c46\n#define regGUS_L1_CH0_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_CH0_CMD_OUT                                                                           0x2c47\n#define regGUS_L1_CH0_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_CH0_DATA_IN                                                                           0x2c48\n#define regGUS_L1_CH0_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_CH0_DATA_OUT                                                                          0x2c49\n#define regGUS_L1_CH0_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_CH0_DATA_U_IN                                                                         0x2c4a\n#define regGUS_L1_CH0_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_CH0_DATA_U_OUT                                                                        0x2c4b\n#define regGUS_L1_CH0_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_L1_CH1_CMD_IN                                                                            0x2c4c\n#define regGUS_L1_CH1_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_CH1_CMD_OUT                                                                           0x2c4d\n#define regGUS_L1_CH1_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_CH1_DATA_IN                                                                           0x2c4e\n#define regGUS_L1_CH1_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_CH1_DATA_OUT                                                                          0x2c4f\n#define regGUS_L1_CH1_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_CH1_DATA_U_IN                                                                         0x2c50\n#define regGUS_L1_CH1_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_CH1_DATA_U_OUT                                                                        0x2c51\n#define regGUS_L1_CH1_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_L1_SA0_CMD_IN                                                                            0x2c52\n#define regGUS_L1_SA0_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_SA0_CMD_OUT                                                                           0x2c53\n#define regGUS_L1_SA0_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_SA0_DATA_IN                                                                           0x2c54\n#define regGUS_L1_SA0_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_SA0_DATA_OUT                                                                          0x2c55\n#define regGUS_L1_SA0_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_SA0_DATA_U_IN                                                                         0x2c56\n#define regGUS_L1_SA0_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_SA0_DATA_U_OUT                                                                        0x2c57\n#define regGUS_L1_SA0_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_L1_SA1_CMD_IN                                                                            0x2c58\n#define regGUS_L1_SA1_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_SA1_CMD_OUT                                                                           0x2c59\n#define regGUS_L1_SA1_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_SA1_DATA_IN                                                                           0x2c5a\n#define regGUS_L1_SA1_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_SA1_DATA_OUT                                                                          0x2c5b\n#define regGUS_L1_SA1_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_SA1_DATA_U_IN                                                                         0x2c5c\n#define regGUS_L1_SA1_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_SA1_DATA_U_OUT                                                                        0x2c5d\n#define regGUS_L1_SA1_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_L1_SA2_CMD_IN                                                                            0x2c5e\n#define regGUS_L1_SA2_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_SA2_CMD_OUT                                                                           0x2c5f\n#define regGUS_L1_SA2_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_SA2_DATA_IN                                                                           0x2c60\n#define regGUS_L1_SA2_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_SA2_DATA_OUT                                                                          0x2c61\n#define regGUS_L1_SA2_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_SA2_DATA_U_IN                                                                         0x2c62\n#define regGUS_L1_SA2_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_SA2_DATA_U_OUT                                                                        0x2c63\n#define regGUS_L1_SA2_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_L1_SA3_CMD_IN                                                                            0x2c64\n#define regGUS_L1_SA3_CMD_IN_BASE_IDX                                                                   1\n#define regGUS_L1_SA3_CMD_OUT                                                                           0x2c65\n#define regGUS_L1_SA3_CMD_OUT_BASE_IDX                                                                  1\n#define regGUS_L1_SA3_DATA_IN                                                                           0x2c66\n#define regGUS_L1_SA3_DATA_IN_BASE_IDX                                                                  1\n#define regGUS_L1_SA3_DATA_OUT                                                                          0x2c67\n#define regGUS_L1_SA3_DATA_OUT_BASE_IDX                                                                 1\n#define regGUS_L1_SA3_DATA_U_IN                                                                         0x2c68\n#define regGUS_L1_SA3_DATA_U_IN_BASE_IDX                                                                1\n#define regGUS_L1_SA3_DATA_U_OUT                                                                        0x2c69\n#define regGUS_L1_SA3_DATA_U_OUT_BASE_IDX                                                               1\n#define regGUS_MISC3                                                                                    0x2c6a\n#define regGUS_MISC3_BASE_IDX                                                                           1\n#define regGUS_WRRSP_FIFO_CNTL                                                                          0x2c6b\n#define regGUS_WRRSP_FIFO_CNTL_BASE_IDX                                                                 1\n\n\n\n\n#define regDB_RENDER_CONTROL                                                                            0x0000\n#define regDB_RENDER_CONTROL_BASE_IDX                                                                   1\n#define regDB_COUNT_CONTROL                                                                             0x0001\n#define regDB_COUNT_CONTROL_BASE_IDX                                                                    1\n#define regDB_DEPTH_VIEW                                                                                0x0002\n#define regDB_DEPTH_VIEW_BASE_IDX                                                                       1\n#define regDB_RENDER_OVERRIDE                                                                           0x0003\n#define regDB_RENDER_OVERRIDE_BASE_IDX                                                                  1\n#define regDB_RENDER_OVERRIDE2                                                                          0x0004\n#define regDB_RENDER_OVERRIDE2_BASE_IDX                                                                 1\n#define regDB_HTILE_DATA_BASE                                                                           0x0005\n#define regDB_HTILE_DATA_BASE_BASE_IDX                                                                  1\n#define regDB_DEPTH_SIZE_XY                                                                             0x0007\n#define regDB_DEPTH_SIZE_XY_BASE_IDX                                                                    1\n#define regDB_DEPTH_BOUNDS_MIN                                                                          0x0008\n#define regDB_DEPTH_BOUNDS_MIN_BASE_IDX                                                                 1\n#define regDB_DEPTH_BOUNDS_MAX                                                                          0x0009\n#define regDB_DEPTH_BOUNDS_MAX_BASE_IDX                                                                 1\n#define regDB_STENCIL_CLEAR                                                                             0x000a\n#define regDB_STENCIL_CLEAR_BASE_IDX                                                                    1\n#define regDB_DEPTH_CLEAR                                                                               0x000b\n#define regDB_DEPTH_CLEAR_BASE_IDX                                                                      1\n#define regPA_SC_SCREEN_SCISSOR_TL                                                                      0x000c\n#define regPA_SC_SCREEN_SCISSOR_TL_BASE_IDX                                                             1\n#define regPA_SC_SCREEN_SCISSOR_BR                                                                      0x000d\n#define regPA_SC_SCREEN_SCISSOR_BR_BASE_IDX                                                             1\n#define regDB_RESERVED_REG_2                                                                            0x000f\n#define regDB_RESERVED_REG_2_BASE_IDX                                                                   1\n#define regDB_Z_INFO                                                                                    0x0010\n#define regDB_Z_INFO_BASE_IDX                                                                           1\n#define regDB_STENCIL_INFO                                                                              0x0011\n#define regDB_STENCIL_INFO_BASE_IDX                                                                     1\n#define regDB_Z_READ_BASE                                                                               0x0012\n#define regDB_Z_READ_BASE_BASE_IDX                                                                      1\n#define regDB_STENCIL_READ_BASE                                                                         0x0013\n#define regDB_STENCIL_READ_BASE_BASE_IDX                                                                1\n#define regDB_Z_WRITE_BASE                                                                              0x0014\n#define regDB_Z_WRITE_BASE_BASE_IDX                                                                     1\n#define regDB_STENCIL_WRITE_BASE                                                                        0x0015\n#define regDB_STENCIL_WRITE_BASE_BASE_IDX                                                               1\n#define regDB_RESERVED_REG_1                                                                            0x0016\n#define regDB_RESERVED_REG_1_BASE_IDX                                                                   1\n#define regDB_RESERVED_REG_3                                                                            0x0017\n#define regDB_RESERVED_REG_3_BASE_IDX                                                                   1\n#define regDB_Z_READ_BASE_HI                                                                            0x001a\n#define regDB_Z_READ_BASE_HI_BASE_IDX                                                                   1\n#define regDB_STENCIL_READ_BASE_HI                                                                      0x001b\n#define regDB_STENCIL_READ_BASE_HI_BASE_IDX                                                             1\n#define regDB_Z_WRITE_BASE_HI                                                                           0x001c\n#define regDB_Z_WRITE_BASE_HI_BASE_IDX                                                                  1\n#define regDB_STENCIL_WRITE_BASE_HI                                                                     0x001d\n#define regDB_STENCIL_WRITE_BASE_HI_BASE_IDX                                                            1\n#define regDB_HTILE_DATA_BASE_HI                                                                        0x001e\n#define regDB_HTILE_DATA_BASE_HI_BASE_IDX                                                               1\n#define regDB_RMI_L2_CACHE_CONTROL                                                                      0x001f\n#define regDB_RMI_L2_CACHE_CONTROL_BASE_IDX                                                             1\n#define regTA_BC_BASE_ADDR                                                                              0x0020\n#define regTA_BC_BASE_ADDR_BASE_IDX                                                                     1\n#define regTA_BC_BASE_ADDR_HI                                                                           0x0021\n#define regTA_BC_BASE_ADDR_HI_BASE_IDX                                                                  1\n#define regCOHER_DEST_BASE_HI_0                                                                         0x007a\n#define regCOHER_DEST_BASE_HI_0_BASE_IDX                                                                1\n#define regCOHER_DEST_BASE_HI_1                                                                         0x007b\n#define regCOHER_DEST_BASE_HI_1_BASE_IDX                                                                1\n#define regCOHER_DEST_BASE_HI_2                                                                         0x007c\n#define regCOHER_DEST_BASE_HI_2_BASE_IDX                                                                1\n#define regCOHER_DEST_BASE_HI_3                                                                         0x007d\n#define regCOHER_DEST_BASE_HI_3_BASE_IDX                                                                1\n#define regCOHER_DEST_BASE_2                                                                            0x007e\n#define regCOHER_DEST_BASE_2_BASE_IDX                                                                   1\n#define regCOHER_DEST_BASE_3                                                                            0x007f\n#define regCOHER_DEST_BASE_3_BASE_IDX                                                                   1\n#define regPA_SC_WINDOW_OFFSET                                                                          0x0080\n#define regPA_SC_WINDOW_OFFSET_BASE_IDX                                                                 1\n#define regPA_SC_WINDOW_SCISSOR_TL                                                                      0x0081\n#define regPA_SC_WINDOW_SCISSOR_TL_BASE_IDX                                                             1\n#define regPA_SC_WINDOW_SCISSOR_BR                                                                      0x0082\n#define regPA_SC_WINDOW_SCISSOR_BR_BASE_IDX                                                             1\n#define regPA_SC_CLIPRECT_RULE                                                                          0x0083\n#define regPA_SC_CLIPRECT_RULE_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_0_TL                                                                          0x0084\n#define regPA_SC_CLIPRECT_0_TL_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_0_BR                                                                          0x0085\n#define regPA_SC_CLIPRECT_0_BR_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_1_TL                                                                          0x0086\n#define regPA_SC_CLIPRECT_1_TL_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_1_BR                                                                          0x0087\n#define regPA_SC_CLIPRECT_1_BR_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_2_TL                                                                          0x0088\n#define regPA_SC_CLIPRECT_2_TL_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_2_BR                                                                          0x0089\n#define regPA_SC_CLIPRECT_2_BR_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_3_TL                                                                          0x008a\n#define regPA_SC_CLIPRECT_3_TL_BASE_IDX                                                                 1\n#define regPA_SC_CLIPRECT_3_BR                                                                          0x008b\n#define regPA_SC_CLIPRECT_3_BR_BASE_IDX                                                                 1\n#define regPA_SC_EDGERULE                                                                               0x008c\n#define regPA_SC_EDGERULE_BASE_IDX                                                                      1\n#define regPA_SU_HARDWARE_SCREEN_OFFSET                                                                 0x008d\n#define regPA_SU_HARDWARE_SCREEN_OFFSET_BASE_IDX                                                        1\n#define regCB_TARGET_MASK                                                                               0x008e\n#define regCB_TARGET_MASK_BASE_IDX                                                                      1\n#define regCB_SHADER_MASK                                                                               0x008f\n#define regCB_SHADER_MASK_BASE_IDX                                                                      1\n#define regPA_SC_GENERIC_SCISSOR_TL                                                                     0x0090\n#define regPA_SC_GENERIC_SCISSOR_TL_BASE_IDX                                                            1\n#define regPA_SC_GENERIC_SCISSOR_BR                                                                     0x0091\n#define regPA_SC_GENERIC_SCISSOR_BR_BASE_IDX                                                            1\n#define regCOHER_DEST_BASE_0                                                                            0x0092\n#define regCOHER_DEST_BASE_0_BASE_IDX                                                                   1\n#define regCOHER_DEST_BASE_1                                                                            0x0093\n#define regCOHER_DEST_BASE_1_BASE_IDX                                                                   1\n#define regPA_SC_VPORT_SCISSOR_0_TL                                                                     0x0094\n#define regPA_SC_VPORT_SCISSOR_0_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_0_BR                                                                     0x0095\n#define regPA_SC_VPORT_SCISSOR_0_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_1_TL                                                                     0x0096\n#define regPA_SC_VPORT_SCISSOR_1_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_1_BR                                                                     0x0097\n#define regPA_SC_VPORT_SCISSOR_1_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_2_TL                                                                     0x0098\n#define regPA_SC_VPORT_SCISSOR_2_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_2_BR                                                                     0x0099\n#define regPA_SC_VPORT_SCISSOR_2_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_3_TL                                                                     0x009a\n#define regPA_SC_VPORT_SCISSOR_3_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_3_BR                                                                     0x009b\n#define regPA_SC_VPORT_SCISSOR_3_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_4_TL                                                                     0x009c\n#define regPA_SC_VPORT_SCISSOR_4_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_4_BR                                                                     0x009d\n#define regPA_SC_VPORT_SCISSOR_4_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_5_TL                                                                     0x009e\n#define regPA_SC_VPORT_SCISSOR_5_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_5_BR                                                                     0x009f\n#define regPA_SC_VPORT_SCISSOR_5_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_6_TL                                                                     0x00a0\n#define regPA_SC_VPORT_SCISSOR_6_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_6_BR                                                                     0x00a1\n#define regPA_SC_VPORT_SCISSOR_6_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_7_TL                                                                     0x00a2\n#define regPA_SC_VPORT_SCISSOR_7_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_7_BR                                                                     0x00a3\n#define regPA_SC_VPORT_SCISSOR_7_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_8_TL                                                                     0x00a4\n#define regPA_SC_VPORT_SCISSOR_8_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_8_BR                                                                     0x00a5\n#define regPA_SC_VPORT_SCISSOR_8_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_9_TL                                                                     0x00a6\n#define regPA_SC_VPORT_SCISSOR_9_TL_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_9_BR                                                                     0x00a7\n#define regPA_SC_VPORT_SCISSOR_9_BR_BASE_IDX                                                            1\n#define regPA_SC_VPORT_SCISSOR_10_TL                                                                    0x00a8\n#define regPA_SC_VPORT_SCISSOR_10_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_10_BR                                                                    0x00a9\n#define regPA_SC_VPORT_SCISSOR_10_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_11_TL                                                                    0x00aa\n#define regPA_SC_VPORT_SCISSOR_11_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_11_BR                                                                    0x00ab\n#define regPA_SC_VPORT_SCISSOR_11_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_12_TL                                                                    0x00ac\n#define regPA_SC_VPORT_SCISSOR_12_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_12_BR                                                                    0x00ad\n#define regPA_SC_VPORT_SCISSOR_12_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_13_TL                                                                    0x00ae\n#define regPA_SC_VPORT_SCISSOR_13_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_13_BR                                                                    0x00af\n#define regPA_SC_VPORT_SCISSOR_13_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_14_TL                                                                    0x00b0\n#define regPA_SC_VPORT_SCISSOR_14_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_14_BR                                                                    0x00b1\n#define regPA_SC_VPORT_SCISSOR_14_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_15_TL                                                                    0x00b2\n#define regPA_SC_VPORT_SCISSOR_15_TL_BASE_IDX                                                           1\n#define regPA_SC_VPORT_SCISSOR_15_BR                                                                    0x00b3\n#define regPA_SC_VPORT_SCISSOR_15_BR_BASE_IDX                                                           1\n#define regPA_SC_VPORT_ZMIN_0                                                                           0x00b4\n#define regPA_SC_VPORT_ZMIN_0_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_0                                                                           0x00b5\n#define regPA_SC_VPORT_ZMAX_0_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_1                                                                           0x00b6\n#define regPA_SC_VPORT_ZMIN_1_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_1                                                                           0x00b7\n#define regPA_SC_VPORT_ZMAX_1_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_2                                                                           0x00b8\n#define regPA_SC_VPORT_ZMIN_2_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_2                                                                           0x00b9\n#define regPA_SC_VPORT_ZMAX_2_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_3                                                                           0x00ba\n#define regPA_SC_VPORT_ZMIN_3_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_3                                                                           0x00bb\n#define regPA_SC_VPORT_ZMAX_3_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_4                                                                           0x00bc\n#define regPA_SC_VPORT_ZMIN_4_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_4                                                                           0x00bd\n#define regPA_SC_VPORT_ZMAX_4_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_5                                                                           0x00be\n#define regPA_SC_VPORT_ZMIN_5_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_5                                                                           0x00bf\n#define regPA_SC_VPORT_ZMAX_5_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_6                                                                           0x00c0\n#define regPA_SC_VPORT_ZMIN_6_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_6                                                                           0x00c1\n#define regPA_SC_VPORT_ZMAX_6_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_7                                                                           0x00c2\n#define regPA_SC_VPORT_ZMIN_7_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_7                                                                           0x00c3\n#define regPA_SC_VPORT_ZMAX_7_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_8                                                                           0x00c4\n#define regPA_SC_VPORT_ZMIN_8_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_8                                                                           0x00c5\n#define regPA_SC_VPORT_ZMAX_8_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_9                                                                           0x00c6\n#define regPA_SC_VPORT_ZMIN_9_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMAX_9                                                                           0x00c7\n#define regPA_SC_VPORT_ZMAX_9_BASE_IDX                                                                  1\n#define regPA_SC_VPORT_ZMIN_10                                                                          0x00c8\n#define regPA_SC_VPORT_ZMIN_10_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_10                                                                          0x00c9\n#define regPA_SC_VPORT_ZMAX_10_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMIN_11                                                                          0x00ca\n#define regPA_SC_VPORT_ZMIN_11_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_11                                                                          0x00cb\n#define regPA_SC_VPORT_ZMAX_11_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMIN_12                                                                          0x00cc\n#define regPA_SC_VPORT_ZMIN_12_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_12                                                                          0x00cd\n#define regPA_SC_VPORT_ZMAX_12_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMIN_13                                                                          0x00ce\n#define regPA_SC_VPORT_ZMIN_13_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_13                                                                          0x00cf\n#define regPA_SC_VPORT_ZMAX_13_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMIN_14                                                                          0x00d0\n#define regPA_SC_VPORT_ZMIN_14_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_14                                                                          0x00d1\n#define regPA_SC_VPORT_ZMAX_14_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMIN_15                                                                          0x00d2\n#define regPA_SC_VPORT_ZMIN_15_BASE_IDX                                                                 1\n#define regPA_SC_VPORT_ZMAX_15                                                                          0x00d3\n#define regPA_SC_VPORT_ZMAX_15_BASE_IDX                                                                 1\n#define regPA_SC_RASTER_CONFIG                                                                          0x00d4\n#define regPA_SC_RASTER_CONFIG_BASE_IDX                                                                 1\n#define regPA_SC_RASTER_CONFIG_1                                                                        0x00d5\n#define regPA_SC_RASTER_CONFIG_1_BASE_IDX                                                               1\n#define regPA_SC_SCREEN_EXTENT_CONTROL                                                                  0x00d6\n#define regPA_SC_SCREEN_EXTENT_CONTROL_BASE_IDX                                                         1\n#define regPA_SC_TILE_STEERING_OVERRIDE                                                                 0x00d7\n#define regPA_SC_TILE_STEERING_OVERRIDE_BASE_IDX                                                        1\n#define regCP_PERFMON_CNTX_CNTL                                                                         0x00d8\n#define regCP_PERFMON_CNTX_CNTL_BASE_IDX                                                                1\n#define regCP_PIPEID                                                                                    0x00d9\n#define regCP_PIPEID_BASE_IDX                                                                           1\n#define regCP_RINGID                                                                                    0x00d9\n#define regCP_RINGID_BASE_IDX                                                                           1\n#define regCP_VMID                                                                                      0x00da\n#define regCP_VMID_BASE_IDX                                                                             1\n#define regCONTEXT_RESERVED_REG0                                                                        0x00db\n#define regCONTEXT_RESERVED_REG0_BASE_IDX                                                               1\n#define regCONTEXT_RESERVED_REG1                                                                        0x00dc\n#define regCONTEXT_RESERVED_REG1_BASE_IDX                                                               1\n#define regPA_SC_VRS_OVERRIDE_CNTL                                                                      0x00f4\n#define regPA_SC_VRS_OVERRIDE_CNTL_BASE_IDX                                                             1\n#define regPA_SC_VRS_RATE_FEEDBACK_BASE                                                                 0x00f5\n#define regPA_SC_VRS_RATE_FEEDBACK_BASE_BASE_IDX                                                        1\n#define regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT                                                             0x00f6\n#define regPA_SC_VRS_RATE_FEEDBACK_BASE_EXT_BASE_IDX                                                    1\n#define regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY                                                              0x00f7\n#define regPA_SC_VRS_RATE_FEEDBACK_SIZE_XY_BASE_IDX                                                     1\n#define regPA_SC_VRS_RATE_CACHE_CNTL                                                                    0x00f9\n#define regPA_SC_VRS_RATE_CACHE_CNTL_BASE_IDX                                                           1\n#define regPA_SC_VRS_RATE_BASE                                                                          0x00fc\n#define regPA_SC_VRS_RATE_BASE_BASE_IDX                                                                 1\n#define regPA_SC_VRS_RATE_BASE_EXT                                                                      0x00fd\n#define regPA_SC_VRS_RATE_BASE_EXT_BASE_IDX                                                             1\n#define regPA_SC_VRS_RATE_SIZE_XY                                                                       0x00fe\n#define regPA_SC_VRS_RATE_SIZE_XY_BASE_IDX                                                              1\n#define regVGT_MULTI_PRIM_IB_RESET_INDX                                                                 0x0103\n#define regVGT_MULTI_PRIM_IB_RESET_INDX_BASE_IDX                                                        1\n#define regCB_RMI_GL2_CACHE_CONTROL                                                                     0x0104\n#define regCB_RMI_GL2_CACHE_CONTROL_BASE_IDX                                                            1\n#define regCB_BLEND_RED                                                                                 0x0105\n#define regCB_BLEND_RED_BASE_IDX                                                                        1\n#define regCB_BLEND_GREEN                                                                               0x0106\n#define regCB_BLEND_GREEN_BASE_IDX                                                                      1\n#define regCB_BLEND_BLUE                                                                                0x0107\n#define regCB_BLEND_BLUE_BASE_IDX                                                                       1\n#define regCB_BLEND_ALPHA                                                                               0x0108\n#define regCB_BLEND_ALPHA_BASE_IDX                                                                      1\n#define regCB_FDCC_CONTROL                                                                              0x0109\n#define regCB_FDCC_CONTROL_BASE_IDX                                                                     1\n#define regCB_COVERAGE_OUT_CONTROL                                                                      0x010a\n#define regCB_COVERAGE_OUT_CONTROL_BASE_IDX                                                             1\n#define regDB_STENCIL_CONTROL                                                                           0x010b\n#define regDB_STENCIL_CONTROL_BASE_IDX                                                                  1\n#define regDB_STENCILREFMASK                                                                            0x010c\n#define regDB_STENCILREFMASK_BASE_IDX                                                                   1\n#define regDB_STENCILREFMASK_BF                                                                         0x010d\n#define regDB_STENCILREFMASK_BF_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XSCALE                                                                           0x010f\n#define regPA_CL_VPORT_XSCALE_BASE_IDX                                                                  1\n#define regPA_CL_VPORT_XOFFSET                                                                          0x0110\n#define regPA_CL_VPORT_XOFFSET_BASE_IDX                                                                 1\n#define regPA_CL_VPORT_YSCALE                                                                           0x0111\n#define regPA_CL_VPORT_YSCALE_BASE_IDX                                                                  1\n#define regPA_CL_VPORT_YOFFSET                                                                          0x0112\n#define regPA_CL_VPORT_YOFFSET_BASE_IDX                                                                 1\n#define regPA_CL_VPORT_ZSCALE                                                                           0x0113\n#define regPA_CL_VPORT_ZSCALE_BASE_IDX                                                                  1\n#define regPA_CL_VPORT_ZOFFSET                                                                          0x0114\n#define regPA_CL_VPORT_ZOFFSET_BASE_IDX                                                                 1\n#define regPA_CL_VPORT_XSCALE_1                                                                         0x0115\n#define regPA_CL_VPORT_XSCALE_1_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_1                                                                        0x0116\n#define regPA_CL_VPORT_XOFFSET_1_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_1                                                                         0x0117\n#define regPA_CL_VPORT_YSCALE_1_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_1                                                                        0x0118\n#define regPA_CL_VPORT_YOFFSET_1_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_1                                                                         0x0119\n#define regPA_CL_VPORT_ZSCALE_1_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_1                                                                        0x011a\n#define regPA_CL_VPORT_ZOFFSET_1_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_2                                                                         0x011b\n#define regPA_CL_VPORT_XSCALE_2_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_2                                                                        0x011c\n#define regPA_CL_VPORT_XOFFSET_2_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_2                                                                         0x011d\n#define regPA_CL_VPORT_YSCALE_2_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_2                                                                        0x011e\n#define regPA_CL_VPORT_YOFFSET_2_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_2                                                                         0x011f\n#define regPA_CL_VPORT_ZSCALE_2_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_2                                                                        0x0120\n#define regPA_CL_VPORT_ZOFFSET_2_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_3                                                                         0x0121\n#define regPA_CL_VPORT_XSCALE_3_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_3                                                                        0x0122\n#define regPA_CL_VPORT_XOFFSET_3_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_3                                                                         0x0123\n#define regPA_CL_VPORT_YSCALE_3_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_3                                                                        0x0124\n#define regPA_CL_VPORT_YOFFSET_3_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_3                                                                         0x0125\n#define regPA_CL_VPORT_ZSCALE_3_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_3                                                                        0x0126\n#define regPA_CL_VPORT_ZOFFSET_3_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_4                                                                         0x0127\n#define regPA_CL_VPORT_XSCALE_4_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_4                                                                        0x0128\n#define regPA_CL_VPORT_XOFFSET_4_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_4                                                                         0x0129\n#define regPA_CL_VPORT_YSCALE_4_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_4                                                                        0x012a\n#define regPA_CL_VPORT_YOFFSET_4_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_4                                                                         0x012b\n#define regPA_CL_VPORT_ZSCALE_4_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_4                                                                        0x012c\n#define regPA_CL_VPORT_ZOFFSET_4_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_5                                                                         0x012d\n#define regPA_CL_VPORT_XSCALE_5_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_5                                                                        0x012e\n#define regPA_CL_VPORT_XOFFSET_5_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_5                                                                         0x012f\n#define regPA_CL_VPORT_YSCALE_5_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_5                                                                        0x0130\n#define regPA_CL_VPORT_YOFFSET_5_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_5                                                                         0x0131\n#define regPA_CL_VPORT_ZSCALE_5_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_5                                                                        0x0132\n#define regPA_CL_VPORT_ZOFFSET_5_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_6                                                                         0x0133\n#define regPA_CL_VPORT_XSCALE_6_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_6                                                                        0x0134\n#define regPA_CL_VPORT_XOFFSET_6_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_6                                                                         0x0135\n#define regPA_CL_VPORT_YSCALE_6_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_6                                                                        0x0136\n#define regPA_CL_VPORT_YOFFSET_6_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_6                                                                         0x0137\n#define regPA_CL_VPORT_ZSCALE_6_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_6                                                                        0x0138\n#define regPA_CL_VPORT_ZOFFSET_6_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_7                                                                         0x0139\n#define regPA_CL_VPORT_XSCALE_7_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_7                                                                        0x013a\n#define regPA_CL_VPORT_XOFFSET_7_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_7                                                                         0x013b\n#define regPA_CL_VPORT_YSCALE_7_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_7                                                                        0x013c\n#define regPA_CL_VPORT_YOFFSET_7_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_7                                                                         0x013d\n#define regPA_CL_VPORT_ZSCALE_7_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_7                                                                        0x013e\n#define regPA_CL_VPORT_ZOFFSET_7_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_8                                                                         0x013f\n#define regPA_CL_VPORT_XSCALE_8_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_8                                                                        0x0140\n#define regPA_CL_VPORT_XOFFSET_8_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_8                                                                         0x0141\n#define regPA_CL_VPORT_YSCALE_8_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_8                                                                        0x0142\n#define regPA_CL_VPORT_YOFFSET_8_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_8                                                                         0x0143\n#define regPA_CL_VPORT_ZSCALE_8_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_8                                                                        0x0144\n#define regPA_CL_VPORT_ZOFFSET_8_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_9                                                                         0x0145\n#define regPA_CL_VPORT_XSCALE_9_BASE_IDX                                                                1\n#define regPA_CL_VPORT_XOFFSET_9                                                                        0x0146\n#define regPA_CL_VPORT_XOFFSET_9_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YSCALE_9                                                                         0x0147\n#define regPA_CL_VPORT_YSCALE_9_BASE_IDX                                                                1\n#define regPA_CL_VPORT_YOFFSET_9                                                                        0x0148\n#define regPA_CL_VPORT_YOFFSET_9_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZSCALE_9                                                                         0x0149\n#define regPA_CL_VPORT_ZSCALE_9_BASE_IDX                                                                1\n#define regPA_CL_VPORT_ZOFFSET_9                                                                        0x014a\n#define regPA_CL_VPORT_ZOFFSET_9_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XSCALE_10                                                                        0x014b\n#define regPA_CL_VPORT_XSCALE_10_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_10                                                                       0x014c\n#define regPA_CL_VPORT_XOFFSET_10_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_10                                                                        0x014d\n#define regPA_CL_VPORT_YSCALE_10_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_10                                                                       0x014e\n#define regPA_CL_VPORT_YOFFSET_10_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_10                                                                        0x014f\n#define regPA_CL_VPORT_ZSCALE_10_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_10                                                                       0x0150\n#define regPA_CL_VPORT_ZOFFSET_10_BASE_IDX                                                              1\n#define regPA_CL_VPORT_XSCALE_11                                                                        0x0151\n#define regPA_CL_VPORT_XSCALE_11_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_11                                                                       0x0152\n#define regPA_CL_VPORT_XOFFSET_11_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_11                                                                        0x0153\n#define regPA_CL_VPORT_YSCALE_11_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_11                                                                       0x0154\n#define regPA_CL_VPORT_YOFFSET_11_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_11                                                                        0x0155\n#define regPA_CL_VPORT_ZSCALE_11_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_11                                                                       0x0156\n#define regPA_CL_VPORT_ZOFFSET_11_BASE_IDX                                                              1\n#define regPA_CL_VPORT_XSCALE_12                                                                        0x0157\n#define regPA_CL_VPORT_XSCALE_12_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_12                                                                       0x0158\n#define regPA_CL_VPORT_XOFFSET_12_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_12                                                                        0x0159\n#define regPA_CL_VPORT_YSCALE_12_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_12                                                                       0x015a\n#define regPA_CL_VPORT_YOFFSET_12_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_12                                                                        0x015b\n#define regPA_CL_VPORT_ZSCALE_12_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_12                                                                       0x015c\n#define regPA_CL_VPORT_ZOFFSET_12_BASE_IDX                                                              1\n#define regPA_CL_VPORT_XSCALE_13                                                                        0x015d\n#define regPA_CL_VPORT_XSCALE_13_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_13                                                                       0x015e\n#define regPA_CL_VPORT_XOFFSET_13_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_13                                                                        0x015f\n#define regPA_CL_VPORT_YSCALE_13_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_13                                                                       0x0160\n#define regPA_CL_VPORT_YOFFSET_13_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_13                                                                        0x0161\n#define regPA_CL_VPORT_ZSCALE_13_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_13                                                                       0x0162\n#define regPA_CL_VPORT_ZOFFSET_13_BASE_IDX                                                              1\n#define regPA_CL_VPORT_XSCALE_14                                                                        0x0163\n#define regPA_CL_VPORT_XSCALE_14_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_14                                                                       0x0164\n#define regPA_CL_VPORT_XOFFSET_14_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_14                                                                        0x0165\n#define regPA_CL_VPORT_YSCALE_14_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_14                                                                       0x0166\n#define regPA_CL_VPORT_YOFFSET_14_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_14                                                                        0x0167\n#define regPA_CL_VPORT_ZSCALE_14_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_14                                                                       0x0168\n#define regPA_CL_VPORT_ZOFFSET_14_BASE_IDX                                                              1\n#define regPA_CL_VPORT_XSCALE_15                                                                        0x0169\n#define regPA_CL_VPORT_XSCALE_15_BASE_IDX                                                               1\n#define regPA_CL_VPORT_XOFFSET_15                                                                       0x016a\n#define regPA_CL_VPORT_XOFFSET_15_BASE_IDX                                                              1\n#define regPA_CL_VPORT_YSCALE_15                                                                        0x016b\n#define regPA_CL_VPORT_YSCALE_15_BASE_IDX                                                               1\n#define regPA_CL_VPORT_YOFFSET_15                                                                       0x016c\n#define regPA_CL_VPORT_YOFFSET_15_BASE_IDX                                                              1\n#define regPA_CL_VPORT_ZSCALE_15                                                                        0x016d\n#define regPA_CL_VPORT_ZSCALE_15_BASE_IDX                                                               1\n#define regPA_CL_VPORT_ZOFFSET_15                                                                       0x016e\n#define regPA_CL_VPORT_ZOFFSET_15_BASE_IDX                                                              1\n#define regPA_CL_UCP_0_X                                                                                0x016f\n#define regPA_CL_UCP_0_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_0_Y                                                                                0x0170\n#define regPA_CL_UCP_0_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_0_Z                                                                                0x0171\n#define regPA_CL_UCP_0_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_0_W                                                                                0x0172\n#define regPA_CL_UCP_0_W_BASE_IDX                                                                       1\n#define regPA_CL_UCP_1_X                                                                                0x0173\n#define regPA_CL_UCP_1_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_1_Y                                                                                0x0174\n#define regPA_CL_UCP_1_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_1_Z                                                                                0x0175\n#define regPA_CL_UCP_1_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_1_W                                                                                0x0176\n#define regPA_CL_UCP_1_W_BASE_IDX                                                                       1\n#define regPA_CL_UCP_2_X                                                                                0x0177\n#define regPA_CL_UCP_2_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_2_Y                                                                                0x0178\n#define regPA_CL_UCP_2_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_2_Z                                                                                0x0179\n#define regPA_CL_UCP_2_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_2_W                                                                                0x017a\n#define regPA_CL_UCP_2_W_BASE_IDX                                                                       1\n#define regPA_CL_UCP_3_X                                                                                0x017b\n#define regPA_CL_UCP_3_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_3_Y                                                                                0x017c\n#define regPA_CL_UCP_3_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_3_Z                                                                                0x017d\n#define regPA_CL_UCP_3_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_3_W                                                                                0x017e\n#define regPA_CL_UCP_3_W_BASE_IDX                                                                       1\n#define regPA_CL_UCP_4_X                                                                                0x017f\n#define regPA_CL_UCP_4_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_4_Y                                                                                0x0180\n#define regPA_CL_UCP_4_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_4_Z                                                                                0x0181\n#define regPA_CL_UCP_4_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_4_W                                                                                0x0182\n#define regPA_CL_UCP_4_W_BASE_IDX                                                                       1\n#define regPA_CL_UCP_5_X                                                                                0x0183\n#define regPA_CL_UCP_5_X_BASE_IDX                                                                       1\n#define regPA_CL_UCP_5_Y                                                                                0x0184\n#define regPA_CL_UCP_5_Y_BASE_IDX                                                                       1\n#define regPA_CL_UCP_5_Z                                                                                0x0185\n#define regPA_CL_UCP_5_Z_BASE_IDX                                                                       1\n#define regPA_CL_UCP_5_W                                                                                0x0186\n#define regPA_CL_UCP_5_W_BASE_IDX                                                                       1\n#define regPA_CL_PROG_NEAR_CLIP_Z                                                                       0x0187\n#define regPA_CL_PROG_NEAR_CLIP_Z_BASE_IDX                                                              1\n#define regPA_RATE_CNTL                                                                                 0x0188\n#define regPA_RATE_CNTL_BASE_IDX                                                                        1\n#define regSPI_PS_INPUT_CNTL_0                                                                          0x0191\n#define regSPI_PS_INPUT_CNTL_0_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_1                                                                          0x0192\n#define regSPI_PS_INPUT_CNTL_1_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_2                                                                          0x0193\n#define regSPI_PS_INPUT_CNTL_2_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_3                                                                          0x0194\n#define regSPI_PS_INPUT_CNTL_3_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_4                                                                          0x0195\n#define regSPI_PS_INPUT_CNTL_4_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_5                                                                          0x0196\n#define regSPI_PS_INPUT_CNTL_5_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_6                                                                          0x0197\n#define regSPI_PS_INPUT_CNTL_6_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_7                                                                          0x0198\n#define regSPI_PS_INPUT_CNTL_7_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_8                                                                          0x0199\n#define regSPI_PS_INPUT_CNTL_8_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_9                                                                          0x019a\n#define regSPI_PS_INPUT_CNTL_9_BASE_IDX                                                                 1\n#define regSPI_PS_INPUT_CNTL_10                                                                         0x019b\n#define regSPI_PS_INPUT_CNTL_10_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_11                                                                         0x019c\n#define regSPI_PS_INPUT_CNTL_11_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_12                                                                         0x019d\n#define regSPI_PS_INPUT_CNTL_12_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_13                                                                         0x019e\n#define regSPI_PS_INPUT_CNTL_13_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_14                                                                         0x019f\n#define regSPI_PS_INPUT_CNTL_14_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_15                                                                         0x01a0\n#define regSPI_PS_INPUT_CNTL_15_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_16                                                                         0x01a1\n#define regSPI_PS_INPUT_CNTL_16_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_17                                                                         0x01a2\n#define regSPI_PS_INPUT_CNTL_17_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_18                                                                         0x01a3\n#define regSPI_PS_INPUT_CNTL_18_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_19                                                                         0x01a4\n#define regSPI_PS_INPUT_CNTL_19_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_20                                                                         0x01a5\n#define regSPI_PS_INPUT_CNTL_20_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_21                                                                         0x01a6\n#define regSPI_PS_INPUT_CNTL_21_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_22                                                                         0x01a7\n#define regSPI_PS_INPUT_CNTL_22_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_23                                                                         0x01a8\n#define regSPI_PS_INPUT_CNTL_23_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_24                                                                         0x01a9\n#define regSPI_PS_INPUT_CNTL_24_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_25                                                                         0x01aa\n#define regSPI_PS_INPUT_CNTL_25_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_26                                                                         0x01ab\n#define regSPI_PS_INPUT_CNTL_26_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_27                                                                         0x01ac\n#define regSPI_PS_INPUT_CNTL_27_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_28                                                                         0x01ad\n#define regSPI_PS_INPUT_CNTL_28_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_29                                                                         0x01ae\n#define regSPI_PS_INPUT_CNTL_29_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_30                                                                         0x01af\n#define regSPI_PS_INPUT_CNTL_30_BASE_IDX                                                                1\n#define regSPI_PS_INPUT_CNTL_31                                                                         0x01b0\n#define regSPI_PS_INPUT_CNTL_31_BASE_IDX                                                                1\n#define regSPI_VS_OUT_CONFIG                                                                            0x01b1\n#define regSPI_VS_OUT_CONFIG_BASE_IDX                                                                   1\n#define regSPI_PS_INPUT_ENA                                                                             0x01b3\n#define regSPI_PS_INPUT_ENA_BASE_IDX                                                                    1\n#define regSPI_PS_INPUT_ADDR                                                                            0x01b4\n#define regSPI_PS_INPUT_ADDR_BASE_IDX                                                                   1\n#define regSPI_INTERP_CONTROL_0                                                                         0x01b5\n#define regSPI_INTERP_CONTROL_0_BASE_IDX                                                                1\n#define regSPI_PS_IN_CONTROL                                                                            0x01b6\n#define regSPI_PS_IN_CONTROL_BASE_IDX                                                                   1\n#define regSPI_BARYC_CNTL                                                                               0x01b8\n#define regSPI_BARYC_CNTL_BASE_IDX                                                                      1\n#define regSPI_TMPRING_SIZE                                                                             0x01ba\n#define regSPI_TMPRING_SIZE_BASE_IDX                                                                    1\n#define regSPI_GFX_SCRATCH_BASE_LO                                                                      0x01bb\n#define regSPI_GFX_SCRATCH_BASE_LO_BASE_IDX                                                             1\n#define regSPI_GFX_SCRATCH_BASE_HI                                                                      0x01bc\n#define regSPI_GFX_SCRATCH_BASE_HI_BASE_IDX                                                             1\n#define regSPI_SHADER_IDX_FORMAT                                                                        0x01c2\n#define regSPI_SHADER_IDX_FORMAT_BASE_IDX                                                               1\n#define regSPI_SHADER_POS_FORMAT                                                                        0x01c3\n#define regSPI_SHADER_POS_FORMAT_BASE_IDX                                                               1\n#define regSPI_SHADER_Z_FORMAT                                                                          0x01c4\n#define regSPI_SHADER_Z_FORMAT_BASE_IDX                                                                 1\n#define regSPI_SHADER_COL_FORMAT                                                                        0x01c5\n#define regSPI_SHADER_COL_FORMAT_BASE_IDX                                                               1\n#define regSX_PS_DOWNCONVERT_CONTROL                                                                    0x01d4\n#define regSX_PS_DOWNCONVERT_CONTROL_BASE_IDX                                                           1\n#define regSX_PS_DOWNCONVERT                                                                            0x01d5\n#define regSX_PS_DOWNCONVERT_BASE_IDX                                                                   1\n#define regSX_BLEND_OPT_EPSILON                                                                         0x01d6\n#define regSX_BLEND_OPT_EPSILON_BASE_IDX                                                                1\n#define regSX_BLEND_OPT_CONTROL                                                                         0x01d7\n#define regSX_BLEND_OPT_CONTROL_BASE_IDX                                                                1\n#define regSX_MRT0_BLEND_OPT                                                                            0x01d8\n#define regSX_MRT0_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT1_BLEND_OPT                                                                            0x01d9\n#define regSX_MRT1_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT2_BLEND_OPT                                                                            0x01da\n#define regSX_MRT2_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT3_BLEND_OPT                                                                            0x01db\n#define regSX_MRT3_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT4_BLEND_OPT                                                                            0x01dc\n#define regSX_MRT4_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT5_BLEND_OPT                                                                            0x01dd\n#define regSX_MRT5_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT6_BLEND_OPT                                                                            0x01de\n#define regSX_MRT6_BLEND_OPT_BASE_IDX                                                                   1\n#define regSX_MRT7_BLEND_OPT                                                                            0x01df\n#define regSX_MRT7_BLEND_OPT_BASE_IDX                                                                   1\n#define regCB_BLEND0_CONTROL                                                                            0x01e0\n#define regCB_BLEND0_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND1_CONTROL                                                                            0x01e1\n#define regCB_BLEND1_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND2_CONTROL                                                                            0x01e2\n#define regCB_BLEND2_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND3_CONTROL                                                                            0x01e3\n#define regCB_BLEND3_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND4_CONTROL                                                                            0x01e4\n#define regCB_BLEND4_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND5_CONTROL                                                                            0x01e5\n#define regCB_BLEND5_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND6_CONTROL                                                                            0x01e6\n#define regCB_BLEND6_CONTROL_BASE_IDX                                                                   1\n#define regCB_BLEND7_CONTROL                                                                            0x01e7\n#define regCB_BLEND7_CONTROL_BASE_IDX                                                                   1\n#define regGFX_COPY_STATE                                                                               0x01f4\n#define regGFX_COPY_STATE_BASE_IDX                                                                      1\n#define regPA_CL_POINT_X_RAD                                                                            0x01f5\n#define regPA_CL_POINT_X_RAD_BASE_IDX                                                                   1\n#define regPA_CL_POINT_Y_RAD                                                                            0x01f6\n#define regPA_CL_POINT_Y_RAD_BASE_IDX                                                                   1\n#define regPA_CL_POINT_SIZE                                                                             0x01f7\n#define regPA_CL_POINT_SIZE_BASE_IDX                                                                    1\n#define regPA_CL_POINT_CULL_RAD                                                                         0x01f8\n#define regPA_CL_POINT_CULL_RAD_BASE_IDX                                                                1\n#define regVGT_DMA_BASE_HI                                                                              0x01f9\n#define regVGT_DMA_BASE_HI_BASE_IDX                                                                     1\n#define regVGT_DMA_BASE                                                                                 0x01fa\n#define regVGT_DMA_BASE_BASE_IDX                                                                        1\n#define regVGT_DRAW_INITIATOR                                                                           0x01fc\n#define regVGT_DRAW_INITIATOR_BASE_IDX                                                                  1\n#define regVGT_EVENT_ADDRESS_REG                                                                        0x01fe\n#define regVGT_EVENT_ADDRESS_REG_BASE_IDX                                                               1\n#define regGE_MAX_OUTPUT_PER_SUBGROUP                                                                   0x01ff\n#define regGE_MAX_OUTPUT_PER_SUBGROUP_BASE_IDX                                                          1\n#define regDB_DEPTH_CONTROL                                                                             0x0200\n#define regDB_DEPTH_CONTROL_BASE_IDX                                                                    1\n#define regDB_EQAA                                                                                      0x0201\n#define regDB_EQAA_BASE_IDX                                                                             1\n#define regCB_COLOR_CONTROL                                                                             0x0202\n#define regCB_COLOR_CONTROL_BASE_IDX                                                                    1\n#define regDB_SHADER_CONTROL                                                                            0x0203\n#define regDB_SHADER_CONTROL_BASE_IDX                                                                   1\n#define regPA_CL_CLIP_CNTL                                                                              0x0204\n#define regPA_CL_CLIP_CNTL_BASE_IDX                                                                     1\n#define regPA_SU_SC_MODE_CNTL                                                                           0x0205\n#define regPA_SU_SC_MODE_CNTL_BASE_IDX                                                                  1\n#define regPA_CL_VTE_CNTL                                                                               0x0206\n#define regPA_CL_VTE_CNTL_BASE_IDX                                                                      1\n#define regPA_CL_VS_OUT_CNTL                                                                            0x0207\n#define regPA_CL_VS_OUT_CNTL_BASE_IDX                                                                   1\n#define regPA_CL_NANINF_CNTL                                                                            0x0208\n#define regPA_CL_NANINF_CNTL_BASE_IDX                                                                   1\n#define regPA_SU_LINE_STIPPLE_CNTL                                                                      0x0209\n#define regPA_SU_LINE_STIPPLE_CNTL_BASE_IDX                                                             1\n#define regPA_SU_LINE_STIPPLE_SCALE                                                                     0x020a\n#define regPA_SU_LINE_STIPPLE_SCALE_BASE_IDX                                                            1\n#define regPA_SU_PRIM_FILTER_CNTL                                                                       0x020b\n#define regPA_SU_PRIM_FILTER_CNTL_BASE_IDX                                                              1\n#define regPA_SU_SMALL_PRIM_FILTER_CNTL                                                                 0x020c\n#define regPA_SU_SMALL_PRIM_FILTER_CNTL_BASE_IDX                                                        1\n#define regPA_CL_NGG_CNTL                                                                               0x020e\n#define regPA_CL_NGG_CNTL_BASE_IDX                                                                      1\n#define regPA_SU_OVER_RASTERIZATION_CNTL                                                                0x020f\n#define regPA_SU_OVER_RASTERIZATION_CNTL_BASE_IDX                                                       1\n#define regPA_STEREO_CNTL                                                                               0x0210\n#define regPA_STEREO_CNTL_BASE_IDX                                                                      1\n#define regPA_STATE_STEREO_X                                                                            0x0211\n#define regPA_STATE_STEREO_X_BASE_IDX                                                                   1\n#define regPA_CL_VRS_CNTL                                                                               0x0212\n#define regPA_CL_VRS_CNTL_BASE_IDX                                                                      1\n#define regPA_SU_POINT_SIZE                                                                             0x0280\n#define regPA_SU_POINT_SIZE_BASE_IDX                                                                    1\n#define regPA_SU_POINT_MINMAX                                                                           0x0281\n#define regPA_SU_POINT_MINMAX_BASE_IDX                                                                  1\n#define regPA_SU_LINE_CNTL                                                                              0x0282\n#define regPA_SU_LINE_CNTL_BASE_IDX                                                                     1\n#define regPA_SC_LINE_STIPPLE                                                                           0x0283\n#define regPA_SC_LINE_STIPPLE_BASE_IDX                                                                  1\n#define regVGT_HOS_MAX_TESS_LEVEL                                                                       0x0286\n#define regVGT_HOS_MAX_TESS_LEVEL_BASE_IDX                                                              1\n#define regVGT_HOS_MIN_TESS_LEVEL                                                                       0x0287\n#define regVGT_HOS_MIN_TESS_LEVEL_BASE_IDX                                                              1\n#define regPA_SC_MODE_CNTL_0                                                                            0x0292\n#define regPA_SC_MODE_CNTL_0_BASE_IDX                                                                   1\n#define regPA_SC_MODE_CNTL_1                                                                            0x0293\n#define regPA_SC_MODE_CNTL_1_BASE_IDX                                                                   1\n#define regVGT_ENHANCE                                                                                  0x0294\n#define regVGT_ENHANCE_BASE_IDX                                                                         1\n#define regIA_ENHANCE                                                                                   0x029c\n#define regIA_ENHANCE_BASE_IDX                                                                          1\n#define regVGT_DMA_SIZE                                                                                 0x029d\n#define regVGT_DMA_SIZE_BASE_IDX                                                                        1\n#define regVGT_DMA_MAX_SIZE                                                                             0x029e\n#define regVGT_DMA_MAX_SIZE_BASE_IDX                                                                    1\n#define regVGT_DMA_INDEX_TYPE                                                                           0x029f\n#define regVGT_DMA_INDEX_TYPE_BASE_IDX                                                                  1\n#define regWD_ENHANCE                                                                                   0x02a0\n#define regWD_ENHANCE_BASE_IDX                                                                          1\n#define regVGT_PRIMITIVEID_EN                                                                           0x02a1\n#define regVGT_PRIMITIVEID_EN_BASE_IDX                                                                  1\n#define regVGT_DMA_NUM_INSTANCES                                                                        0x02a2\n#define regVGT_DMA_NUM_INSTANCES_BASE_IDX                                                               1\n#define regVGT_PRIMITIVEID_RESET                                                                        0x02a3\n#define regVGT_PRIMITIVEID_RESET_BASE_IDX                                                               1\n#define regVGT_EVENT_INITIATOR                                                                          0x02a4\n#define regVGT_EVENT_INITIATOR_BASE_IDX                                                                 1\n#define regVGT_DRAW_PAYLOAD_CNTL                                                                        0x02a6\n#define regVGT_DRAW_PAYLOAD_CNTL_BASE_IDX                                                               1\n#define regVGT_ESGS_RING_ITEMSIZE                                                                       0x02ab\n#define regVGT_ESGS_RING_ITEMSIZE_BASE_IDX                                                              1\n#define regVGT_REUSE_OFF                                                                                0x02ad\n#define regVGT_REUSE_OFF_BASE_IDX                                                                       1\n#define regDB_HTILE_SURFACE                                                                             0x02af\n#define regDB_HTILE_SURFACE_BASE_IDX                                                                    1\n#define regDB_SRESULTS_COMPARE_STATE0                                                                   0x02b0\n#define regDB_SRESULTS_COMPARE_STATE0_BASE_IDX                                                          1\n#define regDB_SRESULTS_COMPARE_STATE1                                                                   0x02b1\n#define regDB_SRESULTS_COMPARE_STATE1_BASE_IDX                                                          1\n#define regDB_PRELOAD_CONTROL                                                                           0x02b2\n#define regDB_PRELOAD_CONTROL_BASE_IDX                                                                  1\n#define regVGT_STRMOUT_DRAW_OPAQUE_OFFSET                                                               0x02ca\n#define regVGT_STRMOUT_DRAW_OPAQUE_OFFSET_BASE_IDX                                                      1\n#define regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE                                                   0x02cb\n#define regVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE_BASE_IDX                                          1\n#define regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE                                                        0x02cc\n#define regVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE_BASE_IDX                                               1\n#define regVGT_GS_MAX_VERT_OUT                                                                          0x02ce\n#define regVGT_GS_MAX_VERT_OUT_BASE_IDX                                                                 1\n#define regGE_NGG_SUBGRP_CNTL                                                                           0x02d3\n#define regGE_NGG_SUBGRP_CNTL_BASE_IDX                                                                  1\n#define regVGT_TESS_DISTRIBUTION                                                                        0x02d4\n#define regVGT_TESS_DISTRIBUTION_BASE_IDX                                                               1\n#define regVGT_SHADER_STAGES_EN                                                                         0x02d5\n#define regVGT_SHADER_STAGES_EN_BASE_IDX                                                                1\n#define regVGT_LS_HS_CONFIG                                                                             0x02d6\n#define regVGT_LS_HS_CONFIG_BASE_IDX                                                                    1\n#define regVGT_TF_PARAM                                                                                 0x02db\n#define regVGT_TF_PARAM_BASE_IDX                                                                        1\n#define regDB_ALPHA_TO_MASK                                                                             0x02dc\n#define regDB_ALPHA_TO_MASK_BASE_IDX                                                                    1\n#define regPA_SU_POLY_OFFSET_DB_FMT_CNTL                                                                0x02de\n#define regPA_SU_POLY_OFFSET_DB_FMT_CNTL_BASE_IDX                                                       1\n#define regPA_SU_POLY_OFFSET_CLAMP                                                                      0x02df\n#define regPA_SU_POLY_OFFSET_CLAMP_BASE_IDX                                                             1\n#define regPA_SU_POLY_OFFSET_FRONT_SCALE                                                                0x02e0\n#define regPA_SU_POLY_OFFSET_FRONT_SCALE_BASE_IDX                                                       1\n#define regPA_SU_POLY_OFFSET_FRONT_OFFSET                                                               0x02e1\n#define regPA_SU_POLY_OFFSET_FRONT_OFFSET_BASE_IDX                                                      1\n#define regPA_SU_POLY_OFFSET_BACK_SCALE                                                                 0x02e2\n#define regPA_SU_POLY_OFFSET_BACK_SCALE_BASE_IDX                                                        1\n#define regPA_SU_POLY_OFFSET_BACK_OFFSET                                                                0x02e3\n#define regPA_SU_POLY_OFFSET_BACK_OFFSET_BASE_IDX                                                       1\n#define regVGT_GS_INSTANCE_CNT                                                                          0x02e4\n#define regVGT_GS_INSTANCE_CNT_BASE_IDX                                                                 1\n#define regPA_SC_CENTROID_PRIORITY_0                                                                    0x02f5\n#define regPA_SC_CENTROID_PRIORITY_0_BASE_IDX                                                           1\n#define regPA_SC_CENTROID_PRIORITY_1                                                                    0x02f6\n#define regPA_SC_CENTROID_PRIORITY_1_BASE_IDX                                                           1\n#define regPA_SC_LINE_CNTL                                                                              0x02f7\n#define regPA_SC_LINE_CNTL_BASE_IDX                                                                     1\n#define regPA_SC_AA_CONFIG                                                                              0x02f8\n#define regPA_SC_AA_CONFIG_BASE_IDX                                                                     1\n#define regPA_SU_VTX_CNTL                                                                               0x02f9\n#define regPA_SU_VTX_CNTL_BASE_IDX                                                                      1\n#define regPA_CL_GB_VERT_CLIP_ADJ                                                                       0x02fa\n#define regPA_CL_GB_VERT_CLIP_ADJ_BASE_IDX                                                              1\n#define regPA_CL_GB_VERT_DISC_ADJ                                                                       0x02fb\n#define regPA_CL_GB_VERT_DISC_ADJ_BASE_IDX                                                              1\n#define regPA_CL_GB_HORZ_CLIP_ADJ                                                                       0x02fc\n#define regPA_CL_GB_HORZ_CLIP_ADJ_BASE_IDX                                                              1\n#define regPA_CL_GB_HORZ_DISC_ADJ                                                                       0x02fd\n#define regPA_CL_GB_HORZ_DISC_ADJ_BASE_IDX                                                              1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0                                                            0x02fe\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1                                                            0x02ff\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2                                                            0x0300\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3                                                            0x0301\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0                                                            0x0302\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1                                                            0x0303\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2                                                            0x0304\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3                                                            0x0305\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0                                                            0x0306\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1                                                            0x0307\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2                                                            0x0308\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3                                                            0x0309\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0                                                            0x030a\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1                                                            0x030b\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2                                                            0x030c\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2_BASE_IDX                                                   1\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3                                                            0x030d\n#define regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3_BASE_IDX                                                   1\n#define regPA_SC_AA_MASK_X0Y0_X1Y0                                                                      0x030e\n#define regPA_SC_AA_MASK_X0Y0_X1Y0_BASE_IDX                                                             1\n#define regPA_SC_AA_MASK_X0Y1_X1Y1                                                                      0x030f\n#define regPA_SC_AA_MASK_X0Y1_X1Y1_BASE_IDX                                                             1\n#define regPA_SC_SHADER_CONTROL                                                                         0x0310\n#define regPA_SC_SHADER_CONTROL_BASE_IDX                                                                1\n#define regPA_SC_BINNER_CNTL_0                                                                          0x0311\n#define regPA_SC_BINNER_CNTL_0_BASE_IDX                                                                 1\n#define regPA_SC_BINNER_CNTL_1                                                                          0x0312\n#define regPA_SC_BINNER_CNTL_1_BASE_IDX                                                                 1\n#define regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL                                                        0x0313\n#define regPA_SC_CONSERVATIVE_RASTERIZATION_CNTL_BASE_IDX                                               1\n#define regPA_SC_NGG_MODE_CNTL                                                                          0x0314\n#define regPA_SC_NGG_MODE_CNTL_BASE_IDX                                                                 1\n#define regPA_SC_BINNER_CNTL_2                                                                          0x0315\n#define regPA_SC_BINNER_CNTL_2_BASE_IDX                                                                 1\n#define regCB_COLOR0_BASE                                                                               0x0318\n#define regCB_COLOR0_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR0_VIEW                                                                               0x031b\n#define regCB_COLOR0_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR0_INFO                                                                               0x031c\n#define regCB_COLOR0_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR0_ATTRIB                                                                             0x031d\n#define regCB_COLOR0_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR0_FDCC_CONTROL                                                                       0x031e\n#define regCB_COLOR0_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR0_DCC_BASE                                                                           0x0325\n#define regCB_COLOR0_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR1_BASE                                                                               0x0327\n#define regCB_COLOR1_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR1_VIEW                                                                               0x032a\n#define regCB_COLOR1_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR1_INFO                                                                               0x032b\n#define regCB_COLOR1_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR1_ATTRIB                                                                             0x032c\n#define regCB_COLOR1_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR1_FDCC_CONTROL                                                                       0x032d\n#define regCB_COLOR1_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR1_DCC_BASE                                                                           0x0334\n#define regCB_COLOR1_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR2_BASE                                                                               0x0336\n#define regCB_COLOR2_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR2_VIEW                                                                               0x0339\n#define regCB_COLOR2_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR2_INFO                                                                               0x033a\n#define regCB_COLOR2_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR2_ATTRIB                                                                             0x033b\n#define regCB_COLOR2_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR2_FDCC_CONTROL                                                                       0x033c\n#define regCB_COLOR2_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR2_DCC_BASE                                                                           0x0343\n#define regCB_COLOR2_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR3_BASE                                                                               0x0345\n#define regCB_COLOR3_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR3_VIEW                                                                               0x0348\n#define regCB_COLOR3_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR3_INFO                                                                               0x0349\n#define regCB_COLOR3_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR3_ATTRIB                                                                             0x034a\n#define regCB_COLOR3_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR3_FDCC_CONTROL                                                                       0x034b\n#define regCB_COLOR3_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR3_DCC_BASE                                                                           0x0352\n#define regCB_COLOR3_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR4_BASE                                                                               0x0354\n#define regCB_COLOR4_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR4_VIEW                                                                               0x0357\n#define regCB_COLOR4_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR4_INFO                                                                               0x0358\n#define regCB_COLOR4_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR4_ATTRIB                                                                             0x0359\n#define regCB_COLOR4_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR4_FDCC_CONTROL                                                                       0x035a\n#define regCB_COLOR4_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR4_DCC_BASE                                                                           0x0361\n#define regCB_COLOR4_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR5_BASE                                                                               0x0363\n#define regCB_COLOR5_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR5_VIEW                                                                               0x0366\n#define regCB_COLOR5_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR5_INFO                                                                               0x0367\n#define regCB_COLOR5_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR5_ATTRIB                                                                             0x0368\n#define regCB_COLOR5_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR5_FDCC_CONTROL                                                                       0x0369\n#define regCB_COLOR5_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR5_DCC_BASE                                                                           0x0370\n#define regCB_COLOR5_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR6_BASE                                                                               0x0372\n#define regCB_COLOR6_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR6_VIEW                                                                               0x0375\n#define regCB_COLOR6_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR6_INFO                                                                               0x0376\n#define regCB_COLOR6_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR6_ATTRIB                                                                             0x0377\n#define regCB_COLOR6_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR6_FDCC_CONTROL                                                                       0x0378\n#define regCB_COLOR6_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR6_DCC_BASE                                                                           0x037f\n#define regCB_COLOR6_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR7_BASE                                                                               0x0381\n#define regCB_COLOR7_BASE_BASE_IDX                                                                      1\n#define regCB_COLOR7_VIEW                                                                               0x0384\n#define regCB_COLOR7_VIEW_BASE_IDX                                                                      1\n#define regCB_COLOR7_INFO                                                                               0x0385\n#define regCB_COLOR7_INFO_BASE_IDX                                                                      1\n#define regCB_COLOR7_ATTRIB                                                                             0x0386\n#define regCB_COLOR7_ATTRIB_BASE_IDX                                                                    1\n#define regCB_COLOR7_FDCC_CONTROL                                                                       0x0387\n#define regCB_COLOR7_FDCC_CONTROL_BASE_IDX                                                              1\n#define regCB_COLOR7_DCC_BASE                                                                           0x038e\n#define regCB_COLOR7_DCC_BASE_BASE_IDX                                                                  1\n#define regCB_COLOR0_BASE_EXT                                                                           0x0390\n#define regCB_COLOR0_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR1_BASE_EXT                                                                           0x0391\n#define regCB_COLOR1_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR2_BASE_EXT                                                                           0x0392\n#define regCB_COLOR2_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR3_BASE_EXT                                                                           0x0393\n#define regCB_COLOR3_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR4_BASE_EXT                                                                           0x0394\n#define regCB_COLOR4_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR5_BASE_EXT                                                                           0x0395\n#define regCB_COLOR5_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR6_BASE_EXT                                                                           0x0396\n#define regCB_COLOR6_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR7_BASE_EXT                                                                           0x0397\n#define regCB_COLOR7_BASE_EXT_BASE_IDX                                                                  1\n#define regCB_COLOR0_DCC_BASE_EXT                                                                       0x03a8\n#define regCB_COLOR0_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR1_DCC_BASE_EXT                                                                       0x03a9\n#define regCB_COLOR1_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR2_DCC_BASE_EXT                                                                       0x03aa\n#define regCB_COLOR2_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR3_DCC_BASE_EXT                                                                       0x03ab\n#define regCB_COLOR3_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR4_DCC_BASE_EXT                                                                       0x03ac\n#define regCB_COLOR4_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR5_DCC_BASE_EXT                                                                       0x03ad\n#define regCB_COLOR5_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR6_DCC_BASE_EXT                                                                       0x03ae\n#define regCB_COLOR6_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR7_DCC_BASE_EXT                                                                       0x03af\n#define regCB_COLOR7_DCC_BASE_EXT_BASE_IDX                                                              1\n#define regCB_COLOR0_ATTRIB2                                                                            0x03b0\n#define regCB_COLOR0_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR1_ATTRIB2                                                                            0x03b1\n#define regCB_COLOR1_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR2_ATTRIB2                                                                            0x03b2\n#define regCB_COLOR2_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR3_ATTRIB2                                                                            0x03b3\n#define regCB_COLOR3_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR4_ATTRIB2                                                                            0x03b4\n#define regCB_COLOR4_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR5_ATTRIB2                                                                            0x03b5\n#define regCB_COLOR5_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR6_ATTRIB2                                                                            0x03b6\n#define regCB_COLOR6_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR7_ATTRIB2                                                                            0x03b7\n#define regCB_COLOR7_ATTRIB2_BASE_IDX                                                                   1\n#define regCB_COLOR0_ATTRIB3                                                                            0x03b8\n#define regCB_COLOR0_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR1_ATTRIB3                                                                            0x03b9\n#define regCB_COLOR1_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR2_ATTRIB3                                                                            0x03ba\n#define regCB_COLOR2_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR3_ATTRIB3                                                                            0x03bb\n#define regCB_COLOR3_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR4_ATTRIB3                                                                            0x03bc\n#define regCB_COLOR4_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR5_ATTRIB3                                                                            0x03bd\n#define regCB_COLOR5_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR6_ATTRIB3                                                                            0x03be\n#define regCB_COLOR6_ATTRIB3_BASE_IDX                                                                   1\n#define regCB_COLOR7_ATTRIB3                                                                            0x03bf\n#define regCB_COLOR7_ATTRIB3_BASE_IDX                                                                   1\n\n\n\n\n#define regCONFIG_RESERVED_REG0                                                                         0x0800\n#define regCONFIG_RESERVED_REG0_BASE_IDX                                                                1\n#define regCONFIG_RESERVED_REG1                                                                         0x0801\n#define regCONFIG_RESERVED_REG1_BASE_IDX                                                                1\n#define regCP_MEC_CNTL                                                                                  0x0802\n#define regCP_MEC_CNTL_BASE_IDX                                                                         1\n#define regCP_ME_CNTL                                                                                   0x0803\n#define regCP_ME_CNTL_BASE_IDX                                                                          1\n\n\n\n\n#define regGRBM_GFX_CNTL                                                                                0x0900\n#define regGRBM_GFX_CNTL_BASE_IDX                                                                       1\n#define regGRBM_NOWHERE                                                                                 0x0901\n#define regGRBM_NOWHERE_BASE_IDX                                                                        1\n\n\n\n\n#define regPA_SC_VRS_SURFACE_CNTL                                                                       0x0940\n#define regPA_SC_VRS_SURFACE_CNTL_BASE_IDX                                                              1\n#define regPA_SC_ENHANCE                                                                                0x0941\n#define regPA_SC_ENHANCE_BASE_IDX                                                                       1\n#define regPA_SC_ENHANCE_1                                                                              0x0942\n#define regPA_SC_ENHANCE_1_BASE_IDX                                                                     1\n#define regPA_SC_ENHANCE_2                                                                              0x0943\n#define regPA_SC_ENHANCE_2_BASE_IDX                                                                     1\n#define regPA_SC_ENHANCE_3                                                                              0x0944\n#define regPA_SC_ENHANCE_3_BASE_IDX                                                                     1\n#define regPA_SC_BINNER_CNTL_OVERRIDE                                                                   0x0946\n#define regPA_SC_BINNER_CNTL_OVERRIDE_BASE_IDX                                                          1\n#define regPA_SC_PBB_OVERRIDE_FLAG                                                                      0x0947\n#define regPA_SC_PBB_OVERRIDE_FLAG_BASE_IDX                                                             1\n#define regPA_SC_DSM_CNTL                                                                               0x0948\n#define regPA_SC_DSM_CNTL_BASE_IDX                                                                      1\n#define regPA_SC_TILE_STEERING_CREST_OVERRIDE                                                           0x0949\n#define regPA_SC_TILE_STEERING_CREST_OVERRIDE_BASE_IDX                                                  1\n#define regPA_SC_FIFO_SIZE                                                                              0x094a\n#define regPA_SC_FIFO_SIZE_BASE_IDX                                                                     1\n#define regPA_SC_IF_FIFO_SIZE                                                                           0x094b\n#define regPA_SC_IF_FIFO_SIZE_BASE_IDX                                                                  1\n#define regPA_SC_PACKER_WAVE_ID_CNTL                                                                    0x094c\n#define regPA_SC_PACKER_WAVE_ID_CNTL_BASE_IDX                                                           1\n#define regPA_SC_ATM_CNTL                                                                               0x094d\n#define regPA_SC_ATM_CNTL_BASE_IDX                                                                      1\n#define regPA_SC_PKR_WAVE_TABLE_CNTL                                                                    0x094e\n#define regPA_SC_PKR_WAVE_TABLE_CNTL_BASE_IDX                                                           1\n#define regPA_SC_FORCE_EOV_MAX_CNTS                                                                     0x094f\n#define regPA_SC_FORCE_EOV_MAX_CNTS_BASE_IDX                                                            1\n#define regPA_SC_BINNER_EVENT_CNTL_0                                                                    0x0950\n#define regPA_SC_BINNER_EVENT_CNTL_0_BASE_IDX                                                           1\n#define regPA_SC_BINNER_EVENT_CNTL_1                                                                    0x0951\n#define regPA_SC_BINNER_EVENT_CNTL_1_BASE_IDX                                                           1\n#define regPA_SC_BINNER_EVENT_CNTL_2                                                                    0x0952\n#define regPA_SC_BINNER_EVENT_CNTL_2_BASE_IDX                                                           1\n#define regPA_SC_BINNER_EVENT_CNTL_3                                                                    0x0953\n#define regPA_SC_BINNER_EVENT_CNTL_3_BASE_IDX                                                           1\n#define regPA_SC_BINNER_TIMEOUT_COUNTER                                                                 0x0954\n#define regPA_SC_BINNER_TIMEOUT_COUNTER_BASE_IDX                                                        1\n#define regPA_SC_BINNER_PERF_CNTL_0                                                                     0x0955\n#define regPA_SC_BINNER_PERF_CNTL_0_BASE_IDX                                                            1\n#define regPA_SC_BINNER_PERF_CNTL_1                                                                     0x0956\n#define regPA_SC_BINNER_PERF_CNTL_1_BASE_IDX                                                            1\n#define regPA_SC_BINNER_PERF_CNTL_2                                                                     0x0957\n#define regPA_SC_BINNER_PERF_CNTL_2_BASE_IDX                                                            1\n#define regPA_SC_BINNER_PERF_CNTL_3                                                                     0x0958\n#define regPA_SC_BINNER_PERF_CNTL_3_BASE_IDX                                                            1\n#define regPA_SC_P3D_TRAP_SCREEN_HV_LOCK                                                                0x095b\n#define regPA_SC_P3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                       1\n#define regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK                                                               0x095c\n#define regPA_SC_HP3D_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                      1\n#define regPA_SC_TRAP_SCREEN_HV_LOCK                                                                    0x095d\n#define regPA_SC_TRAP_SCREEN_HV_LOCK_BASE_IDX                                                           1\n#define regPA_PH_INTERFACE_FIFO_SIZE                                                                    0x095e\n#define regPA_PH_INTERFACE_FIFO_SIZE_BASE_IDX                                                           1\n#define regPA_PH_ENHANCE                                                                                0x095f\n#define regPA_PH_ENHANCE_BASE_IDX                                                                       1\n#define regPA_SC_VRS_SURFACE_CNTL_1                                                                     0x0960\n#define regPA_SC_VRS_SURFACE_CNTL_1_BASE_IDX                                                            1\n\n\n\n\n#define regSQ_RUNTIME_CONFIG                                                                            0x09e0\n#define regSQ_RUNTIME_CONFIG_BASE_IDX                                                                   1\n#define regSQ_DEBUG_STS_GLOBAL                                                                          0x09e1\n#define regSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 1\n#define regSQ_DEBUG_STS_GLOBAL2                                                                         0x09e2\n#define regSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                1\n#define regSH_MEM_BASES                                                                                 0x09e3\n#define regSH_MEM_BASES_BASE_IDX                                                                        1\n#define regSH_MEM_CONFIG                                                                                0x09e4\n#define regSH_MEM_CONFIG_BASE_IDX                                                                       1\n#define regSQ_DEBUG                                                                                     0x09e5\n#define regSQ_DEBUG_BASE_IDX                                                                            1\n#define regSQ_SHADER_TBA_LO                                                                             0x09e6\n#define regSQ_SHADER_TBA_LO_BASE_IDX                                                                    1\n#define regSQ_SHADER_TBA_HI                                                                             0x09e7\n#define regSQ_SHADER_TBA_HI_BASE_IDX                                                                    1\n#define regSQ_SHADER_TMA_LO                                                                             0x09e8\n#define regSQ_SHADER_TMA_LO_BASE_IDX                                                                    1\n#define regSQ_SHADER_TMA_HI                                                                             0x09e9\n#define regSQ_SHADER_TMA_HI_BASE_IDX                                                                    1\n\n\n\n\n#define regCP_DEBUG_2                                                                                   0x1800\n#define regCP_DEBUG_2_BASE_IDX                                                                          1\n#define regCP_FETCHER_SOURCE                                                                            0x1801\n#define regCP_FETCHER_SOURCE_BASE_IDX                                                                   1\n#define regCP_DFY_CNTL                                                                                  0x1804\n#define regCP_DFY_CNTL_BASE_IDX                                                                         1\n#define regCP_DFY_STAT                                                                                  0x1805\n#define regCP_DFY_STAT_BASE_IDX                                                                         1\n#define regCP_DFY_ADDR_HI                                                                               0x1806\n#define regCP_DFY_ADDR_HI_BASE_IDX                                                                      1\n#define regCP_DFY_ADDR_LO                                                                               0x1807\n#define regCP_DFY_ADDR_LO_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_0                                                                                0x1808\n#define regCP_DFY_DATA_0_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_1                                                                                0x1809\n#define regCP_DFY_DATA_1_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_2                                                                                0x180a\n#define regCP_DFY_DATA_2_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_3                                                                                0x180b\n#define regCP_DFY_DATA_3_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_4                                                                                0x180c\n#define regCP_DFY_DATA_4_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_5                                                                                0x180d\n#define regCP_DFY_DATA_5_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_6                                                                                0x180e\n#define regCP_DFY_DATA_6_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_7                                                                                0x180f\n#define regCP_DFY_DATA_7_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_8                                                                                0x1810\n#define regCP_DFY_DATA_8_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_9                                                                                0x1811\n#define regCP_DFY_DATA_9_BASE_IDX                                                                       1\n#define regCP_DFY_DATA_10                                                                               0x1812\n#define regCP_DFY_DATA_10_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_11                                                                               0x1813\n#define regCP_DFY_DATA_11_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_12                                                                               0x1814\n#define regCP_DFY_DATA_12_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_13                                                                               0x1815\n#define regCP_DFY_DATA_13_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_14                                                                               0x1816\n#define regCP_DFY_DATA_14_BASE_IDX                                                                      1\n#define regCP_DFY_DATA_15                                                                               0x1817\n#define regCP_DFY_DATA_15_BASE_IDX                                                                      1\n#define regCP_DFY_CMD                                                                                   0x1818\n#define regCP_DFY_CMD_BASE_IDX                                                                          1\n\n\n\n\n#define regCP_HPD_MES_ROQ_OFFSETS                                                                       0x1821\n#define regCP_HPD_MES_ROQ_OFFSETS_BASE_IDX                                                              1\n#define regCP_HPD_ROQ_OFFSETS                                                                           0x1821\n#define regCP_HPD_ROQ_OFFSETS_BASE_IDX                                                                  1\n#define regCP_HPD_STATUS0                                                                               0x1822\n#define regCP_HPD_STATUS0_BASE_IDX                                                                      1\n\n\n\n\n#define regDIDT_INDEX_AUTO_INCR_EN                                                                      0x1900\n#define regDIDT_INDEX_AUTO_INCR_EN_BASE_IDX                                                             1\n#define regDIDT_EDC_CTRL                                                                                0x1901\n#define regDIDT_EDC_CTRL_BASE_IDX                                                                       1\n#define regDIDT_EDC_THROTTLE_CTRL                                                                       0x1902\n#define regDIDT_EDC_THROTTLE_CTRL_BASE_IDX                                                              1\n#define regDIDT_EDC_THRESHOLD                                                                           0x1903\n#define regDIDT_EDC_THRESHOLD_BASE_IDX                                                                  1\n#define regDIDT_EDC_STALL_PATTERN_1_2                                                                   0x1904\n#define regDIDT_EDC_STALL_PATTERN_1_2_BASE_IDX                                                          1\n#define regDIDT_EDC_STALL_PATTERN_3_4                                                                   0x1905\n#define regDIDT_EDC_STALL_PATTERN_3_4_BASE_IDX                                                          1\n#define regDIDT_EDC_STALL_PATTERN_5_6                                                                   0x1906\n#define regDIDT_EDC_STALL_PATTERN_5_6_BASE_IDX                                                          1\n#define regDIDT_EDC_STALL_PATTERN_7                                                                     0x1907\n#define regDIDT_EDC_STALL_PATTERN_7_BASE_IDX                                                            1\n#define regDIDT_EDC_STATUS                                                                              0x1908\n#define regDIDT_EDC_STATUS_BASE_IDX                                                                     1\n#define regDIDT_EDC_DYNAMIC_THRESHOLD_RO                                                                0x1909\n#define regDIDT_EDC_DYNAMIC_THRESHOLD_RO_BASE_IDX                                                       1\n#define regDIDT_EDC_OVERFLOW                                                                            0x190a\n#define regDIDT_EDC_OVERFLOW_BASE_IDX                                                                   1\n#define regDIDT_EDC_ROLLING_POWER_DELTA                                                                 0x190b\n#define regDIDT_EDC_ROLLING_POWER_DELTA_BASE_IDX                                                        1\n#define regDIDT_IND_INDEX                                                                               0x190c\n#define regDIDT_IND_INDEX_BASE_IDX                                                                      1\n#define regDIDT_IND_DATA                                                                                0x190d\n#define regDIDT_IND_DATA_BASE_IDX                                                                       1\n\n\n\n\n#define regSPI_CDBG_SYS_GFX                                                                             0x1940\n#define regSPI_CDBG_SYS_GFX_BASE_IDX                                                                    1\n#define regSPI_CDBG_SYS_HP3D                                                                            0x1941\n#define regSPI_CDBG_SYS_HP3D_BASE_IDX                                                                   1\n#define regSPI_CDBG_SYS_CS0                                                                             0x1942\n#define regSPI_CDBG_SYS_CS0_BASE_IDX                                                                    1\n#define regSPI_GDBG_WAVE_CNTL                                                                           0x1943\n#define regSPI_GDBG_WAVE_CNTL_BASE_IDX                                                                  1\n#define regSPI_GDBG_TRAP_CONFIG                                                                         0x1944\n#define regSPI_GDBG_TRAP_CONFIG_BASE_IDX                                                                1\n#define regSPI_GDBG_WAVE_CNTL3                                                                          0x1945\n#define regSPI_GDBG_WAVE_CNTL3_BASE_IDX                                                                 1\n#define regSPI_RESET_DEBUG                                                                              0x1946\n#define regSPI_RESET_DEBUG_BASE_IDX                                                                     1\n#define regSPI_ARB_CNTL_0                                                                               0x1949\n#define regSPI_ARB_CNTL_0_BASE_IDX                                                                      1\n#define regSPI_FEATURE_CTRL                                                                             0x194a\n#define regSPI_FEATURE_CTRL_BASE_IDX                                                                    1\n#define regSPI_SHADER_RSRC_LIMIT_CTRL                                                                   0x194b\n#define regSPI_SHADER_RSRC_LIMIT_CTRL_BASE_IDX                                                          1\n#define regSPI_COMPUTE_WF_CTX_SAVE_STATUS                                                               0x194e\n#define regSPI_COMPUTE_WF_CTX_SAVE_STATUS_BASE_IDX                                                      1\n\n\n\n\n#define regTCP_INVALIDATE                                                                               0x19a0\n#define regTCP_INVALIDATE_BASE_IDX                                                                      1\n#define regTCP_STATUS                                                                                   0x19a1\n#define regTCP_STATUS_BASE_IDX                                                                          1\n#define regTCP_CNTL                                                                                     0x19a2\n#define regTCP_CNTL_BASE_IDX                                                                            1\n#define regTCP_CNTL2                                                                                    0x19a3\n#define regTCP_CNTL2_BASE_IDX                                                                           1\n#define regTCP_CREDIT                                                                                   0x19a4\n#define regTCP_CREDIT_BASE_IDX                                                                          1\n\n\n\n\n#define regGDS_ENHANCE2                                                                                 0x19b0\n#define regGDS_ENHANCE2_BASE_IDX                                                                        1\n#define regGDS_OA_CGPG_RESTORE                                                                          0x19b1\n#define regGDS_OA_CGPG_RESTORE_BASE_IDX                                                                 1\n\n\n\n\n#define regUTCL1_CTRL_0                                                                                 0x1980\n#define regUTCL1_CTRL_0_BASE_IDX                                                                        1\n#define regUTCL1_UTCL0_INVREQ_DISABLE                                                                   0x1984\n#define regUTCL1_UTCL0_INVREQ_DISABLE_BASE_IDX                                                          1\n#define regUTCL1_CTRL_2                                                                                 0x1985\n#define regUTCL1_CTRL_2_BASE_IDX                                                                        1\n#define regUTCL1_FIFO_SIZING                                                                            0x1986\n#define regUTCL1_FIFO_SIZING_BASE_IDX                                                                   1\n#define regGCRD_SA0_TARGETS_DISABLE                                                                     0x1987\n#define regGCRD_SA0_TARGETS_DISABLE_BASE_IDX                                                            1\n#define regGCRD_SA1_TARGETS_DISABLE                                                                     0x1989\n#define regGCRD_SA1_TARGETS_DISABLE_BASE_IDX                                                            1\n#define regGCRD_CREDIT_SAFE                                                                             0x198a\n#define regGCRD_CREDIT_SAFE_BASE_IDX                                                                    1\n\n\n\n\n#define regGCR_GENERAL_CNTL                                                                             0x1990\n#define regGCR_GENERAL_CNTL_BASE_IDX                                                                    1\n#define regGCR_TARGET_DISABLE                                                                           0x1991\n#define regGCR_TARGET_DISABLE_BASE_IDX                                                                  1\n#define regGCR_CMD_STATUS                                                                               0x1992\n#define regGCR_CMD_STATUS_BASE_IDX                                                                      1\n#define regGCR_SPARE                                                                                    0x1993\n#define regGCR_SPARE_BASE_IDX                                                                           1\n#define regPMM_CNTL2                                                                                    0x1999\n#define regPMM_CNTL2_BASE_IDX                                                                           1\n\n\n\n\n#define regGC_CAC_CTRL_1                                                                                0x1ad0\n#define regGC_CAC_CTRL_1_BASE_IDX                                                                       1\n#define regGC_CAC_CTRL_2                                                                                0x1ad1\n#define regGC_CAC_CTRL_2_BASE_IDX                                                                       1\n#define regGC_CAC_AGGR_LOWER                                                                            0x1ad2\n#define regGC_CAC_AGGR_LOWER_BASE_IDX                                                                   1\n#define regGC_CAC_AGGR_UPPER                                                                            0x1ad3\n#define regGC_CAC_AGGR_UPPER_BASE_IDX                                                                   1\n#define regSE0_CAC_AGGR_LOWER                                                                           0x1ad4\n#define regSE0_CAC_AGGR_LOWER_BASE_IDX                                                                  1\n#define regSE0_CAC_AGGR_UPPER                                                                           0x1ad5\n#define regSE0_CAC_AGGR_UPPER_BASE_IDX                                                                  1\n#define regSE1_CAC_AGGR_LOWER                                                                           0x1ad6\n#define regSE1_CAC_AGGR_LOWER_BASE_IDX                                                                  1\n#define regSE1_CAC_AGGR_UPPER                                                                           0x1ad7\n#define regSE1_CAC_AGGR_UPPER_BASE_IDX                                                                  1\n#define regSE2_CAC_AGGR_LOWER                                                                           0x1ad8\n#define regSE2_CAC_AGGR_LOWER_BASE_IDX                                                                  1\n#define regSE2_CAC_AGGR_UPPER                                                                           0x1ad9\n#define regSE2_CAC_AGGR_UPPER_BASE_IDX                                                                  1\n#define regGC_CAC_AGGR_GFXCLK_CYCLE                                                                     0x1ae4\n#define regGC_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX                                                            1\n#define regSE0_CAC_AGGR_GFXCLK_CYCLE                                                                    0x1ae5\n#define regSE0_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX                                                           1\n#define regSE1_CAC_AGGR_GFXCLK_CYCLE                                                                    0x1ae6\n#define regSE1_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX                                                           1\n#define regSE2_CAC_AGGR_GFXCLK_CYCLE                                                                    0x1ae7\n#define regSE2_CAC_AGGR_GFXCLK_CYCLE_BASE_IDX                                                           1\n#define regGC_EDC_CTRL                                                                                  0x1aed\n#define regGC_EDC_CTRL_BASE_IDX                                                                         1\n#define regGC_EDC_THRESHOLD                                                                             0x1aee\n#define regGC_EDC_THRESHOLD_BASE_IDX                                                                    1\n#define regGC_EDC_STRETCH_CTRL                                                                          0x1aef\n#define regGC_EDC_STRETCH_CTRL_BASE_IDX                                                                 1\n#define regGC_EDC_STRETCH_THRESHOLD                                                                     0x1af0\n#define regGC_EDC_STRETCH_THRESHOLD_BASE_IDX                                                            1\n#define regEDC_HYSTERESIS_CNTL                                                                          0x1af1\n#define regEDC_HYSTERESIS_CNTL_BASE_IDX                                                                 1\n#define regGC_THROTTLE_CTRL                                                                             0x1af2\n#define regGC_THROTTLE_CTRL_BASE_IDX                                                                    1\n#define regGC_THROTTLE_CTRL1                                                                            0x1af3\n#define regGC_THROTTLE_CTRL1_BASE_IDX                                                                   1\n#define regPCC_STALL_PATTERN_CTRL                                                                       0x1af4\n#define regPCC_STALL_PATTERN_CTRL_BASE_IDX                                                              1\n#define regPWRBRK_STALL_PATTERN_CTRL                                                                    0x1af5\n#define regPWRBRK_STALL_PATTERN_CTRL_BASE_IDX                                                           1\n#define regPCC_STALL_PATTERN_1_2                                                                        0x1af6\n#define regPCC_STALL_PATTERN_1_2_BASE_IDX                                                               1\n#define regPCC_STALL_PATTERN_3_4                                                                        0x1af7\n#define regPCC_STALL_PATTERN_3_4_BASE_IDX                                                               1\n#define regPCC_STALL_PATTERN_5_6                                                                        0x1af8\n#define regPCC_STALL_PATTERN_5_6_BASE_IDX                                                               1\n#define regPCC_STALL_PATTERN_7                                                                          0x1af9\n#define regPCC_STALL_PATTERN_7_BASE_IDX                                                                 1\n#define regPWRBRK_STALL_PATTERN_1_2                                                                     0x1afa\n#define regPWRBRK_STALL_PATTERN_1_2_BASE_IDX                                                            1\n#define regPWRBRK_STALL_PATTERN_3_4                                                                     0x1afb\n#define regPWRBRK_STALL_PATTERN_3_4_BASE_IDX                                                            1\n#define regPWRBRK_STALL_PATTERN_5_6                                                                     0x1afc\n#define regPWRBRK_STALL_PATTERN_5_6_BASE_IDX                                                            1\n#define regPWRBRK_STALL_PATTERN_7                                                                       0x1afd\n#define regPWRBRK_STALL_PATTERN_7_BASE_IDX                                                              1\n#define regDIDT_STALL_PATTERN_CTRL                                                                      0x1afe\n#define regDIDT_STALL_PATTERN_CTRL_BASE_IDX                                                             1\n#define regDIDT_STALL_PATTERN_1_2                                                                       0x1aff\n#define regDIDT_STALL_PATTERN_1_2_BASE_IDX                                                              1\n#define regDIDT_STALL_PATTERN_3_4                                                                       0x1b00\n#define regDIDT_STALL_PATTERN_3_4_BASE_IDX                                                              1\n#define regDIDT_STALL_PATTERN_5_6                                                                       0x1b01\n#define regDIDT_STALL_PATTERN_5_6_BASE_IDX                                                              1\n#define regDIDT_STALL_PATTERN_7                                                                         0x1b02\n#define regDIDT_STALL_PATTERN_7_BASE_IDX                                                                1\n#define regPCC_PWRBRK_HYSTERESIS_CTRL                                                                   0x1b03\n#define regPCC_PWRBRK_HYSTERESIS_CTRL_BASE_IDX                                                          1\n#define regEDC_STRETCH_PERF_COUNTER                                                                     0x1b04\n#define regEDC_STRETCH_PERF_COUNTER_BASE_IDX                                                            1\n#define regEDC_UNSTRETCH_PERF_COUNTER                                                                   0x1b05\n#define regEDC_UNSTRETCH_PERF_COUNTER_BASE_IDX                                                          1\n#define regEDC_STRETCH_NUM_PERF_COUNTER                                                                 0x1b06\n#define regEDC_STRETCH_NUM_PERF_COUNTER_BASE_IDX                                                        1\n#define regGC_EDC_STATUS                                                                                0x1b07\n#define regGC_EDC_STATUS_BASE_IDX                                                                       1\n#define regGC_EDC_OVERFLOW                                                                              0x1b08\n#define regGC_EDC_OVERFLOW_BASE_IDX                                                                     1\n#define regGC_EDC_ROLLING_POWER_DELTA                                                                   0x1b09\n#define regGC_EDC_ROLLING_POWER_DELTA_BASE_IDX                                                          1\n#define regGC_THROTTLE_STATUS                                                                           0x1b0a\n#define regGC_THROTTLE_STATUS_BASE_IDX                                                                  1\n#define regEDC_PERF_COUNTER                                                                             0x1b0b\n#define regEDC_PERF_COUNTER_BASE_IDX                                                                    1\n#define regPCC_PERF_COUNTER                                                                             0x1b0c\n#define regPCC_PERF_COUNTER_BASE_IDX                                                                    1\n#define regPWRBRK_PERF_COUNTER                                                                          0x1b0d\n#define regPWRBRK_PERF_COUNTER_BASE_IDX                                                                 1\n#define regEDC_HYSTERESIS_STAT                                                                          0x1b0e\n#define regEDC_HYSTERESIS_STAT_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_CP_0                                                                           0x1b10\n#define regGC_CAC_WEIGHT_CP_0_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_CP_1                                                                           0x1b11\n#define regGC_CAC_WEIGHT_CP_1_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_EA_0                                                                           0x1b12\n#define regGC_CAC_WEIGHT_EA_0_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_EA_1                                                                           0x1b13\n#define regGC_CAC_WEIGHT_EA_1_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_EA_2                                                                           0x1b14\n#define regGC_CAC_WEIGHT_EA_2_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_0                                                                 0x1b15\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_0_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_1                                                                 0x1b16\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_1_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_2                                                                 0x1b17\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_2_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_3                                                                 0x1b18\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_3_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_4                                                                 0x1b19\n#define regGC_CAC_WEIGHT_UTCL2_ROUTER_4_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_VML2_0                                                                   0x1b1a\n#define regGC_CAC_WEIGHT_UTCL2_VML2_0_BASE_IDX                                                          1\n#define regGC_CAC_WEIGHT_UTCL2_VML2_1                                                                   0x1b1b\n#define regGC_CAC_WEIGHT_UTCL2_VML2_1_BASE_IDX                                                          1\n#define regGC_CAC_WEIGHT_UTCL2_VML2_2                                                                   0x1b1c\n#define regGC_CAC_WEIGHT_UTCL2_VML2_2_BASE_IDX                                                          1\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_0                                                                 0x1b1d\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_0_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_1                                                                 0x1b1e\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_1_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_2                                                                 0x1b1f\n#define regGC_CAC_WEIGHT_UTCL2_WALKER_2_BASE_IDX                                                        1\n#define regGC_CAC_WEIGHT_GDS_0                                                                          0x1b20\n#define regGC_CAC_WEIGHT_GDS_0_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GDS_1                                                                          0x1b21\n#define regGC_CAC_WEIGHT_GDS_1_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GDS_2                                                                          0x1b22\n#define regGC_CAC_WEIGHT_GDS_2_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GE_0                                                                           0x1b23\n#define regGC_CAC_WEIGHT_GE_0_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_GE_1                                                                           0x1b24\n#define regGC_CAC_WEIGHT_GE_1_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_GE_2                                                                           0x1b25\n#define regGC_CAC_WEIGHT_GE_2_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_GE_3                                                                           0x1b26\n#define regGC_CAC_WEIGHT_GE_3_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_PMM_0                                                                          0x1b2e\n#define regGC_CAC_WEIGHT_PMM_0_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GL2C_0                                                                         0x1b2f\n#define regGC_CAC_WEIGHT_GL2C_0_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_GL2C_1                                                                         0x1b30\n#define regGC_CAC_WEIGHT_GL2C_1_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_GL2C_2                                                                         0x1b31\n#define regGC_CAC_WEIGHT_GL2C_2_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_PH_0                                                                           0x1b32\n#define regGC_CAC_WEIGHT_PH_0_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_PH_1                                                                           0x1b33\n#define regGC_CAC_WEIGHT_PH_1_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_PH_2                                                                           0x1b34\n#define regGC_CAC_WEIGHT_PH_2_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_PH_3                                                                           0x1b35\n#define regGC_CAC_WEIGHT_PH_3_BASE_IDX                                                                  1\n#define regGC_CAC_WEIGHT_SDMA_0                                                                         0x1b36\n#define regGC_CAC_WEIGHT_SDMA_0_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_SDMA_1                                                                         0x1b37\n#define regGC_CAC_WEIGHT_SDMA_1_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_SDMA_2                                                                         0x1b38\n#define regGC_CAC_WEIGHT_SDMA_2_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_SDMA_3                                                                         0x1b39\n#define regGC_CAC_WEIGHT_SDMA_3_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_SDMA_4                                                                         0x1b3a\n#define regGC_CAC_WEIGHT_SDMA_4_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_SDMA_5                                                                         0x1b3b\n#define regGC_CAC_WEIGHT_SDMA_5_BASE_IDX                                                                1\n#define regGC_CAC_WEIGHT_CHC_0                                                                          0x1b3c\n#define regGC_CAC_WEIGHT_CHC_0_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_CHC_1                                                                          0x1b3d\n#define regGC_CAC_WEIGHT_CHC_1_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GUS_0                                                                          0x1b3e\n#define regGC_CAC_WEIGHT_GUS_0_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GUS_1                                                                          0x1b3f\n#define regGC_CAC_WEIGHT_GUS_1_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_RLC_0                                                                          0x1b40\n#define regGC_CAC_WEIGHT_RLC_0_BASE_IDX                                                                 1\n#define regGC_CAC_WEIGHT_GRBM_0                                                                         0x1b44\n#define regGC_CAC_WEIGHT_GRBM_0_BASE_IDX                                                                1\n#define regGC_EDC_CLK_MONITOR_CTRL                                                                      0x1b56\n#define regGC_EDC_CLK_MONITOR_CTRL_BASE_IDX                                                             1\n#define regGC_CAC_IND_INDEX                                                                             0x1b58\n#define regGC_CAC_IND_INDEX_BASE_IDX                                                                    1\n#define regGC_CAC_IND_DATA                                                                              0x1b59\n#define regGC_CAC_IND_DATA_BASE_IDX                                                                     1\n#define regSE_CAC_CTRL_1                                                                                0x1b70\n#define regSE_CAC_CTRL_1_BASE_IDX                                                                       1\n#define regSE_CAC_CTRL_2                                                                                0x1b71\n#define regSE_CAC_CTRL_2_BASE_IDX                                                                       1\n#define regSE_CAC_WEIGHT_TA_0                                                                           0x1b72\n#define regSE_CAC_WEIGHT_TA_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_0                                                                           0x1b73\n#define regSE_CAC_WEIGHT_TD_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_1                                                                           0x1b74\n#define regSE_CAC_WEIGHT_TD_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_2                                                                           0x1b75\n#define regSE_CAC_WEIGHT_TD_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_3                                                                           0x1b76\n#define regSE_CAC_WEIGHT_TD_3_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_4                                                                           0x1b77\n#define regSE_CAC_WEIGHT_TD_4_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TD_5                                                                           0x1b78\n#define regSE_CAC_WEIGHT_TD_5_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_TCP_0                                                                          0x1b79\n#define regSE_CAC_WEIGHT_TCP_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_TCP_1                                                                          0x1b7a\n#define regSE_CAC_WEIGHT_TCP_1_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_TCP_2                                                                          0x1b7b\n#define regSE_CAC_WEIGHT_TCP_2_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_TCP_3                                                                          0x1b7c\n#define regSE_CAC_WEIGHT_TCP_3_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SQ_0                                                                           0x1b7d\n#define regSE_CAC_WEIGHT_SQ_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SQ_1                                                                           0x1b7e\n#define regSE_CAC_WEIGHT_SQ_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SQ_2                                                                           0x1b7f\n#define regSE_CAC_WEIGHT_SQ_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SP_0                                                                           0x1b80\n#define regSE_CAC_WEIGHT_SP_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SP_1                                                                           0x1b81\n#define regSE_CAC_WEIGHT_SP_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_LDS_0                                                                          0x1b82\n#define regSE_CAC_WEIGHT_LDS_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_LDS_1                                                                          0x1b83\n#define regSE_CAC_WEIGHT_LDS_1_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_LDS_2                                                                          0x1b84\n#define regSE_CAC_WEIGHT_LDS_2_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_LDS_3                                                                          0x1b85\n#define regSE_CAC_WEIGHT_LDS_3_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SQC_0                                                                          0x1b87\n#define regSE_CAC_WEIGHT_SQC_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SQC_1                                                                          0x1b88\n#define regSE_CAC_WEIGHT_SQC_1_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_CU_0                                                                           0x1b89\n#define regSE_CAC_WEIGHT_CU_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_BCI_0                                                                          0x1b8a\n#define regSE_CAC_WEIGHT_BCI_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_CB_0                                                                           0x1b8b\n#define regSE_CAC_WEIGHT_CB_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_1                                                                           0x1b8c\n#define regSE_CAC_WEIGHT_CB_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_2                                                                           0x1b8d\n#define regSE_CAC_WEIGHT_CB_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_3                                                                           0x1b8e\n#define regSE_CAC_WEIGHT_CB_3_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_4                                                                           0x1b8f\n#define regSE_CAC_WEIGHT_CB_4_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_5                                                                           0x1b90\n#define regSE_CAC_WEIGHT_CB_5_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_6                                                                           0x1b91\n#define regSE_CAC_WEIGHT_CB_6_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_7                                                                           0x1b92\n#define regSE_CAC_WEIGHT_CB_7_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_8                                                                           0x1b93\n#define regSE_CAC_WEIGHT_CB_8_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_9                                                                           0x1b94\n#define regSE_CAC_WEIGHT_CB_9_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_CB_10                                                                          0x1b95\n#define regSE_CAC_WEIGHT_CB_10_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_CB_11                                                                          0x1b96\n#define regSE_CAC_WEIGHT_CB_11_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_DB_0                                                                           0x1b97\n#define regSE_CAC_WEIGHT_DB_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_DB_1                                                                           0x1b98\n#define regSE_CAC_WEIGHT_DB_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_DB_2                                                                           0x1b99\n#define regSE_CAC_WEIGHT_DB_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_DB_3                                                                           0x1b9a\n#define regSE_CAC_WEIGHT_DB_3_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_DB_4                                                                           0x1b9b\n#define regSE_CAC_WEIGHT_DB_4_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_RMI_0                                                                          0x1b9c\n#define regSE_CAC_WEIGHT_RMI_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_RMI_1                                                                          0x1b9d\n#define regSE_CAC_WEIGHT_RMI_1_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SX_0                                                                           0x1b9e\n#define regSE_CAC_WEIGHT_SX_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SXRB_0                                                                         0x1b9f\n#define regSE_CAC_WEIGHT_SXRB_0_BASE_IDX                                                                1\n#define regSE_CAC_WEIGHT_UTCL1_0                                                                        0x1ba0\n#define regSE_CAC_WEIGHT_UTCL1_0_BASE_IDX                                                               1\n#define regSE_CAC_WEIGHT_GL1C_0                                                                         0x1ba1\n#define regSE_CAC_WEIGHT_GL1C_0_BASE_IDX                                                                1\n#define regSE_CAC_WEIGHT_GL1C_1                                                                         0x1ba2\n#define regSE_CAC_WEIGHT_GL1C_1_BASE_IDX                                                                1\n#define regSE_CAC_WEIGHT_GL1C_2                                                                         0x1ba3\n#define regSE_CAC_WEIGHT_GL1C_2_BASE_IDX                                                                1\n#define regSE_CAC_WEIGHT_SPI_0                                                                          0x1ba4\n#define regSE_CAC_WEIGHT_SPI_0_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SPI_1                                                                          0x1ba5\n#define regSE_CAC_WEIGHT_SPI_1_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_SPI_2                                                                          0x1ba6\n#define regSE_CAC_WEIGHT_SPI_2_BASE_IDX                                                                 1\n#define regSE_CAC_WEIGHT_PC_0                                                                           0x1ba7\n#define regSE_CAC_WEIGHT_PC_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_PA_0                                                                           0x1ba8\n#define regSE_CAC_WEIGHT_PA_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_PA_1                                                                           0x1ba9\n#define regSE_CAC_WEIGHT_PA_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_PA_2                                                                           0x1baa\n#define regSE_CAC_WEIGHT_PA_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_PA_3                                                                           0x1bab\n#define regSE_CAC_WEIGHT_PA_3_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SC_0                                                                           0x1bac\n#define regSE_CAC_WEIGHT_SC_0_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SC_1                                                                           0x1bad\n#define regSE_CAC_WEIGHT_SC_1_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SC_2                                                                           0x1bae\n#define regSE_CAC_WEIGHT_SC_2_BASE_IDX                                                                  1\n#define regSE_CAC_WEIGHT_SC_3                                                                           0x1baf\n#define regSE_CAC_WEIGHT_SC_3_BASE_IDX                                                                  1\n#define regSE_CAC_WINDOW_AGGR_VALUE                                                                     0x1bb0\n#define regSE_CAC_WINDOW_AGGR_VALUE_BASE_IDX                                                            1\n#define regSE_CAC_WINDOW_GFXCLK_CYCLE                                                                   0x1bb1\n#define regSE_CAC_WINDOW_GFXCLK_CYCLE_BASE_IDX                                                          1\n#define regSE_CAC_IND_INDEX                                                                             0x1bce\n#define regSE_CAC_IND_INDEX_BASE_IDX                                                                    1\n#define regSE_CAC_IND_DATA                                                                              0x1bcf\n#define regSE_CAC_IND_DATA_BASE_IDX                                                                     1\n\n\n\n\n#define regSPI_RESOURCE_RESERVE_CU_0                                                                    0x1c00\n#define regSPI_RESOURCE_RESERVE_CU_0_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_1                                                                    0x1c01\n#define regSPI_RESOURCE_RESERVE_CU_1_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_2                                                                    0x1c02\n#define regSPI_RESOURCE_RESERVE_CU_2_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_3                                                                    0x1c03\n#define regSPI_RESOURCE_RESERVE_CU_3_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_4                                                                    0x1c04\n#define regSPI_RESOURCE_RESERVE_CU_4_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_5                                                                    0x1c05\n#define regSPI_RESOURCE_RESERVE_CU_5_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_6                                                                    0x1c06\n#define regSPI_RESOURCE_RESERVE_CU_6_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_7                                                                    0x1c07\n#define regSPI_RESOURCE_RESERVE_CU_7_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_8                                                                    0x1c08\n#define regSPI_RESOURCE_RESERVE_CU_8_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_9                                                                    0x1c09\n#define regSPI_RESOURCE_RESERVE_CU_9_BASE_IDX                                                           1\n#define regSPI_RESOURCE_RESERVE_CU_10                                                                   0x1c0a\n#define regSPI_RESOURCE_RESERVE_CU_10_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_CU_11                                                                   0x1c0b\n#define regSPI_RESOURCE_RESERVE_CU_11_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_CU_12                                                                   0x1c0c\n#define regSPI_RESOURCE_RESERVE_CU_12_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_CU_13                                                                   0x1c0d\n#define regSPI_RESOURCE_RESERVE_CU_13_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_CU_14                                                                   0x1c0e\n#define regSPI_RESOURCE_RESERVE_CU_14_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_CU_15                                                                   0x1c0f\n#define regSPI_RESOURCE_RESERVE_CU_15_BASE_IDX                                                          1\n#define regSPI_RESOURCE_RESERVE_EN_CU_0                                                                 0x1c10\n#define regSPI_RESOURCE_RESERVE_EN_CU_0_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_1                                                                 0x1c11\n#define regSPI_RESOURCE_RESERVE_EN_CU_1_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_2                                                                 0x1c12\n#define regSPI_RESOURCE_RESERVE_EN_CU_2_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_3                                                                 0x1c13\n#define regSPI_RESOURCE_RESERVE_EN_CU_3_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_4                                                                 0x1c14\n#define regSPI_RESOURCE_RESERVE_EN_CU_4_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_5                                                                 0x1c15\n#define regSPI_RESOURCE_RESERVE_EN_CU_5_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_6                                                                 0x1c16\n#define regSPI_RESOURCE_RESERVE_EN_CU_6_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_7                                                                 0x1c17\n#define regSPI_RESOURCE_RESERVE_EN_CU_7_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_8                                                                 0x1c18\n#define regSPI_RESOURCE_RESERVE_EN_CU_8_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_9                                                                 0x1c19\n#define regSPI_RESOURCE_RESERVE_EN_CU_9_BASE_IDX                                                        1\n#define regSPI_RESOURCE_RESERVE_EN_CU_10                                                                0x1c1a\n#define regSPI_RESOURCE_RESERVE_EN_CU_10_BASE_IDX                                                       1\n#define regSPI_RESOURCE_RESERVE_EN_CU_11                                                                0x1c1b\n#define regSPI_RESOURCE_RESERVE_EN_CU_11_BASE_IDX                                                       1\n#define regSPI_RESOURCE_RESERVE_EN_CU_12                                                                0x1c1c\n#define regSPI_RESOURCE_RESERVE_EN_CU_12_BASE_IDX                                                       1\n#define regSPI_RESOURCE_RESERVE_EN_CU_13                                                                0x1c1d\n#define regSPI_RESOURCE_RESERVE_EN_CU_13_BASE_IDX                                                       1\n#define regSPI_RESOURCE_RESERVE_EN_CU_14                                                                0x1c1e\n#define regSPI_RESOURCE_RESERVE_EN_CU_14_BASE_IDX                                                       1\n#define regSPI_RESOURCE_RESERVE_EN_CU_15                                                                0x1c1f\n#define regSPI_RESOURCE_RESERVE_EN_CU_15_BASE_IDX                                                       1\n\n\n\n\n#define regCP_EOP_DONE_ADDR_LO                                                                          0x2000\n#define regCP_EOP_DONE_ADDR_LO_BASE_IDX                                                                 1\n#define regCP_EOP_DONE_ADDR_HI                                                                          0x2001\n#define regCP_EOP_DONE_ADDR_HI_BASE_IDX                                                                 1\n#define regCP_EOP_DONE_DATA_LO                                                                          0x2002\n#define regCP_EOP_DONE_DATA_LO_BASE_IDX                                                                 1\n#define regCP_EOP_DONE_DATA_HI                                                                          0x2003\n#define regCP_EOP_DONE_DATA_HI_BASE_IDX                                                                 1\n#define regCP_EOP_LAST_FENCE_LO                                                                         0x2004\n#define regCP_EOP_LAST_FENCE_LO_BASE_IDX                                                                1\n#define regCP_EOP_LAST_FENCE_HI                                                                         0x2005\n#define regCP_EOP_LAST_FENCE_HI_BASE_IDX                                                                1\n#define regCP_PIPE_STATS_ADDR_LO                                                                        0x2018\n#define regCP_PIPE_STATS_ADDR_LO_BASE_IDX                                                               1\n#define regCP_PIPE_STATS_ADDR_HI                                                                        0x2019\n#define regCP_PIPE_STATS_ADDR_HI_BASE_IDX                                                               1\n#define regCP_VGT_IAVERT_COUNT_LO                                                                       0x201a\n#define regCP_VGT_IAVERT_COUNT_LO_BASE_IDX                                                              1\n#define regCP_VGT_IAVERT_COUNT_HI                                                                       0x201b\n#define regCP_VGT_IAVERT_COUNT_HI_BASE_IDX                                                              1\n#define regCP_VGT_IAPRIM_COUNT_LO                                                                       0x201c\n#define regCP_VGT_IAPRIM_COUNT_LO_BASE_IDX                                                              1\n#define regCP_VGT_IAPRIM_COUNT_HI                                                                       0x201d\n#define regCP_VGT_IAPRIM_COUNT_HI_BASE_IDX                                                              1\n#define regCP_VGT_GSPRIM_COUNT_LO                                                                       0x201e\n#define regCP_VGT_GSPRIM_COUNT_LO_BASE_IDX                                                              1\n#define regCP_VGT_GSPRIM_COUNT_HI                                                                       0x201f\n#define regCP_VGT_GSPRIM_COUNT_HI_BASE_IDX                                                              1\n#define regCP_VGT_VSINVOC_COUNT_LO                                                                      0x2020\n#define regCP_VGT_VSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_VSINVOC_COUNT_HI                                                                      0x2021\n#define regCP_VGT_VSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_VGT_GSINVOC_COUNT_LO                                                                      0x2022\n#define regCP_VGT_GSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_GSINVOC_COUNT_HI                                                                      0x2023\n#define regCP_VGT_GSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_VGT_HSINVOC_COUNT_LO                                                                      0x2024\n#define regCP_VGT_HSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_HSINVOC_COUNT_HI                                                                      0x2025\n#define regCP_VGT_HSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_VGT_DSINVOC_COUNT_LO                                                                      0x2026\n#define regCP_VGT_DSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_DSINVOC_COUNT_HI                                                                      0x2027\n#define regCP_VGT_DSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_PA_CINVOC_COUNT_LO                                                                        0x2028\n#define regCP_PA_CINVOC_COUNT_LO_BASE_IDX                                                               1\n#define regCP_PA_CINVOC_COUNT_HI                                                                        0x2029\n#define regCP_PA_CINVOC_COUNT_HI_BASE_IDX                                                               1\n#define regCP_PA_CPRIM_COUNT_LO                                                                         0x202a\n#define regCP_PA_CPRIM_COUNT_LO_BASE_IDX                                                                1\n#define regCP_PA_CPRIM_COUNT_HI                                                                         0x202b\n#define regCP_PA_CPRIM_COUNT_HI_BASE_IDX                                                                1\n#define regCP_SC_PSINVOC_COUNT0_LO                                                                      0x202c\n#define regCP_SC_PSINVOC_COUNT0_LO_BASE_IDX                                                             1\n#define regCP_SC_PSINVOC_COUNT0_HI                                                                      0x202d\n#define regCP_SC_PSINVOC_COUNT0_HI_BASE_IDX                                                             1\n#define regCP_SC_PSINVOC_COUNT1_LO                                                                      0x202e\n#define regCP_SC_PSINVOC_COUNT1_LO_BASE_IDX                                                             1\n#define regCP_SC_PSINVOC_COUNT1_HI                                                                      0x202f\n#define regCP_SC_PSINVOC_COUNT1_HI_BASE_IDX                                                             1\n#define regCP_VGT_CSINVOC_COUNT_LO                                                                      0x2030\n#define regCP_VGT_CSINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_CSINVOC_COUNT_HI                                                                      0x2031\n#define regCP_VGT_CSINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_VGT_ASINVOC_COUNT_LO                                                                      0x2032\n#define regCP_VGT_ASINVOC_COUNT_LO_BASE_IDX                                                             1\n#define regCP_VGT_ASINVOC_COUNT_HI                                                                      0x2033\n#define regCP_VGT_ASINVOC_COUNT_HI_BASE_IDX                                                             1\n#define regCP_PIPE_STATS_CONTROL                                                                        0x203d\n#define regCP_PIPE_STATS_CONTROL_BASE_IDX                                                               1\n#define regSCRATCH_REG0                                                                                 0x2040\n#define regSCRATCH_REG0_BASE_IDX                                                                        1\n#define regSCRATCH_REG1                                                                                 0x2041\n#define regSCRATCH_REG1_BASE_IDX                                                                        1\n#define regSCRATCH_REG2                                                                                 0x2042\n#define regSCRATCH_REG2_BASE_IDX                                                                        1\n#define regSCRATCH_REG3                                                                                 0x2043\n#define regSCRATCH_REG3_BASE_IDX                                                                        1\n#define regSCRATCH_REG4                                                                                 0x2044\n#define regSCRATCH_REG4_BASE_IDX                                                                        1\n#define regSCRATCH_REG5                                                                                 0x2045\n#define regSCRATCH_REG5_BASE_IDX                                                                        1\n#define regSCRATCH_REG6                                                                                 0x2046\n#define regSCRATCH_REG6_BASE_IDX                                                                        1\n#define regSCRATCH_REG7                                                                                 0x2047\n#define regSCRATCH_REG7_BASE_IDX                                                                        1\n#define regSCRATCH_REG_ATOMIC                                                                           0x2048\n#define regSCRATCH_REG_ATOMIC_BASE_IDX                                                                  1\n#define regSCRATCH_REG_CMPSWAP_ATOMIC                                                                   0x2048\n#define regSCRATCH_REG_CMPSWAP_ATOMIC_BASE_IDX                                                          1\n#define regCP_APPEND_DDID_CNT                                                                           0x204b\n#define regCP_APPEND_DDID_CNT_BASE_IDX                                                                  1\n#define regCP_APPEND_DATA_HI                                                                            0x204c\n#define regCP_APPEND_DATA_HI_BASE_IDX                                                                   1\n#define regCP_APPEND_LAST_CS_FENCE_HI                                                                   0x204d\n#define regCP_APPEND_LAST_CS_FENCE_HI_BASE_IDX                                                          1\n#define regCP_APPEND_LAST_PS_FENCE_HI                                                                   0x204e\n#define regCP_APPEND_LAST_PS_FENCE_HI_BASE_IDX                                                          1\n#define regCP_PFP_ATOMIC_PREOP_LO                                                                       0x2052\n#define regCP_PFP_ATOMIC_PREOP_LO_BASE_IDX                                                              1\n#define regCP_PFP_ATOMIC_PREOP_HI                                                                       0x2053\n#define regCP_PFP_ATOMIC_PREOP_HI_BASE_IDX                                                              1\n#define regCP_PFP_GDS_ATOMIC0_PREOP_LO                                                                  0x2054\n#define regCP_PFP_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                         1\n#define regCP_PFP_GDS_ATOMIC0_PREOP_HI                                                                  0x2055\n#define regCP_PFP_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                         1\n#define regCP_PFP_GDS_ATOMIC1_PREOP_LO                                                                  0x2056\n#define regCP_PFP_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                         1\n#define regCP_PFP_GDS_ATOMIC1_PREOP_HI                                                                  0x2057\n#define regCP_PFP_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                         1\n#define regCP_APPEND_ADDR_LO                                                                            0x2058\n#define regCP_APPEND_ADDR_LO_BASE_IDX                                                                   1\n#define regCP_APPEND_ADDR_HI                                                                            0x2059\n#define regCP_APPEND_ADDR_HI_BASE_IDX                                                                   1\n#define regCP_APPEND_DATA                                                                               0x205a\n#define regCP_APPEND_DATA_BASE_IDX                                                                      1\n#define regCP_APPEND_DATA_LO                                                                            0x205a\n#define regCP_APPEND_DATA_LO_BASE_IDX                                                                   1\n#define regCP_APPEND_LAST_CS_FENCE                                                                      0x205b\n#define regCP_APPEND_LAST_CS_FENCE_BASE_IDX                                                             1\n#define regCP_APPEND_LAST_CS_FENCE_LO                                                                   0x205b\n#define regCP_APPEND_LAST_CS_FENCE_LO_BASE_IDX                                                          1\n#define regCP_APPEND_LAST_PS_FENCE                                                                      0x205c\n#define regCP_APPEND_LAST_PS_FENCE_BASE_IDX                                                             1\n#define regCP_APPEND_LAST_PS_FENCE_LO                                                                   0x205c\n#define regCP_APPEND_LAST_PS_FENCE_LO_BASE_IDX                                                          1\n#define regCP_ATOMIC_PREOP_LO                                                                           0x205d\n#define regCP_ATOMIC_PREOP_LO_BASE_IDX                                                                  1\n#define regCP_ME_ATOMIC_PREOP_LO                                                                        0x205d\n#define regCP_ME_ATOMIC_PREOP_LO_BASE_IDX                                                               1\n#define regCP_ATOMIC_PREOP_HI                                                                           0x205e\n#define regCP_ATOMIC_PREOP_HI_BASE_IDX                                                                  1\n#define regCP_ME_ATOMIC_PREOP_HI                                                                        0x205e\n#define regCP_ME_ATOMIC_PREOP_HI_BASE_IDX                                                               1\n#define regCP_GDS_ATOMIC0_PREOP_LO                                                                      0x205f\n#define regCP_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                             1\n#define regCP_ME_GDS_ATOMIC0_PREOP_LO                                                                   0x205f\n#define regCP_ME_GDS_ATOMIC0_PREOP_LO_BASE_IDX                                                          1\n#define regCP_GDS_ATOMIC0_PREOP_HI                                                                      0x2060\n#define regCP_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                             1\n#define regCP_ME_GDS_ATOMIC0_PREOP_HI                                                                   0x2060\n#define regCP_ME_GDS_ATOMIC0_PREOP_HI_BASE_IDX                                                          1\n#define regCP_GDS_ATOMIC1_PREOP_LO                                                                      0x2061\n#define regCP_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                             1\n#define regCP_ME_GDS_ATOMIC1_PREOP_LO                                                                   0x2061\n#define regCP_ME_GDS_ATOMIC1_PREOP_LO_BASE_IDX                                                          1\n#define regCP_GDS_ATOMIC1_PREOP_HI                                                                      0x2062\n#define regCP_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                             1\n#define regCP_ME_GDS_ATOMIC1_PREOP_HI                                                                   0x2062\n#define regCP_ME_GDS_ATOMIC1_PREOP_HI_BASE_IDX                                                          1\n#define regCP_ME_MC_WADDR_LO                                                                            0x2069\n#define regCP_ME_MC_WADDR_LO_BASE_IDX                                                                   1\n#define regCP_ME_MC_WADDR_HI                                                                            0x206a\n#define regCP_ME_MC_WADDR_HI_BASE_IDX                                                                   1\n#define regCP_ME_MC_WDATA_LO                                                                            0x206b\n#define regCP_ME_MC_WDATA_LO_BASE_IDX                                                                   1\n#define regCP_ME_MC_WDATA_HI                                                                            0x206c\n#define regCP_ME_MC_WDATA_HI_BASE_IDX                                                                   1\n#define regCP_ME_MC_RADDR_LO                                                                            0x206d\n#define regCP_ME_MC_RADDR_LO_BASE_IDX                                                                   1\n#define regCP_ME_MC_RADDR_HI                                                                            0x206e\n#define regCP_ME_MC_RADDR_HI_BASE_IDX                                                                   1\n#define regCP_SEM_WAIT_TIMER                                                                            0x206f\n#define regCP_SEM_WAIT_TIMER_BASE_IDX                                                                   1\n#define regCP_SIG_SEM_ADDR_LO                                                                           0x2070\n#define regCP_SIG_SEM_ADDR_LO_BASE_IDX                                                                  1\n#define regCP_SIG_SEM_ADDR_HI                                                                           0x2071\n#define regCP_SIG_SEM_ADDR_HI_BASE_IDX                                                                  1\n#define regCP_WAIT_REG_MEM_TIMEOUT                                                                      0x2074\n#define regCP_WAIT_REG_MEM_TIMEOUT_BASE_IDX                                                             1\n#define regCP_WAIT_SEM_ADDR_LO                                                                          0x2075\n#define regCP_WAIT_SEM_ADDR_LO_BASE_IDX                                                                 1\n#define regCP_WAIT_SEM_ADDR_HI                                                                          0x2076\n#define regCP_WAIT_SEM_ADDR_HI_BASE_IDX                                                                 1\n#define regCP_DMA_PFP_CONTROL                                                                           0x2077\n#define regCP_DMA_PFP_CONTROL_BASE_IDX                                                                  1\n#define regCP_DMA_ME_CONTROL                                                                            0x2078\n#define regCP_DMA_ME_CONTROL_BASE_IDX                                                                   1\n#define regCP_DMA_ME_SRC_ADDR                                                                           0x2080\n#define regCP_DMA_ME_SRC_ADDR_BASE_IDX                                                                  1\n#define regCP_DMA_ME_SRC_ADDR_HI                                                                        0x2081\n#define regCP_DMA_ME_SRC_ADDR_HI_BASE_IDX                                                               1\n#define regCP_DMA_ME_DST_ADDR                                                                           0x2082\n#define regCP_DMA_ME_DST_ADDR_BASE_IDX                                                                  1\n#define regCP_DMA_ME_DST_ADDR_HI                                                                        0x2083\n#define regCP_DMA_ME_DST_ADDR_HI_BASE_IDX                                                               1\n#define regCP_DMA_ME_COMMAND                                                                            0x2084\n#define regCP_DMA_ME_COMMAND_BASE_IDX                                                                   1\n#define regCP_DMA_PFP_SRC_ADDR                                                                          0x2085\n#define regCP_DMA_PFP_SRC_ADDR_BASE_IDX                                                                 1\n#define regCP_DMA_PFP_SRC_ADDR_HI                                                                       0x2086\n#define regCP_DMA_PFP_SRC_ADDR_HI_BASE_IDX                                                              1\n#define regCP_DMA_PFP_DST_ADDR                                                                          0x2087\n#define regCP_DMA_PFP_DST_ADDR_BASE_IDX                                                                 1\n#define regCP_DMA_PFP_DST_ADDR_HI                                                                       0x2088\n#define regCP_DMA_PFP_DST_ADDR_HI_BASE_IDX                                                              1\n#define regCP_DMA_PFP_COMMAND                                                                           0x2089\n#define regCP_DMA_PFP_COMMAND_BASE_IDX                                                                  1\n#define regCP_DMA_CNTL                                                                                  0x208a\n#define regCP_DMA_CNTL_BASE_IDX                                                                         1\n#define regCP_DMA_READ_TAGS                                                                             0x208b\n#define regCP_DMA_READ_TAGS_BASE_IDX                                                                    1\n#define regCP_PFP_IB_CONTROL                                                                            0x208d\n#define regCP_PFP_IB_CONTROL_BASE_IDX                                                                   1\n#define regCP_PFP_LOAD_CONTROL                                                                          0x208e\n#define regCP_PFP_LOAD_CONTROL_BASE_IDX                                                                 1\n#define regCP_SCRATCH_INDEX                                                                             0x208f\n#define regCP_SCRATCH_INDEX_BASE_IDX                                                                    1\n#define regCP_SCRATCH_DATA                                                                              0x2090\n#define regCP_SCRATCH_DATA_BASE_IDX                                                                     1\n#define regCP_RB_OFFSET                                                                                 0x2091\n#define regCP_RB_OFFSET_BASE_IDX                                                                        1\n#define regCP_IB1_OFFSET                                                                                0x2092\n#define regCP_IB1_OFFSET_BASE_IDX                                                                       1\n#define regCP_IB2_OFFSET                                                                                0x2093\n#define regCP_IB2_OFFSET_BASE_IDX                                                                       1\n#define regCP_IB1_PREAMBLE_BEGIN                                                                        0x2094\n#define regCP_IB1_PREAMBLE_BEGIN_BASE_IDX                                                               1\n#define regCP_IB1_PREAMBLE_END                                                                          0x2095\n#define regCP_IB1_PREAMBLE_END_BASE_IDX                                                                 1\n#define regCP_IB2_PREAMBLE_BEGIN                                                                        0x2096\n#define regCP_IB2_PREAMBLE_BEGIN_BASE_IDX                                                               1\n#define regCP_IB2_PREAMBLE_END                                                                          0x2097\n#define regCP_IB2_PREAMBLE_END_BASE_IDX                                                                 1\n#define regCP_DMA_ME_CMD_ADDR_LO                                                                        0x209c\n#define regCP_DMA_ME_CMD_ADDR_LO_BASE_IDX                                                               1\n#define regCP_DMA_ME_CMD_ADDR_HI                                                                        0x209d\n#define regCP_DMA_ME_CMD_ADDR_HI_BASE_IDX                                                               1\n#define regCP_DMA_PFP_CMD_ADDR_LO                                                                       0x209e\n#define regCP_DMA_PFP_CMD_ADDR_LO_BASE_IDX                                                              1\n#define regCP_DMA_PFP_CMD_ADDR_HI                                                                       0x209f\n#define regCP_DMA_PFP_CMD_ADDR_HI_BASE_IDX                                                              1\n#define regCP_APPEND_CMD_ADDR_LO                                                                        0x20a0\n#define regCP_APPEND_CMD_ADDR_LO_BASE_IDX                                                               1\n#define regCP_APPEND_CMD_ADDR_HI                                                                        0x20a1\n#define regCP_APPEND_CMD_ADDR_HI_BASE_IDX                                                               1\n#define regUCONFIG_RESERVED_REG0                                                                        0x20a2\n#define regUCONFIG_RESERVED_REG0_BASE_IDX                                                               1\n#define regUCONFIG_RESERVED_REG1                                                                        0x20a3\n#define regUCONFIG_RESERVED_REG1_BASE_IDX                                                               1\n#define regCP_PA_MSPRIM_COUNT_LO                                                                        0x20a4\n#define regCP_PA_MSPRIM_COUNT_LO_BASE_IDX                                                               1\n#define regCP_PA_MSPRIM_COUNT_HI                                                                        0x20a5\n#define regCP_PA_MSPRIM_COUNT_HI_BASE_IDX                                                               1\n#define regCP_GE_MSINVOC_COUNT_LO                                                                       0x20a6\n#define regCP_GE_MSINVOC_COUNT_LO_BASE_IDX                                                              1\n#define regCP_GE_MSINVOC_COUNT_HI                                                                       0x20a7\n#define regCP_GE_MSINVOC_COUNT_HI_BASE_IDX                                                              1\n#define regCP_IB1_CMD_BUFSZ                                                                             0x20c0\n#define regCP_IB1_CMD_BUFSZ_BASE_IDX                                                                    1\n#define regCP_IB2_CMD_BUFSZ                                                                             0x20c1\n#define regCP_IB2_CMD_BUFSZ_BASE_IDX                                                                    1\n#define regCP_ST_CMD_BUFSZ                                                                              0x20c2\n#define regCP_ST_CMD_BUFSZ_BASE_IDX                                                                     1\n#define regCP_IB1_BASE_LO                                                                               0x20cc\n#define regCP_IB1_BASE_LO_BASE_IDX                                                                      1\n#define regCP_IB1_BASE_HI                                                                               0x20cd\n#define regCP_IB1_BASE_HI_BASE_IDX                                                                      1\n#define regCP_IB1_BUFSZ                                                                                 0x20ce\n#define regCP_IB1_BUFSZ_BASE_IDX                                                                        1\n#define regCP_IB2_BASE_LO                                                                               0x20cf\n#define regCP_IB2_BASE_LO_BASE_IDX                                                                      1\n#define regCP_IB2_BASE_HI                                                                               0x20d0\n#define regCP_IB2_BASE_HI_BASE_IDX                                                                      1\n#define regCP_IB2_BUFSZ                                                                                 0x20d1\n#define regCP_IB2_BUFSZ_BASE_IDX                                                                        1\n#define regCP_ST_BASE_LO                                                                                0x20d2\n#define regCP_ST_BASE_LO_BASE_IDX                                                                       1\n#define regCP_ST_BASE_HI                                                                                0x20d3\n#define regCP_ST_BASE_HI_BASE_IDX                                                                       1\n#define regCP_ST_BUFSZ                                                                                  0x20d4\n#define regCP_ST_BUFSZ_BASE_IDX                                                                         1\n#define regCP_EOP_DONE_EVENT_CNTL                                                                       0x20d5\n#define regCP_EOP_DONE_EVENT_CNTL_BASE_IDX                                                              1\n#define regCP_EOP_DONE_DATA_CNTL                                                                        0x20d6\n#define regCP_EOP_DONE_DATA_CNTL_BASE_IDX                                                               1\n#define regCP_EOP_DONE_CNTX_ID                                                                          0x20d7\n#define regCP_EOP_DONE_CNTX_ID_BASE_IDX                                                                 1\n#define regCP_DB_BASE_LO                                                                                0x20d8\n#define regCP_DB_BASE_LO_BASE_IDX                                                                       1\n#define regCP_DB_BASE_HI                                                                                0x20d9\n#define regCP_DB_BASE_HI_BASE_IDX                                                                       1\n#define regCP_DB_BUFSZ                                                                                  0x20da\n#define regCP_DB_BUFSZ_BASE_IDX                                                                         1\n#define regCP_DB_CMD_BUFSZ                                                                              0x20db\n#define regCP_DB_CMD_BUFSZ_BASE_IDX                                                                     1\n#define regCP_PFP_COMPLETION_STATUS                                                                     0x20ec\n#define regCP_PFP_COMPLETION_STATUS_BASE_IDX                                                            1\n#define regCP_PRED_NOT_VISIBLE                                                                          0x20ee\n#define regCP_PRED_NOT_VISIBLE_BASE_IDX                                                                 1\n#define regCP_PFP_METADATA_BASE_ADDR                                                                    0x20f0\n#define regCP_PFP_METADATA_BASE_ADDR_BASE_IDX                                                           1\n#define regCP_PFP_METADATA_BASE_ADDR_HI                                                                 0x20f1\n#define regCP_PFP_METADATA_BASE_ADDR_HI_BASE_IDX                                                        1\n#define regCP_DRAW_INDX_INDR_ADDR                                                                       0x20f4\n#define regCP_DRAW_INDX_INDR_ADDR_BASE_IDX                                                              1\n#define regCP_DRAW_INDX_INDR_ADDR_HI                                                                    0x20f5\n#define regCP_DRAW_INDX_INDR_ADDR_HI_BASE_IDX                                                           1\n#define regCP_DISPATCH_INDR_ADDR                                                                        0x20f6\n#define regCP_DISPATCH_INDR_ADDR_BASE_IDX                                                               1\n#define regCP_DISPATCH_INDR_ADDR_HI                                                                     0x20f7\n#define regCP_DISPATCH_INDR_ADDR_HI_BASE_IDX                                                            1\n#define regCP_INDEX_BASE_ADDR                                                                           0x20f8\n#define regCP_INDEX_BASE_ADDR_BASE_IDX                                                                  1\n#define regCP_INDEX_BASE_ADDR_HI                                                                        0x20f9\n#define regCP_INDEX_BASE_ADDR_HI_BASE_IDX                                                               1\n#define regCP_INDEX_TYPE                                                                                0x20fa\n#define regCP_INDEX_TYPE_BASE_IDX                                                                       1\n#define regCP_GDS_BKUP_ADDR                                                                             0x20fb\n#define regCP_GDS_BKUP_ADDR_BASE_IDX                                                                    1\n#define regCP_GDS_BKUP_ADDR_HI                                                                          0x20fc\n#define regCP_GDS_BKUP_ADDR_HI_BASE_IDX                                                                 1\n#define regCP_SAMPLE_STATUS                                                                             0x20fd\n#define regCP_SAMPLE_STATUS_BASE_IDX                                                                    1\n#define regCP_ME_COHER_CNTL                                                                             0x20fe\n#define regCP_ME_COHER_CNTL_BASE_IDX                                                                    1\n#define regCP_ME_COHER_SIZE                                                                             0x20ff\n#define regCP_ME_COHER_SIZE_BASE_IDX                                                                    1\n#define regCP_ME_COHER_SIZE_HI                                                                          0x2100\n#define regCP_ME_COHER_SIZE_HI_BASE_IDX                                                                 1\n#define regCP_ME_COHER_BASE                                                                             0x2101\n#define regCP_ME_COHER_BASE_BASE_IDX                                                                    1\n#define regCP_ME_COHER_BASE_HI                                                                          0x2102\n#define regCP_ME_COHER_BASE_HI_BASE_IDX                                                                 1\n#define regCP_ME_COHER_STATUS                                                                           0x2103\n#define regCP_ME_COHER_STATUS_BASE_IDX                                                                  1\n#define regRLC_GPM_PERF_COUNT_0                                                                         0x2140\n#define regRLC_GPM_PERF_COUNT_0_BASE_IDX                                                                1\n#define regRLC_GPM_PERF_COUNT_1                                                                         0x2141\n#define regRLC_GPM_PERF_COUNT_1_BASE_IDX                                                                1\n#define regGRBM_GFX_INDEX                                                                               0x2200\n#define regGRBM_GFX_INDEX_BASE_IDX                                                                      1\n#define regVGT_PRIMITIVE_TYPE                                                                           0x2242\n#define regVGT_PRIMITIVE_TYPE_BASE_IDX                                                                  1\n#define regVGT_INDEX_TYPE                                                                               0x2243\n#define regVGT_INDEX_TYPE_BASE_IDX                                                                      1\n#define regGE_MIN_VTX_INDX                                                                              0x2249\n#define regGE_MIN_VTX_INDX_BASE_IDX                                                                     1\n#define regGE_INDX_OFFSET                                                                               0x224a\n#define regGE_INDX_OFFSET_BASE_IDX                                                                      1\n#define regGE_MULTI_PRIM_IB_RESET_EN                                                                    0x224b\n#define regGE_MULTI_PRIM_IB_RESET_EN_BASE_IDX                                                           1\n#define regVGT_NUM_INDICES                                                                              0x224c\n#define regVGT_NUM_INDICES_BASE_IDX                                                                     1\n#define regVGT_NUM_INSTANCES                                                                            0x224d\n#define regVGT_NUM_INSTANCES_BASE_IDX                                                                   1\n#define regVGT_TF_RING_SIZE                                                                             0x224e\n#define regVGT_TF_RING_SIZE_BASE_IDX                                                                    1\n#define regVGT_HS_OFFCHIP_PARAM                                                                         0x224f\n#define regVGT_HS_OFFCHIP_PARAM_BASE_IDX                                                                1\n#define regVGT_TF_MEMORY_BASE                                                                           0x2250\n#define regVGT_TF_MEMORY_BASE_BASE_IDX                                                                  1\n#define regGE_MAX_VTX_INDX                                                                              0x2259\n#define regGE_MAX_VTX_INDX_BASE_IDX                                                                     1\n#define regVGT_INSTANCE_BASE_ID                                                                         0x225a\n#define regVGT_INSTANCE_BASE_ID_BASE_IDX                                                                1\n#define regGE_CNTL                                                                                      0x225b\n#define regGE_CNTL_BASE_IDX                                                                             1\n#define regGE_USER_VGPR1                                                                                0x225c\n#define regGE_USER_VGPR1_BASE_IDX                                                                       1\n#define regGE_USER_VGPR2                                                                                0x225d\n#define regGE_USER_VGPR2_BASE_IDX                                                                       1\n#define regGE_USER_VGPR3                                                                                0x225e\n#define regGE_USER_VGPR3_BASE_IDX                                                                       1\n#define regGE_STEREO_CNTL                                                                               0x225f\n#define regGE_STEREO_CNTL_BASE_IDX                                                                      1\n#define regGE_PC_ALLOC                                                                                  0x2260\n#define regGE_PC_ALLOC_BASE_IDX                                                                         1\n#define regVGT_TF_MEMORY_BASE_HI                                                                        0x2261\n#define regVGT_TF_MEMORY_BASE_HI_BASE_IDX                                                               1\n#define regGE_USER_VGPR_EN                                                                              0x2262\n#define regGE_USER_VGPR_EN_BASE_IDX                                                                     1\n#define regGE_GS_FAST_LAUNCH_WG_DIM                                                                     0x2264\n#define regGE_GS_FAST_LAUNCH_WG_DIM_BASE_IDX                                                            1\n#define regGE_GS_FAST_LAUNCH_WG_DIM_1                                                                   0x2265\n#define regGE_GS_FAST_LAUNCH_WG_DIM_1_BASE_IDX                                                          1\n#define regVGT_GS_OUT_PRIM_TYPE                                                                         0x2266\n#define regVGT_GS_OUT_PRIM_TYPE_BASE_IDX                                                                1\n#define regPA_SU_LINE_STIPPLE_VALUE                                                                     0x2280\n#define regPA_SU_LINE_STIPPLE_VALUE_BASE_IDX                                                            1\n#define regPA_SC_LINE_STIPPLE_STATE                                                                     0x2281\n#define regPA_SC_LINE_STIPPLE_STATE_BASE_IDX                                                            1\n#define regPA_SC_SCREEN_EXTENT_MIN_0                                                                    0x2284\n#define regPA_SC_SCREEN_EXTENT_MIN_0_BASE_IDX                                                           1\n#define regPA_SC_SCREEN_EXTENT_MAX_0                                                                    0x2285\n#define regPA_SC_SCREEN_EXTENT_MAX_0_BASE_IDX                                                           1\n#define regPA_SC_SCREEN_EXTENT_MIN_1                                                                    0x2286\n#define regPA_SC_SCREEN_EXTENT_MIN_1_BASE_IDX                                                           1\n#define regPA_SC_SCREEN_EXTENT_MAX_1                                                                    0x228b\n#define regPA_SC_SCREEN_EXTENT_MAX_1_BASE_IDX                                                           1\n#define regPA_SC_P3D_TRAP_SCREEN_HV_EN                                                                  0x22a0\n#define regPA_SC_P3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                         1\n#define regPA_SC_P3D_TRAP_SCREEN_H                                                                      0x22a1\n#define regPA_SC_P3D_TRAP_SCREEN_H_BASE_IDX                                                             1\n#define regPA_SC_P3D_TRAP_SCREEN_V                                                                      0x22a2\n#define regPA_SC_P3D_TRAP_SCREEN_V_BASE_IDX                                                             1\n#define regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE                                                             0x22a3\n#define regPA_SC_P3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                    1\n#define regPA_SC_P3D_TRAP_SCREEN_COUNT                                                                  0x22a4\n#define regPA_SC_P3D_TRAP_SCREEN_COUNT_BASE_IDX                                                         1\n#define regPA_SC_HP3D_TRAP_SCREEN_HV_EN                                                                 0x22a8\n#define regPA_SC_HP3D_TRAP_SCREEN_HV_EN_BASE_IDX                                                        1\n#define regPA_SC_HP3D_TRAP_SCREEN_H                                                                     0x22a9\n#define regPA_SC_HP3D_TRAP_SCREEN_H_BASE_IDX                                                            1\n#define regPA_SC_HP3D_TRAP_SCREEN_V                                                                     0x22aa\n#define regPA_SC_HP3D_TRAP_SCREEN_V_BASE_IDX                                                            1\n#define regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE                                                            0x22ab\n#define regPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                   1\n#define regPA_SC_HP3D_TRAP_SCREEN_COUNT                                                                 0x22ac\n#define regPA_SC_HP3D_TRAP_SCREEN_COUNT_BASE_IDX                                                        1\n#define regPA_SC_TRAP_SCREEN_HV_EN                                                                      0x22b0\n#define regPA_SC_TRAP_SCREEN_HV_EN_BASE_IDX                                                             1\n#define regPA_SC_TRAP_SCREEN_H                                                                          0x22b1\n#define regPA_SC_TRAP_SCREEN_H_BASE_IDX                                                                 1\n#define regPA_SC_TRAP_SCREEN_V                                                                          0x22b2\n#define regPA_SC_TRAP_SCREEN_V_BASE_IDX                                                                 1\n#define regPA_SC_TRAP_SCREEN_OCCURRENCE                                                                 0x22b3\n#define regPA_SC_TRAP_SCREEN_OCCURRENCE_BASE_IDX                                                        1\n#define regPA_SC_TRAP_SCREEN_COUNT                                                                      0x22b4\n#define regPA_SC_TRAP_SCREEN_COUNT_BASE_IDX                                                             1\n#define regSQ_THREAD_TRACE_USERDATA_0                                                                   0x2340\n#define regSQ_THREAD_TRACE_USERDATA_0_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_1                                                                   0x2341\n#define regSQ_THREAD_TRACE_USERDATA_1_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_2                                                                   0x2342\n#define regSQ_THREAD_TRACE_USERDATA_2_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_3                                                                   0x2343\n#define regSQ_THREAD_TRACE_USERDATA_3_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_4                                                                   0x2344\n#define regSQ_THREAD_TRACE_USERDATA_4_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_5                                                                   0x2345\n#define regSQ_THREAD_TRACE_USERDATA_5_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_6                                                                   0x2346\n#define regSQ_THREAD_TRACE_USERDATA_6_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_USERDATA_7                                                                   0x2347\n#define regSQ_THREAD_TRACE_USERDATA_7_BASE_IDX                                                          1\n#define regSQC_CACHES                                                                                   0x2348\n#define regSQC_CACHES_BASE_IDX                                                                          1\n#define regTA_CS_BC_BASE_ADDR                                                                           0x2380\n#define regTA_CS_BC_BASE_ADDR_BASE_IDX                                                                  1\n#define regTA_CS_BC_BASE_ADDR_HI                                                                        0x2381\n#define regTA_CS_BC_BASE_ADDR_HI_BASE_IDX                                                               1\n#define regDB_OCCLUSION_COUNT0_LOW                                                                      0x23c0\n#define regDB_OCCLUSION_COUNT0_LOW_BASE_IDX                                                             1\n#define regDB_OCCLUSION_COUNT0_HI                                                                       0x23c1\n#define regDB_OCCLUSION_COUNT0_HI_BASE_IDX                                                              1\n#define regDB_OCCLUSION_COUNT1_LOW                                                                      0x23c2\n#define regDB_OCCLUSION_COUNT1_LOW_BASE_IDX                                                             1\n#define regDB_OCCLUSION_COUNT1_HI                                                                       0x23c3\n#define regDB_OCCLUSION_COUNT1_HI_BASE_IDX                                                              1\n#define regDB_OCCLUSION_COUNT2_LOW                                                                      0x23c4\n#define regDB_OCCLUSION_COUNT2_LOW_BASE_IDX                                                             1\n#define regDB_OCCLUSION_COUNT2_HI                                                                       0x23c5\n#define regDB_OCCLUSION_COUNT2_HI_BASE_IDX                                                              1\n#define regDB_OCCLUSION_COUNT3_LOW                                                                      0x23c6\n#define regDB_OCCLUSION_COUNT3_LOW_BASE_IDX                                                             1\n#define regDB_OCCLUSION_COUNT3_HI                                                                       0x23c7\n#define regDB_OCCLUSION_COUNT3_HI_BASE_IDX                                                              1\n#define regGDS_RD_ADDR                                                                                  0x2400\n#define regGDS_RD_ADDR_BASE_IDX                                                                         1\n#define regGDS_RD_DATA                                                                                  0x2401\n#define regGDS_RD_DATA_BASE_IDX                                                                         1\n#define regGDS_RD_BURST_ADDR                                                                            0x2402\n#define regGDS_RD_BURST_ADDR_BASE_IDX                                                                   1\n#define regGDS_RD_BURST_COUNT                                                                           0x2403\n#define regGDS_RD_BURST_COUNT_BASE_IDX                                                                  1\n#define regGDS_RD_BURST_DATA                                                                            0x2404\n#define regGDS_RD_BURST_DATA_BASE_IDX                                                                   1\n#define regGDS_WR_ADDR                                                                                  0x2405\n#define regGDS_WR_ADDR_BASE_IDX                                                                         1\n#define regGDS_WR_DATA                                                                                  0x2406\n#define regGDS_WR_DATA_BASE_IDX                                                                         1\n#define regGDS_WR_BURST_ADDR                                                                            0x2407\n#define regGDS_WR_BURST_ADDR_BASE_IDX                                                                   1\n#define regGDS_WR_BURST_DATA                                                                            0x2408\n#define regGDS_WR_BURST_DATA_BASE_IDX                                                                   1\n#define regGDS_WRITE_COMPLETE                                                                           0x2409\n#define regGDS_WRITE_COMPLETE_BASE_IDX                                                                  1\n#define regGDS_ATOM_CNTL                                                                                0x240a\n#define regGDS_ATOM_CNTL_BASE_IDX                                                                       1\n#define regGDS_ATOM_COMPLETE                                                                            0x240b\n#define regGDS_ATOM_COMPLETE_BASE_IDX                                                                   1\n#define regGDS_ATOM_BASE                                                                                0x240c\n#define regGDS_ATOM_BASE_BASE_IDX                                                                       1\n#define regGDS_ATOM_SIZE                                                                                0x240d\n#define regGDS_ATOM_SIZE_BASE_IDX                                                                       1\n#define regGDS_ATOM_OFFSET0                                                                             0x240e\n#define regGDS_ATOM_OFFSET0_BASE_IDX                                                                    1\n#define regGDS_ATOM_OFFSET1                                                                             0x240f\n#define regGDS_ATOM_OFFSET1_BASE_IDX                                                                    1\n#define regGDS_ATOM_DST                                                                                 0x2410\n#define regGDS_ATOM_DST_BASE_IDX                                                                        1\n#define regGDS_ATOM_OP                                                                                  0x2411\n#define regGDS_ATOM_OP_BASE_IDX                                                                         1\n#define regGDS_ATOM_SRC0                                                                                0x2412\n#define regGDS_ATOM_SRC0_BASE_IDX                                                                       1\n#define regGDS_ATOM_SRC0_U                                                                              0x2413\n#define regGDS_ATOM_SRC0_U_BASE_IDX                                                                     1\n#define regGDS_ATOM_SRC1                                                                                0x2414\n#define regGDS_ATOM_SRC1_BASE_IDX                                                                       1\n#define regGDS_ATOM_SRC1_U                                                                              0x2415\n#define regGDS_ATOM_SRC1_U_BASE_IDX                                                                     1\n#define regGDS_ATOM_READ0                                                                               0x2416\n#define regGDS_ATOM_READ0_BASE_IDX                                                                      1\n#define regGDS_ATOM_READ0_U                                                                             0x2417\n#define regGDS_ATOM_READ0_U_BASE_IDX                                                                    1\n#define regGDS_ATOM_READ1                                                                               0x2418\n#define regGDS_ATOM_READ1_BASE_IDX                                                                      1\n#define regGDS_ATOM_READ1_U                                                                             0x2419\n#define regGDS_ATOM_READ1_U_BASE_IDX                                                                    1\n#define regGDS_GWS_RESOURCE_CNTL                                                                        0x241a\n#define regGDS_GWS_RESOURCE_CNTL_BASE_IDX                                                               1\n#define regGDS_GWS_RESOURCE                                                                             0x241b\n#define regGDS_GWS_RESOURCE_BASE_IDX                                                                    1\n#define regGDS_GWS_RESOURCE_CNT                                                                         0x241c\n#define regGDS_GWS_RESOURCE_CNT_BASE_IDX                                                                1\n#define regGDS_OA_CNTL                                                                                  0x241d\n#define regGDS_OA_CNTL_BASE_IDX                                                                         1\n#define regGDS_OA_COUNTER                                                                               0x241e\n#define regGDS_OA_COUNTER_BASE_IDX                                                                      1\n#define regGDS_OA_ADDRESS                                                                               0x241f\n#define regGDS_OA_ADDRESS_BASE_IDX                                                                      1\n#define regGDS_OA_INCDEC                                                                                0x2420\n#define regGDS_OA_INCDEC_BASE_IDX                                                                       1\n#define regGDS_OA_RING_SIZE                                                                             0x2421\n#define regGDS_OA_RING_SIZE_BASE_IDX                                                                    1\n#define regGDS_STRMOUT_DWORDS_WRITTEN_0                                                                 0x2422\n#define regGDS_STRMOUT_DWORDS_WRITTEN_0_BASE_IDX                                                        1\n#define regGDS_STRMOUT_DWORDS_WRITTEN_1                                                                 0x2423\n#define regGDS_STRMOUT_DWORDS_WRITTEN_1_BASE_IDX                                                        1\n#define regGDS_STRMOUT_DWORDS_WRITTEN_2                                                                 0x2424\n#define regGDS_STRMOUT_DWORDS_WRITTEN_2_BASE_IDX                                                        1\n#define regGDS_STRMOUT_DWORDS_WRITTEN_3                                                                 0x2425\n#define regGDS_STRMOUT_DWORDS_WRITTEN_3_BASE_IDX                                                        1\n#define regGDS_GS_0                                                                                     0x2426\n#define regGDS_GS_0_BASE_IDX                                                                            1\n#define regGDS_GS_1                                                                                     0x2427\n#define regGDS_GS_1_BASE_IDX                                                                            1\n#define regGDS_GS_2                                                                                     0x2428\n#define regGDS_GS_2_BASE_IDX                                                                            1\n#define regGDS_GS_3                                                                                     0x2429\n#define regGDS_GS_3_BASE_IDX                                                                            1\n#define regGDS_STRMOUT_PRIMS_NEEDED_0_LO                                                                0x242a\n#define regGDS_STRMOUT_PRIMS_NEEDED_0_LO_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_NEEDED_0_HI                                                                0x242b\n#define regGDS_STRMOUT_PRIMS_NEEDED_0_HI_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_0_LO                                                               0x242c\n#define regGDS_STRMOUT_PRIMS_WRITTEN_0_LO_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_0_HI                                                               0x242d\n#define regGDS_STRMOUT_PRIMS_WRITTEN_0_HI_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_NEEDED_1_LO                                                                0x242e\n#define regGDS_STRMOUT_PRIMS_NEEDED_1_LO_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_NEEDED_1_HI                                                                0x242f\n#define regGDS_STRMOUT_PRIMS_NEEDED_1_HI_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_1_LO                                                               0x2430\n#define regGDS_STRMOUT_PRIMS_WRITTEN_1_LO_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_1_HI                                                               0x2431\n#define regGDS_STRMOUT_PRIMS_WRITTEN_1_HI_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_NEEDED_2_LO                                                                0x2432\n#define regGDS_STRMOUT_PRIMS_NEEDED_2_LO_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_NEEDED_2_HI                                                                0x2433\n#define regGDS_STRMOUT_PRIMS_NEEDED_2_HI_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_2_LO                                                               0x2434\n#define regGDS_STRMOUT_PRIMS_WRITTEN_2_LO_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_2_HI                                                               0x2435\n#define regGDS_STRMOUT_PRIMS_WRITTEN_2_HI_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_NEEDED_3_LO                                                                0x2436\n#define regGDS_STRMOUT_PRIMS_NEEDED_3_LO_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_NEEDED_3_HI                                                                0x2437\n#define regGDS_STRMOUT_PRIMS_NEEDED_3_HI_BASE_IDX                                                       1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_3_LO                                                               0x2438\n#define regGDS_STRMOUT_PRIMS_WRITTEN_3_LO_BASE_IDX                                                      1\n#define regGDS_STRMOUT_PRIMS_WRITTEN_3_HI                                                               0x2439\n#define regGDS_STRMOUT_PRIMS_WRITTEN_3_HI_BASE_IDX                                                      1\n#define regSPI_CONFIG_CNTL                                                                              0x2440\n#define regSPI_CONFIG_CNTL_BASE_IDX                                                                     1\n#define regSPI_CONFIG_CNTL_1                                                                            0x2441\n#define regSPI_CONFIG_CNTL_1_BASE_IDX                                                                   1\n#define regSPI_CONFIG_CNTL_2                                                                            0x2442\n#define regSPI_CONFIG_CNTL_2_BASE_IDX                                                                   1\n#define regSPI_WAVE_LIMIT_CNTL                                                                          0x2443\n#define regSPI_WAVE_LIMIT_CNTL_BASE_IDX                                                                 1\n#define regSPI_GS_THROTTLE_CNTL1                                                                        0x2444\n#define regSPI_GS_THROTTLE_CNTL1_BASE_IDX                                                               1\n#define regSPI_GS_THROTTLE_CNTL2                                                                        0x2445\n#define regSPI_GS_THROTTLE_CNTL2_BASE_IDX                                                               1\n#define regSPI_ATTRIBUTE_RING_BASE                                                                      0x2446\n#define regSPI_ATTRIBUTE_RING_BASE_BASE_IDX                                                             1\n#define regSPI_ATTRIBUTE_RING_SIZE                                                                      0x2447\n#define regSPI_ATTRIBUTE_RING_SIZE_BASE_IDX                                                             1\n\n\n\n\n#define regCP_MES_PRGRM_CNTR_START                                                                      0x2800\n#define regCP_MES_PRGRM_CNTR_START_BASE_IDX                                                             1\n#define regCP_MES_INTR_ROUTINE_START                                                                    0x2801\n#define regCP_MES_INTR_ROUTINE_START_BASE_IDX                                                           1\n#define regCP_MES_MTVEC_LO                                                                              0x2801\n#define regCP_MES_MTVEC_LO_BASE_IDX                                                                     1\n#define regCP_MES_INTR_ROUTINE_START_HI                                                                 0x2802\n#define regCP_MES_INTR_ROUTINE_START_HI_BASE_IDX                                                        1\n#define regCP_MES_MTVEC_HI                                                                              0x2802\n#define regCP_MES_MTVEC_HI_BASE_IDX                                                                     1\n#define regCP_MES_CNTL                                                                                  0x2807\n#define regCP_MES_CNTL_BASE_IDX                                                                         1\n#define regCP_MES_PIPE_PRIORITY_CNTS                                                                    0x2808\n#define regCP_MES_PIPE_PRIORITY_CNTS_BASE_IDX                                                           1\n#define regCP_MES_PIPE0_PRIORITY                                                                        0x2809\n#define regCP_MES_PIPE0_PRIORITY_BASE_IDX                                                               1\n#define regCP_MES_PIPE1_PRIORITY                                                                        0x280a\n#define regCP_MES_PIPE1_PRIORITY_BASE_IDX                                                               1\n#define regCP_MES_PIPE2_PRIORITY                                                                        0x280b\n#define regCP_MES_PIPE2_PRIORITY_BASE_IDX                                                               1\n#define regCP_MES_PIPE3_PRIORITY                                                                        0x280c\n#define regCP_MES_PIPE3_PRIORITY_BASE_IDX                                                               1\n#define regCP_MES_HEADER_DUMP                                                                           0x280d\n#define regCP_MES_HEADER_DUMP_BASE_IDX                                                                  1\n#define regCP_MES_MIE_LO                                                                                0x280e\n#define regCP_MES_MIE_LO_BASE_IDX                                                                       1\n#define regCP_MES_MIE_HI                                                                                0x280f\n#define regCP_MES_MIE_HI_BASE_IDX                                                                       1\n#define regCP_MES_INTERRUPT                                                                             0x2810\n#define regCP_MES_INTERRUPT_BASE_IDX                                                                    1\n#define regCP_MES_SCRATCH_INDEX                                                                         0x2811\n#define regCP_MES_SCRATCH_INDEX_BASE_IDX                                                                1\n#define regCP_MES_SCRATCH_DATA                                                                          0x2812\n#define regCP_MES_SCRATCH_DATA_BASE_IDX                                                                 1\n#define regCP_MES_INSTR_PNTR                                                                            0x2813\n#define regCP_MES_INSTR_PNTR_BASE_IDX                                                                   1\n#define regCP_MES_MSCRATCH_HI                                                                           0x2814\n#define regCP_MES_MSCRATCH_HI_BASE_IDX                                                                  1\n#define regCP_MES_MSCRATCH_LO                                                                           0x2815\n#define regCP_MES_MSCRATCH_LO_BASE_IDX                                                                  1\n#define regCP_MES_MSTATUS_LO                                                                            0x2816\n#define regCP_MES_MSTATUS_LO_BASE_IDX                                                                   1\n#define regCP_MES_MSTATUS_HI                                                                            0x2817\n#define regCP_MES_MSTATUS_HI_BASE_IDX                                                                   1\n#define regCP_MES_MEPC_LO                                                                               0x2818\n#define regCP_MES_MEPC_LO_BASE_IDX                                                                      1\n#define regCP_MES_MEPC_HI                                                                               0x2819\n#define regCP_MES_MEPC_HI_BASE_IDX                                                                      1\n#define regCP_MES_MCAUSE_LO                                                                             0x281a\n#define regCP_MES_MCAUSE_LO_BASE_IDX                                                                    1\n#define regCP_MES_MCAUSE_HI                                                                             0x281b\n#define regCP_MES_MCAUSE_HI_BASE_IDX                                                                    1\n#define regCP_MES_MBADADDR_LO                                                                           0x281c\n#define regCP_MES_MBADADDR_LO_BASE_IDX                                                                  1\n#define regCP_MES_MBADADDR_HI                                                                           0x281d\n#define regCP_MES_MBADADDR_HI_BASE_IDX                                                                  1\n#define regCP_MES_MIP_LO                                                                                0x281e\n#define regCP_MES_MIP_LO_BASE_IDX                                                                       1\n#define regCP_MES_MIP_HI                                                                                0x281f\n#define regCP_MES_MIP_HI_BASE_IDX                                                                       1\n#define regCP_MES_IC_OP_CNTL                                                                            0x2820\n#define regCP_MES_IC_OP_CNTL_BASE_IDX                                                                   1\n#define regCP_MES_MCYCLE_LO                                                                             0x2826\n#define regCP_MES_MCYCLE_LO_BASE_IDX                                                                    1\n#define regCP_MES_MCYCLE_HI                                                                             0x2827\n#define regCP_MES_MCYCLE_HI_BASE_IDX                                                                    1\n#define regCP_MES_MTIME_LO                                                                              0x2828\n#define regCP_MES_MTIME_LO_BASE_IDX                                                                     1\n#define regCP_MES_MTIME_HI                                                                              0x2829\n#define regCP_MES_MTIME_HI_BASE_IDX                                                                     1\n#define regCP_MES_MINSTRET_LO                                                                           0x282a\n#define regCP_MES_MINSTRET_LO_BASE_IDX                                                                  1\n#define regCP_MES_MINSTRET_HI                                                                           0x282b\n#define regCP_MES_MINSTRET_HI_BASE_IDX                                                                  1\n#define regCP_MES_MISA_LO                                                                               0x282c\n#define regCP_MES_MISA_LO_BASE_IDX                                                                      1\n#define regCP_MES_MISA_HI                                                                               0x282d\n#define regCP_MES_MISA_HI_BASE_IDX                                                                      1\n#define regCP_MES_MVENDORID_LO                                                                          0x282e\n#define regCP_MES_MVENDORID_LO_BASE_IDX                                                                 1\n#define regCP_MES_MVENDORID_HI                                                                          0x282f\n#define regCP_MES_MVENDORID_HI_BASE_IDX                                                                 1\n#define regCP_MES_MARCHID_LO                                                                            0x2830\n#define regCP_MES_MARCHID_LO_BASE_IDX                                                                   1\n#define regCP_MES_MARCHID_HI                                                                            0x2831\n#define regCP_MES_MARCHID_HI_BASE_IDX                                                                   1\n#define regCP_MES_MIMPID_LO                                                                             0x2832\n#define regCP_MES_MIMPID_LO_BASE_IDX                                                                    1\n#define regCP_MES_MIMPID_HI                                                                             0x2833\n#define regCP_MES_MIMPID_HI_BASE_IDX                                                                    1\n#define regCP_MES_MHARTID_LO                                                                            0x2834\n#define regCP_MES_MHARTID_LO_BASE_IDX                                                                   1\n#define regCP_MES_MHARTID_HI                                                                            0x2835\n#define regCP_MES_MHARTID_HI_BASE_IDX                                                                   1\n#define regCP_MES_DC_BASE_CNTL                                                                          0x2836\n#define regCP_MES_DC_BASE_CNTL_BASE_IDX                                                                 1\n#define regCP_MES_DC_OP_CNTL                                                                            0x2837\n#define regCP_MES_DC_OP_CNTL_BASE_IDX                                                                   1\n#define regCP_MES_MTIMECMP_LO                                                                           0x2838\n#define regCP_MES_MTIMECMP_LO_BASE_IDX                                                                  1\n#define regCP_MES_MTIMECMP_HI                                                                           0x2839\n#define regCP_MES_MTIMECMP_HI_BASE_IDX                                                                  1\n#define regCP_MES_PROCESS_QUANTUM_PIPE0                                                                 0x283a\n#define regCP_MES_PROCESS_QUANTUM_PIPE0_BASE_IDX                                                        1\n#define regCP_MES_PROCESS_QUANTUM_PIPE1                                                                 0x283b\n#define regCP_MES_PROCESS_QUANTUM_PIPE1_BASE_IDX                                                        1\n#define regCP_MES_DOORBELL_CONTROL1                                                                     0x283c\n#define regCP_MES_DOORBELL_CONTROL1_BASE_IDX                                                            1\n#define regCP_MES_DOORBELL_CONTROL2                                                                     0x283d\n#define regCP_MES_DOORBELL_CONTROL2_BASE_IDX                                                            1\n#define regCP_MES_DOORBELL_CONTROL3                                                                     0x283e\n#define regCP_MES_DOORBELL_CONTROL3_BASE_IDX                                                            1\n#define regCP_MES_DOORBELL_CONTROL4                                                                     0x283f\n#define regCP_MES_DOORBELL_CONTROL4_BASE_IDX                                                            1\n#define regCP_MES_DOORBELL_CONTROL5                                                                     0x2840\n#define regCP_MES_DOORBELL_CONTROL5_BASE_IDX                                                            1\n#define regCP_MES_DOORBELL_CONTROL6                                                                     0x2841\n#define regCP_MES_DOORBELL_CONTROL6_BASE_IDX                                                            1\n#define regCP_MES_GP0_LO                                                                                0x2843\n#define regCP_MES_GP0_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP0_HI                                                                                0x2844\n#define regCP_MES_GP0_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP1_LO                                                                                0x2845\n#define regCP_MES_GP1_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP1_HI                                                                                0x2846\n#define regCP_MES_GP1_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP2_LO                                                                                0x2847\n#define regCP_MES_GP2_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP2_HI                                                                                0x2848\n#define regCP_MES_GP2_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP3_LO                                                                                0x2849\n#define regCP_MES_GP3_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP3_HI                                                                                0x284a\n#define regCP_MES_GP3_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP4_LO                                                                                0x284b\n#define regCP_MES_GP4_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP4_HI                                                                                0x284c\n#define regCP_MES_GP4_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP5_LO                                                                                0x284d\n#define regCP_MES_GP5_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP5_HI                                                                                0x284e\n#define regCP_MES_GP5_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP6_LO                                                                                0x284f\n#define regCP_MES_GP6_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP6_HI                                                                                0x2850\n#define regCP_MES_GP6_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP7_LO                                                                                0x2851\n#define regCP_MES_GP7_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP7_HI                                                                                0x2852\n#define regCP_MES_GP7_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP8_LO                                                                                0x2853\n#define regCP_MES_GP8_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP8_HI                                                                                0x2854\n#define regCP_MES_GP8_HI_BASE_IDX                                                                       1\n#define regCP_MES_GP9_LO                                                                                0x2855\n#define regCP_MES_GP9_LO_BASE_IDX                                                                       1\n#define regCP_MES_GP9_HI                                                                                0x2856\n#define regCP_MES_GP9_HI_BASE_IDX                                                                       1\n#define regCP_MES_LOCAL_BASE0_LO                                                                        0x2883\n#define regCP_MES_LOCAL_BASE0_LO_BASE_IDX                                                               1\n#define regCP_MES_LOCAL_BASE0_HI                                                                        0x2884\n#define regCP_MES_LOCAL_BASE0_HI_BASE_IDX                                                               1\n#define regCP_MES_LOCAL_MASK0_LO                                                                        0x2885\n#define regCP_MES_LOCAL_MASK0_LO_BASE_IDX                                                               1\n#define regCP_MES_LOCAL_MASK0_HI                                                                        0x2886\n#define regCP_MES_LOCAL_MASK0_HI_BASE_IDX                                                               1\n#define regCP_MES_LOCAL_APERTURE                                                                        0x2887\n#define regCP_MES_LOCAL_APERTURE_BASE_IDX                                                               1\n#define regCP_MES_LOCAL_INSTR_BASE_LO                                                                   0x2888\n#define regCP_MES_LOCAL_INSTR_BASE_LO_BASE_IDX                                                          1\n#define regCP_MES_LOCAL_INSTR_BASE_HI                                                                   0x2889\n#define regCP_MES_LOCAL_INSTR_BASE_HI_BASE_IDX                                                          1\n#define regCP_MES_LOCAL_INSTR_MASK_LO                                                                   0x288a\n#define regCP_MES_LOCAL_INSTR_MASK_LO_BASE_IDX                                                          1\n#define regCP_MES_LOCAL_INSTR_MASK_HI                                                                   0x288b\n#define regCP_MES_LOCAL_INSTR_MASK_HI_BASE_IDX                                                          1\n#define regCP_MES_LOCAL_INSTR_APERTURE                                                                  0x288c\n#define regCP_MES_LOCAL_INSTR_APERTURE_BASE_IDX                                                         1\n#define regCP_MES_LOCAL_SCRATCH_APERTURE                                                                0x288d\n#define regCP_MES_LOCAL_SCRATCH_APERTURE_BASE_IDX                                                       1\n#define regCP_MES_LOCAL_SCRATCH_BASE_LO                                                                 0x288e\n#define regCP_MES_LOCAL_SCRATCH_BASE_LO_BASE_IDX                                                        1\n#define regCP_MES_LOCAL_SCRATCH_BASE_HI                                                                 0x288f\n#define regCP_MES_LOCAL_SCRATCH_BASE_HI_BASE_IDX                                                        1\n#define regCP_MES_PERFCOUNT_CNTL                                                                        0x2899\n#define regCP_MES_PERFCOUNT_CNTL_BASE_IDX                                                               1\n#define regCP_MES_PENDING_INTERRUPT                                                                     0x289a\n#define regCP_MES_PENDING_INTERRUPT_BASE_IDX                                                            1\n#define regCP_MES_PRGRM_CNTR_START_HI                                                                   0x289d\n#define regCP_MES_PRGRM_CNTR_START_HI_BASE_IDX                                                          1\n#define regCP_MES_INTERRUPT_DATA_16                                                                     0x289f\n#define regCP_MES_INTERRUPT_DATA_16_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_17                                                                     0x28a0\n#define regCP_MES_INTERRUPT_DATA_17_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_18                                                                     0x28a1\n#define regCP_MES_INTERRUPT_DATA_18_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_19                                                                     0x28a2\n#define regCP_MES_INTERRUPT_DATA_19_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_20                                                                     0x28a3\n#define regCP_MES_INTERRUPT_DATA_20_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_21                                                                     0x28a4\n#define regCP_MES_INTERRUPT_DATA_21_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_22                                                                     0x28a5\n#define regCP_MES_INTERRUPT_DATA_22_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_23                                                                     0x28a6\n#define regCP_MES_INTERRUPT_DATA_23_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_24                                                                     0x28a7\n#define regCP_MES_INTERRUPT_DATA_24_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_25                                                                     0x28a8\n#define regCP_MES_INTERRUPT_DATA_25_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_26                                                                     0x28a9\n#define regCP_MES_INTERRUPT_DATA_26_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_27                                                                     0x28aa\n#define regCP_MES_INTERRUPT_DATA_27_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_28                                                                     0x28ab\n#define regCP_MES_INTERRUPT_DATA_28_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_29                                                                     0x28ac\n#define regCP_MES_INTERRUPT_DATA_29_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_30                                                                     0x28ad\n#define regCP_MES_INTERRUPT_DATA_30_BASE_IDX                                                            1\n#define regCP_MES_INTERRUPT_DATA_31                                                                     0x28ae\n#define regCP_MES_INTERRUPT_DATA_31_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE0_BASE                                                                     0x28af\n#define regCP_MES_DC_APERTURE0_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE0_MASK                                                                     0x28b0\n#define regCP_MES_DC_APERTURE0_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE0_CNTL                                                                     0x28b1\n#define regCP_MES_DC_APERTURE0_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE1_BASE                                                                     0x28b2\n#define regCP_MES_DC_APERTURE1_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE1_MASK                                                                     0x28b3\n#define regCP_MES_DC_APERTURE1_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE1_CNTL                                                                     0x28b4\n#define regCP_MES_DC_APERTURE1_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE2_BASE                                                                     0x28b5\n#define regCP_MES_DC_APERTURE2_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE2_MASK                                                                     0x28b6\n#define regCP_MES_DC_APERTURE2_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE2_CNTL                                                                     0x28b7\n#define regCP_MES_DC_APERTURE2_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE3_BASE                                                                     0x28b8\n#define regCP_MES_DC_APERTURE3_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE3_MASK                                                                     0x28b9\n#define regCP_MES_DC_APERTURE3_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE3_CNTL                                                                     0x28ba\n#define regCP_MES_DC_APERTURE3_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE4_BASE                                                                     0x28bb\n#define regCP_MES_DC_APERTURE4_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE4_MASK                                                                     0x28bc\n#define regCP_MES_DC_APERTURE4_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE4_CNTL                                                                     0x28bd\n#define regCP_MES_DC_APERTURE4_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE5_BASE                                                                     0x28be\n#define regCP_MES_DC_APERTURE5_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE5_MASK                                                                     0x28bf\n#define regCP_MES_DC_APERTURE5_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE5_CNTL                                                                     0x28c0\n#define regCP_MES_DC_APERTURE5_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE6_BASE                                                                     0x28c1\n#define regCP_MES_DC_APERTURE6_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE6_MASK                                                                     0x28c2\n#define regCP_MES_DC_APERTURE6_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE6_CNTL                                                                     0x28c3\n#define regCP_MES_DC_APERTURE6_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE7_BASE                                                                     0x28c4\n#define regCP_MES_DC_APERTURE7_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE7_MASK                                                                     0x28c5\n#define regCP_MES_DC_APERTURE7_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE7_CNTL                                                                     0x28c6\n#define regCP_MES_DC_APERTURE7_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE8_BASE                                                                     0x28c7\n#define regCP_MES_DC_APERTURE8_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE8_MASK                                                                     0x28c8\n#define regCP_MES_DC_APERTURE8_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE8_CNTL                                                                     0x28c9\n#define regCP_MES_DC_APERTURE8_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE9_BASE                                                                     0x28ca\n#define regCP_MES_DC_APERTURE9_BASE_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE9_MASK                                                                     0x28cb\n#define regCP_MES_DC_APERTURE9_MASK_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE9_CNTL                                                                     0x28cc\n#define regCP_MES_DC_APERTURE9_CNTL_BASE_IDX                                                            1\n#define regCP_MES_DC_APERTURE10_BASE                                                                    0x28cd\n#define regCP_MES_DC_APERTURE10_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE10_MASK                                                                    0x28ce\n#define regCP_MES_DC_APERTURE10_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE10_CNTL                                                                    0x28cf\n#define regCP_MES_DC_APERTURE10_CNTL_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE11_BASE                                                                    0x28d0\n#define regCP_MES_DC_APERTURE11_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE11_MASK                                                                    0x28d1\n#define regCP_MES_DC_APERTURE11_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE11_CNTL                                                                    0x28d2\n#define regCP_MES_DC_APERTURE11_CNTL_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE12_BASE                                                                    0x28d3\n#define regCP_MES_DC_APERTURE12_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE12_MASK                                                                    0x28d4\n#define regCP_MES_DC_APERTURE12_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE12_CNTL                                                                    0x28d5\n#define regCP_MES_DC_APERTURE12_CNTL_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE13_BASE                                                                    0x28d6\n#define regCP_MES_DC_APERTURE13_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE13_MASK                                                                    0x28d7\n#define regCP_MES_DC_APERTURE13_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE13_CNTL                                                                    0x28d8\n#define regCP_MES_DC_APERTURE13_CNTL_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE14_BASE                                                                    0x28d9\n#define regCP_MES_DC_APERTURE14_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE14_MASK                                                                    0x28da\n#define regCP_MES_DC_APERTURE14_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE14_CNTL                                                                    0x28db\n#define regCP_MES_DC_APERTURE14_CNTL_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE15_BASE                                                                    0x28dc\n#define regCP_MES_DC_APERTURE15_BASE_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE15_MASK                                                                    0x28dd\n#define regCP_MES_DC_APERTURE15_MASK_BASE_IDX                                                           1\n#define regCP_MES_DC_APERTURE15_CNTL                                                                    0x28de\n#define regCP_MES_DC_APERTURE15_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_RS64_PRGRM_CNTR_START                                                                 0x2900\n#define regCP_MEC_RS64_PRGRM_CNTR_START_BASE_IDX                                                        1\n#define regCP_MEC_MTVEC_LO                                                                              0x2901\n#define regCP_MEC_MTVEC_LO_BASE_IDX                                                                     1\n#define regCP_MEC_MTVEC_HI                                                                              0x2902\n#define regCP_MEC_MTVEC_HI_BASE_IDX                                                                     1\n#define regCP_MEC_ISA_CNTL                                                                              0x2903\n#define regCP_MEC_ISA_CNTL_BASE_IDX                                                                     1\n#define regCP_MEC_RS64_CNTL                                                                             0x2904\n#define regCP_MEC_RS64_CNTL_BASE_IDX                                                                    1\n#define regCP_MEC_MIE_LO                                                                                0x2905\n#define regCP_MEC_MIE_LO_BASE_IDX                                                                       1\n#define regCP_MEC_MIE_HI                                                                                0x2906\n#define regCP_MEC_MIE_HI_BASE_IDX                                                                       1\n#define regCP_MEC_RS64_INTERRUPT                                                                        0x2907\n#define regCP_MEC_RS64_INTERRUPT_BASE_IDX                                                               1\n#define regCP_MEC_RS64_INSTR_PNTR                                                                       0x2908\n#define regCP_MEC_RS64_INSTR_PNTR_BASE_IDX                                                              1\n#define regCP_MEC_MIP_LO                                                                                0x2909\n#define regCP_MEC_MIP_LO_BASE_IDX                                                                       1\n#define regCP_MEC_MIP_HI                                                                                0x290a\n#define regCP_MEC_MIP_HI_BASE_IDX                                                                       1\n#define regCP_MEC_DC_BASE_CNTL                                                                          0x290b\n#define regCP_MEC_DC_BASE_CNTL_BASE_IDX                                                                 1\n#define regCP_MEC_DC_OP_CNTL                                                                            0x290c\n#define regCP_MEC_DC_OP_CNTL_BASE_IDX                                                                   1\n#define regCP_MEC_MTIMECMP_LO                                                                           0x290d\n#define regCP_MEC_MTIMECMP_LO_BASE_IDX                                                                  1\n#define regCP_MEC_MTIMECMP_HI                                                                           0x290e\n#define regCP_MEC_MTIMECMP_HI_BASE_IDX                                                                  1\n#define regCP_MEC_GP0_LO                                                                                0x2910\n#define regCP_MEC_GP0_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP0_HI                                                                                0x2911\n#define regCP_MEC_GP0_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP1_LO                                                                                0x2912\n#define regCP_MEC_GP1_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP1_HI                                                                                0x2913\n#define regCP_MEC_GP1_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP2_LO                                                                                0x2914\n#define regCP_MEC_GP2_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP2_HI                                                                                0x2915\n#define regCP_MEC_GP2_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP3_LO                                                                                0x2916\n#define regCP_MEC_GP3_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP3_HI                                                                                0x2917\n#define regCP_MEC_GP3_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP4_LO                                                                                0x2918\n#define regCP_MEC_GP4_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP4_HI                                                                                0x2919\n#define regCP_MEC_GP4_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP5_LO                                                                                0x291a\n#define regCP_MEC_GP5_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP5_HI                                                                                0x291b\n#define regCP_MEC_GP5_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP6_LO                                                                                0x291c\n#define regCP_MEC_GP6_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP6_HI                                                                                0x291d\n#define regCP_MEC_GP6_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP7_LO                                                                                0x291e\n#define regCP_MEC_GP7_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP7_HI                                                                                0x291f\n#define regCP_MEC_GP7_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP8_LO                                                                                0x2920\n#define regCP_MEC_GP8_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP8_HI                                                                                0x2921\n#define regCP_MEC_GP8_HI_BASE_IDX                                                                       1\n#define regCP_MEC_GP9_LO                                                                                0x2922\n#define regCP_MEC_GP9_LO_BASE_IDX                                                                       1\n#define regCP_MEC_GP9_HI                                                                                0x2923\n#define regCP_MEC_GP9_HI_BASE_IDX                                                                       1\n#define regCP_MEC_LOCAL_BASE0_LO                                                                        0x2927\n#define regCP_MEC_LOCAL_BASE0_LO_BASE_IDX                                                               1\n#define regCP_MEC_LOCAL_BASE0_HI                                                                        0x2928\n#define regCP_MEC_LOCAL_BASE0_HI_BASE_IDX                                                               1\n#define regCP_MEC_LOCAL_MASK0_LO                                                                        0x2929\n#define regCP_MEC_LOCAL_MASK0_LO_BASE_IDX                                                               1\n#define regCP_MEC_LOCAL_MASK0_HI                                                                        0x292a\n#define regCP_MEC_LOCAL_MASK0_HI_BASE_IDX                                                               1\n#define regCP_MEC_LOCAL_APERTURE                                                                        0x292b\n#define regCP_MEC_LOCAL_APERTURE_BASE_IDX                                                               1\n#define regCP_MEC_LOCAL_INSTR_BASE_LO                                                                   0x292c\n#define regCP_MEC_LOCAL_INSTR_BASE_LO_BASE_IDX                                                          1\n#define regCP_MEC_LOCAL_INSTR_BASE_HI                                                                   0x292d\n#define regCP_MEC_LOCAL_INSTR_BASE_HI_BASE_IDX                                                          1\n#define regCP_MEC_LOCAL_INSTR_MASK_LO                                                                   0x292e\n#define regCP_MEC_LOCAL_INSTR_MASK_LO_BASE_IDX                                                          1\n#define regCP_MEC_LOCAL_INSTR_MASK_HI                                                                   0x292f\n#define regCP_MEC_LOCAL_INSTR_MASK_HI_BASE_IDX                                                          1\n#define regCP_MEC_LOCAL_INSTR_APERTURE                                                                  0x2930\n#define regCP_MEC_LOCAL_INSTR_APERTURE_BASE_IDX                                                         1\n#define regCP_MEC_LOCAL_SCRATCH_APERTURE                                                                0x2931\n#define regCP_MEC_LOCAL_SCRATCH_APERTURE_BASE_IDX                                                       1\n#define regCP_MEC_LOCAL_SCRATCH_BASE_LO                                                                 0x2932\n#define regCP_MEC_LOCAL_SCRATCH_BASE_LO_BASE_IDX                                                        1\n#define regCP_MEC_LOCAL_SCRATCH_BASE_HI                                                                 0x2933\n#define regCP_MEC_LOCAL_SCRATCH_BASE_HI_BASE_IDX                                                        1\n#define regCP_MEC_RS64_PERFCOUNT_CNTL                                                                   0x2934\n#define regCP_MEC_RS64_PERFCOUNT_CNTL_BASE_IDX                                                          1\n#define regCP_MEC_RS64_PENDING_INTERRUPT                                                                0x2935\n#define regCP_MEC_RS64_PENDING_INTERRUPT_BASE_IDX                                                       1\n#define regCP_MEC_RS64_PRGRM_CNTR_START_HI                                                              0x2938\n#define regCP_MEC_RS64_PRGRM_CNTR_START_HI_BASE_IDX                                                     1\n#define regCP_MEC_RS64_INTERRUPT_DATA_16                                                                0x293a\n#define regCP_MEC_RS64_INTERRUPT_DATA_16_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_17                                                                0x293b\n#define regCP_MEC_RS64_INTERRUPT_DATA_17_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_18                                                                0x293c\n#define regCP_MEC_RS64_INTERRUPT_DATA_18_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_19                                                                0x293d\n#define regCP_MEC_RS64_INTERRUPT_DATA_19_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_20                                                                0x293e\n#define regCP_MEC_RS64_INTERRUPT_DATA_20_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_21                                                                0x293f\n#define regCP_MEC_RS64_INTERRUPT_DATA_21_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_22                                                                0x2940\n#define regCP_MEC_RS64_INTERRUPT_DATA_22_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_23                                                                0x2941\n#define regCP_MEC_RS64_INTERRUPT_DATA_23_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_24                                                                0x2942\n#define regCP_MEC_RS64_INTERRUPT_DATA_24_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_25                                                                0x2943\n#define regCP_MEC_RS64_INTERRUPT_DATA_25_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_26                                                                0x2944\n#define regCP_MEC_RS64_INTERRUPT_DATA_26_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_27                                                                0x2945\n#define regCP_MEC_RS64_INTERRUPT_DATA_27_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_28                                                                0x2946\n#define regCP_MEC_RS64_INTERRUPT_DATA_28_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_29                                                                0x2947\n#define regCP_MEC_RS64_INTERRUPT_DATA_29_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_30                                                                0x2948\n#define regCP_MEC_RS64_INTERRUPT_DATA_30_BASE_IDX                                                       1\n#define regCP_MEC_RS64_INTERRUPT_DATA_31                                                                0x2949\n#define regCP_MEC_RS64_INTERRUPT_DATA_31_BASE_IDX                                                       1\n#define regCP_MEC_DC_APERTURE0_BASE                                                                     0x294a\n#define regCP_MEC_DC_APERTURE0_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE0_MASK                                                                     0x294b\n#define regCP_MEC_DC_APERTURE0_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE0_CNTL                                                                     0x294c\n#define regCP_MEC_DC_APERTURE0_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE1_BASE                                                                     0x294d\n#define regCP_MEC_DC_APERTURE1_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE1_MASK                                                                     0x294e\n#define regCP_MEC_DC_APERTURE1_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE1_CNTL                                                                     0x294f\n#define regCP_MEC_DC_APERTURE1_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE2_BASE                                                                     0x2950\n#define regCP_MEC_DC_APERTURE2_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE2_MASK                                                                     0x2951\n#define regCP_MEC_DC_APERTURE2_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE2_CNTL                                                                     0x2952\n#define regCP_MEC_DC_APERTURE2_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE3_BASE                                                                     0x2953\n#define regCP_MEC_DC_APERTURE3_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE3_MASK                                                                     0x2954\n#define regCP_MEC_DC_APERTURE3_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE3_CNTL                                                                     0x2955\n#define regCP_MEC_DC_APERTURE3_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE4_BASE                                                                     0x2956\n#define regCP_MEC_DC_APERTURE4_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE4_MASK                                                                     0x2957\n#define regCP_MEC_DC_APERTURE4_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE4_CNTL                                                                     0x2958\n#define regCP_MEC_DC_APERTURE4_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE5_BASE                                                                     0x2959\n#define regCP_MEC_DC_APERTURE5_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE5_MASK                                                                     0x295a\n#define regCP_MEC_DC_APERTURE5_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE5_CNTL                                                                     0x295b\n#define regCP_MEC_DC_APERTURE5_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE6_BASE                                                                     0x295c\n#define regCP_MEC_DC_APERTURE6_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE6_MASK                                                                     0x295d\n#define regCP_MEC_DC_APERTURE6_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE6_CNTL                                                                     0x295e\n#define regCP_MEC_DC_APERTURE6_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE7_BASE                                                                     0x295f\n#define regCP_MEC_DC_APERTURE7_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE7_MASK                                                                     0x2960\n#define regCP_MEC_DC_APERTURE7_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE7_CNTL                                                                     0x2961\n#define regCP_MEC_DC_APERTURE7_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE8_BASE                                                                     0x2962\n#define regCP_MEC_DC_APERTURE8_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE8_MASK                                                                     0x2963\n#define regCP_MEC_DC_APERTURE8_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE8_CNTL                                                                     0x2964\n#define regCP_MEC_DC_APERTURE8_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE9_BASE                                                                     0x2965\n#define regCP_MEC_DC_APERTURE9_BASE_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE9_MASK                                                                     0x2966\n#define regCP_MEC_DC_APERTURE9_MASK_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE9_CNTL                                                                     0x2967\n#define regCP_MEC_DC_APERTURE9_CNTL_BASE_IDX                                                            1\n#define regCP_MEC_DC_APERTURE10_BASE                                                                    0x2968\n#define regCP_MEC_DC_APERTURE10_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE10_MASK                                                                    0x2969\n#define regCP_MEC_DC_APERTURE10_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE10_CNTL                                                                    0x296a\n#define regCP_MEC_DC_APERTURE10_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE11_BASE                                                                    0x296b\n#define regCP_MEC_DC_APERTURE11_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE11_MASK                                                                    0x296c\n#define regCP_MEC_DC_APERTURE11_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE11_CNTL                                                                    0x296d\n#define regCP_MEC_DC_APERTURE11_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE12_BASE                                                                    0x296e\n#define regCP_MEC_DC_APERTURE12_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE12_MASK                                                                    0x296f\n#define regCP_MEC_DC_APERTURE12_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE12_CNTL                                                                    0x2970\n#define regCP_MEC_DC_APERTURE12_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE13_BASE                                                                    0x2971\n#define regCP_MEC_DC_APERTURE13_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE13_MASK                                                                    0x2972\n#define regCP_MEC_DC_APERTURE13_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE13_CNTL                                                                    0x2973\n#define regCP_MEC_DC_APERTURE13_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE14_BASE                                                                    0x2974\n#define regCP_MEC_DC_APERTURE14_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE14_MASK                                                                    0x2975\n#define regCP_MEC_DC_APERTURE14_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE14_CNTL                                                                    0x2976\n#define regCP_MEC_DC_APERTURE14_CNTL_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE15_BASE                                                                    0x2977\n#define regCP_MEC_DC_APERTURE15_BASE_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE15_MASK                                                                    0x2978\n#define regCP_MEC_DC_APERTURE15_MASK_BASE_IDX                                                           1\n#define regCP_MEC_DC_APERTURE15_CNTL                                                                    0x2979\n#define regCP_MEC_DC_APERTURE15_CNTL_BASE_IDX                                                           1\n#define regCP_CPC_IC_OP_CNTL                                                                            0x297a\n#define regCP_CPC_IC_OP_CNTL_BASE_IDX                                                                   1\n#define regCP_GFX_CNTL                                                                                  0x2a00\n#define regCP_GFX_CNTL_BASE_IDX                                                                         1\n#define regCP_GFX_RS64_INTERRUPT0                                                                       0x2a01\n#define regCP_GFX_RS64_INTERRUPT0_BASE_IDX                                                              1\n#define regCP_GFX_RS64_INTR_EN0                                                                         0x2a02\n#define regCP_GFX_RS64_INTR_EN0_BASE_IDX                                                                1\n#define regCP_GFX_RS64_INTR_EN1                                                                         0x2a03\n#define regCP_GFX_RS64_INTR_EN1_BASE_IDX                                                                1\n#define regCP_GFX_RS64_DC_BASE_CNTL                                                                     0x2a08\n#define regCP_GFX_RS64_DC_BASE_CNTL_BASE_IDX                                                            1\n#define regCP_GFX_RS64_DC_OP_CNTL                                                                       0x2a09\n#define regCP_GFX_RS64_DC_OP_CNTL_BASE_IDX                                                              1\n#define regCP_GFX_RS64_LOCAL_BASE0_LO                                                                   0x2a0a\n#define regCP_GFX_RS64_LOCAL_BASE0_LO_BASE_IDX                                                          1\n#define regCP_GFX_RS64_LOCAL_BASE0_HI                                                                   0x2a0b\n#define regCP_GFX_RS64_LOCAL_BASE0_HI_BASE_IDX                                                          1\n#define regCP_GFX_RS64_LOCAL_MASK0_LO                                                                   0x2a0c\n#define regCP_GFX_RS64_LOCAL_MASK0_LO_BASE_IDX                                                          1\n#define regCP_GFX_RS64_LOCAL_MASK0_HI                                                                   0x2a0d\n#define regCP_GFX_RS64_LOCAL_MASK0_HI_BASE_IDX                                                          1\n#define regCP_GFX_RS64_LOCAL_APERTURE                                                                   0x2a0e\n#define regCP_GFX_RS64_LOCAL_APERTURE_BASE_IDX                                                          1\n#define regCP_GFX_RS64_LOCAL_INSTR_BASE_LO                                                              0x2a0f\n#define regCP_GFX_RS64_LOCAL_INSTR_BASE_LO_BASE_IDX                                                     1\n#define regCP_GFX_RS64_LOCAL_INSTR_BASE_HI                                                              0x2a10\n#define regCP_GFX_RS64_LOCAL_INSTR_BASE_HI_BASE_IDX                                                     1\n#define regCP_GFX_RS64_LOCAL_INSTR_MASK_LO                                                              0x2a11\n#define regCP_GFX_RS64_LOCAL_INSTR_MASK_LO_BASE_IDX                                                     1\n#define regCP_GFX_RS64_LOCAL_INSTR_MASK_HI                                                              0x2a12\n#define regCP_GFX_RS64_LOCAL_INSTR_MASK_HI_BASE_IDX                                                     1\n#define regCP_GFX_RS64_LOCAL_INSTR_APERTURE                                                             0x2a13\n#define regCP_GFX_RS64_LOCAL_INSTR_APERTURE_BASE_IDX                                                    1\n#define regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE                                                           0x2a14\n#define regCP_GFX_RS64_LOCAL_SCRATCH_APERTURE_BASE_IDX                                                  1\n#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO                                                            0x2a15\n#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_LO_BASE_IDX                                                   1\n#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI                                                            0x2a16\n#define regCP_GFX_RS64_LOCAL_SCRATCH_BASE_HI_BASE_IDX                                                   1\n#define regCP_GFX_RS64_PERFCOUNT_CNTL0                                                                  0x2a1a\n#define regCP_GFX_RS64_PERFCOUNT_CNTL0_BASE_IDX                                                         1\n#define regCP_GFX_RS64_PERFCOUNT_CNTL1                                                                  0x2a1b\n#define regCP_GFX_RS64_PERFCOUNT_CNTL1_BASE_IDX                                                         1\n#define regCP_GFX_RS64_MIP_LO0                                                                          0x2a1c\n#define regCP_GFX_RS64_MIP_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_MIP_LO1                                                                          0x2a1d\n#define regCP_GFX_RS64_MIP_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_MIP_HI0                                                                          0x2a1e\n#define regCP_GFX_RS64_MIP_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_MIP_HI1                                                                          0x2a1f\n#define regCP_GFX_RS64_MIP_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_MTIMECMP_LO0                                                                     0x2a20\n#define regCP_GFX_RS64_MTIMECMP_LO0_BASE_IDX                                                            1\n#define regCP_GFX_RS64_MTIMECMP_LO1                                                                     0x2a21\n#define regCP_GFX_RS64_MTIMECMP_LO1_BASE_IDX                                                            1\n#define regCP_GFX_RS64_MTIMECMP_HI0                                                                     0x2a22\n#define regCP_GFX_RS64_MTIMECMP_HI0_BASE_IDX                                                            1\n#define regCP_GFX_RS64_MTIMECMP_HI1                                                                     0x2a23\n#define regCP_GFX_RS64_MTIMECMP_HI1_BASE_IDX                                                            1\n#define regCP_GFX_RS64_GP0_LO0                                                                          0x2a24\n#define regCP_GFX_RS64_GP0_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP0_LO1                                                                          0x2a25\n#define regCP_GFX_RS64_GP0_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP0_HI0                                                                          0x2a26\n#define regCP_GFX_RS64_GP0_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP0_HI1                                                                          0x2a27\n#define regCP_GFX_RS64_GP0_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP1_LO0                                                                          0x2a28\n#define regCP_GFX_RS64_GP1_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP1_LO1                                                                          0x2a29\n#define regCP_GFX_RS64_GP1_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP1_HI0                                                                          0x2a2a\n#define regCP_GFX_RS64_GP1_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP1_HI1                                                                          0x2a2b\n#define regCP_GFX_RS64_GP1_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP2_LO0                                                                          0x2a2c\n#define regCP_GFX_RS64_GP2_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP2_LO1                                                                          0x2a2d\n#define regCP_GFX_RS64_GP2_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP2_HI0                                                                          0x2a2e\n#define regCP_GFX_RS64_GP2_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP2_HI1                                                                          0x2a2f\n#define regCP_GFX_RS64_GP2_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP3_LO0                                                                          0x2a30\n#define regCP_GFX_RS64_GP3_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP3_LO1                                                                          0x2a31\n#define regCP_GFX_RS64_GP3_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP3_HI0                                                                          0x2a32\n#define regCP_GFX_RS64_GP3_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP3_HI1                                                                          0x2a33\n#define regCP_GFX_RS64_GP3_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP4_LO0                                                                          0x2a34\n#define regCP_GFX_RS64_GP4_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP4_LO1                                                                          0x2a35\n#define regCP_GFX_RS64_GP4_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP4_HI0                                                                          0x2a36\n#define regCP_GFX_RS64_GP4_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP4_HI1                                                                          0x2a37\n#define regCP_GFX_RS64_GP4_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP5_LO0                                                                          0x2a38\n#define regCP_GFX_RS64_GP5_LO0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP5_LO1                                                                          0x2a39\n#define regCP_GFX_RS64_GP5_LO1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP5_HI0                                                                          0x2a3a\n#define regCP_GFX_RS64_GP5_HI0_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP5_HI1                                                                          0x2a3b\n#define regCP_GFX_RS64_GP5_HI1_BASE_IDX                                                                 1\n#define regCP_GFX_RS64_GP6_LO                                                                           0x2a3c\n#define regCP_GFX_RS64_GP6_LO_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP6_HI                                                                           0x2a3d\n#define regCP_GFX_RS64_GP6_HI_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP7_LO                                                                           0x2a3e\n#define regCP_GFX_RS64_GP7_LO_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP7_HI                                                                           0x2a3f\n#define regCP_GFX_RS64_GP7_HI_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP8_LO                                                                           0x2a40\n#define regCP_GFX_RS64_GP8_LO_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP8_HI                                                                           0x2a41\n#define regCP_GFX_RS64_GP8_HI_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP9_LO                                                                           0x2a42\n#define regCP_GFX_RS64_GP9_LO_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_GP9_HI                                                                           0x2a43\n#define regCP_GFX_RS64_GP9_HI_BASE_IDX                                                                  1\n#define regCP_GFX_RS64_INSTR_PNTR0                                                                      0x2a44\n#define regCP_GFX_RS64_INSTR_PNTR0_BASE_IDX                                                             1\n#define regCP_GFX_RS64_INSTR_PNTR1                                                                      0x2a45\n#define regCP_GFX_RS64_INSTR_PNTR1_BASE_IDX                                                             1\n#define regCP_GFX_RS64_PENDING_INTERRUPT0                                                               0x2a46\n#define regCP_GFX_RS64_PENDING_INTERRUPT0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_PENDING_INTERRUPT1                                                               0x2a47\n#define regCP_GFX_RS64_PENDING_INTERRUPT1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE0_BASE0                                                               0x2a49\n#define regCP_GFX_RS64_DC_APERTURE0_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE0_MASK0                                                               0x2a4a\n#define regCP_GFX_RS64_DC_APERTURE0_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE0_CNTL0                                                               0x2a4b\n#define regCP_GFX_RS64_DC_APERTURE0_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_BASE0                                                               0x2a4c\n#define regCP_GFX_RS64_DC_APERTURE1_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_MASK0                                                               0x2a4d\n#define regCP_GFX_RS64_DC_APERTURE1_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_CNTL0                                                               0x2a4e\n#define regCP_GFX_RS64_DC_APERTURE1_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_BASE0                                                               0x2a4f\n#define regCP_GFX_RS64_DC_APERTURE2_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_MASK0                                                               0x2a50\n#define regCP_GFX_RS64_DC_APERTURE2_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_CNTL0                                                               0x2a51\n#define regCP_GFX_RS64_DC_APERTURE2_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_BASE0                                                               0x2a52\n#define regCP_GFX_RS64_DC_APERTURE3_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_MASK0                                                               0x2a53\n#define regCP_GFX_RS64_DC_APERTURE3_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_CNTL0                                                               0x2a54\n#define regCP_GFX_RS64_DC_APERTURE3_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_BASE0                                                               0x2a55\n#define regCP_GFX_RS64_DC_APERTURE4_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_MASK0                                                               0x2a56\n#define regCP_GFX_RS64_DC_APERTURE4_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_CNTL0                                                               0x2a57\n#define regCP_GFX_RS64_DC_APERTURE4_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_BASE0                                                               0x2a58\n#define regCP_GFX_RS64_DC_APERTURE5_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_MASK0                                                               0x2a59\n#define regCP_GFX_RS64_DC_APERTURE5_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_CNTL0                                                               0x2a5a\n#define regCP_GFX_RS64_DC_APERTURE5_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_BASE0                                                               0x2a5b\n#define regCP_GFX_RS64_DC_APERTURE6_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_MASK0                                                               0x2a5c\n#define regCP_GFX_RS64_DC_APERTURE6_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_CNTL0                                                               0x2a5d\n#define regCP_GFX_RS64_DC_APERTURE6_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_BASE0                                                               0x2a5e\n#define regCP_GFX_RS64_DC_APERTURE7_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_MASK0                                                               0x2a5f\n#define regCP_GFX_RS64_DC_APERTURE7_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_CNTL0                                                               0x2a60\n#define regCP_GFX_RS64_DC_APERTURE7_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_BASE0                                                               0x2a61\n#define regCP_GFX_RS64_DC_APERTURE8_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_MASK0                                                               0x2a62\n#define regCP_GFX_RS64_DC_APERTURE8_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_CNTL0                                                               0x2a63\n#define regCP_GFX_RS64_DC_APERTURE8_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_BASE0                                                               0x2a64\n#define regCP_GFX_RS64_DC_APERTURE9_BASE0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_MASK0                                                               0x2a65\n#define regCP_GFX_RS64_DC_APERTURE9_MASK0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_CNTL0                                                               0x2a66\n#define regCP_GFX_RS64_DC_APERTURE9_CNTL0_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE10_BASE0                                                              0x2a67\n#define regCP_GFX_RS64_DC_APERTURE10_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE10_MASK0                                                              0x2a68\n#define regCP_GFX_RS64_DC_APERTURE10_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE10_CNTL0                                                              0x2a69\n#define regCP_GFX_RS64_DC_APERTURE10_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_BASE0                                                              0x2a6a\n#define regCP_GFX_RS64_DC_APERTURE11_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_MASK0                                                              0x2a6b\n#define regCP_GFX_RS64_DC_APERTURE11_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_CNTL0                                                              0x2a6c\n#define regCP_GFX_RS64_DC_APERTURE11_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_BASE0                                                              0x2a6d\n#define regCP_GFX_RS64_DC_APERTURE12_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_MASK0                                                              0x2a6e\n#define regCP_GFX_RS64_DC_APERTURE12_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_CNTL0                                                              0x2a6f\n#define regCP_GFX_RS64_DC_APERTURE12_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_BASE0                                                              0x2a70\n#define regCP_GFX_RS64_DC_APERTURE13_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_MASK0                                                              0x2a71\n#define regCP_GFX_RS64_DC_APERTURE13_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_CNTL0                                                              0x2a72\n#define regCP_GFX_RS64_DC_APERTURE13_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_BASE0                                                              0x2a73\n#define regCP_GFX_RS64_DC_APERTURE14_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_MASK0                                                              0x2a74\n#define regCP_GFX_RS64_DC_APERTURE14_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_CNTL0                                                              0x2a75\n#define regCP_GFX_RS64_DC_APERTURE14_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_BASE0                                                              0x2a76\n#define regCP_GFX_RS64_DC_APERTURE15_BASE0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_MASK0                                                              0x2a77\n#define regCP_GFX_RS64_DC_APERTURE15_MASK0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_CNTL0                                                              0x2a78\n#define regCP_GFX_RS64_DC_APERTURE15_CNTL0_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE0_BASE1                                                               0x2a79\n#define regCP_GFX_RS64_DC_APERTURE0_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE0_MASK1                                                               0x2a7a\n#define regCP_GFX_RS64_DC_APERTURE0_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE0_CNTL1                                                               0x2a7b\n#define regCP_GFX_RS64_DC_APERTURE0_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_BASE1                                                               0x2a7c\n#define regCP_GFX_RS64_DC_APERTURE1_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_MASK1                                                               0x2a7d\n#define regCP_GFX_RS64_DC_APERTURE1_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE1_CNTL1                                                               0x2a7e\n#define regCP_GFX_RS64_DC_APERTURE1_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_BASE1                                                               0x2a7f\n#define regCP_GFX_RS64_DC_APERTURE2_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_MASK1                                                               0x2a80\n#define regCP_GFX_RS64_DC_APERTURE2_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE2_CNTL1                                                               0x2a81\n#define regCP_GFX_RS64_DC_APERTURE2_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_BASE1                                                               0x2a82\n#define regCP_GFX_RS64_DC_APERTURE3_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_MASK1                                                               0x2a83\n#define regCP_GFX_RS64_DC_APERTURE3_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE3_CNTL1                                                               0x2a84\n#define regCP_GFX_RS64_DC_APERTURE3_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_BASE1                                                               0x2a85\n#define regCP_GFX_RS64_DC_APERTURE4_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_MASK1                                                               0x2a86\n#define regCP_GFX_RS64_DC_APERTURE4_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE4_CNTL1                                                               0x2a87\n#define regCP_GFX_RS64_DC_APERTURE4_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_BASE1                                                               0x2a88\n#define regCP_GFX_RS64_DC_APERTURE5_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_MASK1                                                               0x2a89\n#define regCP_GFX_RS64_DC_APERTURE5_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE5_CNTL1                                                               0x2a8a\n#define regCP_GFX_RS64_DC_APERTURE5_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_BASE1                                                               0x2a8b\n#define regCP_GFX_RS64_DC_APERTURE6_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_MASK1                                                               0x2a8c\n#define regCP_GFX_RS64_DC_APERTURE6_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE6_CNTL1                                                               0x2a8d\n#define regCP_GFX_RS64_DC_APERTURE6_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_BASE1                                                               0x2a8e\n#define regCP_GFX_RS64_DC_APERTURE7_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_MASK1                                                               0x2a8f\n#define regCP_GFX_RS64_DC_APERTURE7_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE7_CNTL1                                                               0x2a90\n#define regCP_GFX_RS64_DC_APERTURE7_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_BASE1                                                               0x2a91\n#define regCP_GFX_RS64_DC_APERTURE8_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_MASK1                                                               0x2a92\n#define regCP_GFX_RS64_DC_APERTURE8_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE8_CNTL1                                                               0x2a93\n#define regCP_GFX_RS64_DC_APERTURE8_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_BASE1                                                               0x2a94\n#define regCP_GFX_RS64_DC_APERTURE9_BASE1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_MASK1                                                               0x2a95\n#define regCP_GFX_RS64_DC_APERTURE9_MASK1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE9_CNTL1                                                               0x2a96\n#define regCP_GFX_RS64_DC_APERTURE9_CNTL1_BASE_IDX                                                      1\n#define regCP_GFX_RS64_DC_APERTURE10_BASE1                                                              0x2a97\n#define regCP_GFX_RS64_DC_APERTURE10_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE10_MASK1                                                              0x2a98\n#define regCP_GFX_RS64_DC_APERTURE10_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE10_CNTL1                                                              0x2a99\n#define regCP_GFX_RS64_DC_APERTURE10_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_BASE1                                                              0x2a9a\n#define regCP_GFX_RS64_DC_APERTURE11_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_MASK1                                                              0x2a9b\n#define regCP_GFX_RS64_DC_APERTURE11_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE11_CNTL1                                                              0x2a9c\n#define regCP_GFX_RS64_DC_APERTURE11_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_BASE1                                                              0x2a9d\n#define regCP_GFX_RS64_DC_APERTURE12_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_MASK1                                                              0x2a9e\n#define regCP_GFX_RS64_DC_APERTURE12_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE12_CNTL1                                                              0x2a9f\n#define regCP_GFX_RS64_DC_APERTURE12_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_BASE1                                                              0x2aa0\n#define regCP_GFX_RS64_DC_APERTURE13_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_MASK1                                                              0x2aa1\n#define regCP_GFX_RS64_DC_APERTURE13_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE13_CNTL1                                                              0x2aa2\n#define regCP_GFX_RS64_DC_APERTURE13_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_BASE1                                                              0x2aa3\n#define regCP_GFX_RS64_DC_APERTURE14_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_MASK1                                                              0x2aa4\n#define regCP_GFX_RS64_DC_APERTURE14_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE14_CNTL1                                                              0x2aa5\n#define regCP_GFX_RS64_DC_APERTURE14_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_BASE1                                                              0x2aa6\n#define regCP_GFX_RS64_DC_APERTURE15_BASE1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_MASK1                                                              0x2aa7\n#define regCP_GFX_RS64_DC_APERTURE15_MASK1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_DC_APERTURE15_CNTL1                                                              0x2aa8\n#define regCP_GFX_RS64_DC_APERTURE15_CNTL1_BASE_IDX                                                     1\n#define regCP_GFX_RS64_INTERRUPT1                                                                       0x2aac\n#define regCP_GFX_RS64_INTERRUPT1_BASE_IDX                                                              1\n\n\n\n\n#define regGL1_ARB_CTRL                                                                                 0x2d00\n#define regGL1_ARB_CTRL_BASE_IDX                                                                        1\n#define regGL1_DRAM_BURST_MASK                                                                          0x2d02\n#define regGL1_DRAM_BURST_MASK_BASE_IDX                                                                 1\n#define regGL1_ARB_STATUS                                                                               0x2d03\n#define regGL1_ARB_STATUS_BASE_IDX                                                                      1\n#define regGL1_DRAM_BURST_CTRL                                                                          0x2d04\n#define regGL1_DRAM_BURST_CTRL_BASE_IDX                                                                 1\n#define regGL1I_GL1R_REP_FGCG_OVERRIDE                                                                  0x2d05\n#define regGL1I_GL1R_REP_FGCG_OVERRIDE_BASE_IDX                                                         1\n#define regGL1C_CTRL                                                                                    0x2d40\n#define regGL1C_CTRL_BASE_IDX                                                                           1\n#define regGL1C_STATUS                                                                                  0x2d41\n#define regGL1C_STATUS_BASE_IDX                                                                         1\n#define regGL1C_UTCL0_CNTL2                                                                             0x2d43\n#define regGL1C_UTCL0_CNTL2_BASE_IDX                                                                    1\n#define regGL1C_UTCL0_STATUS                                                                            0x2d44\n#define regGL1C_UTCL0_STATUS_BASE_IDX                                                                   1\n#define regGL1C_UTCL0_RETRY                                                                             0x2d45\n#define regGL1C_UTCL0_RETRY_BASE_IDX                                                                    1\n#define regGL1C_CTRL2                                                                                   0x2d46\n#define regGL1C_CTRL2_BASE_IDX                                                                          1\n\n\n\n\n#define regCH_ARB_CTRL                                                                                  0x2d80\n#define regCH_ARB_CTRL_BASE_IDX                                                                         1\n#define regCH_DRAM_BURST_MASK                                                                           0x2d82\n#define regCH_DRAM_BURST_MASK_BASE_IDX                                                                  1\n#define regCH_ARB_STATUS                                                                                0x2d83\n#define regCH_ARB_STATUS_BASE_IDX                                                                       1\n#define regCH_DRAM_BURST_CTRL                                                                           0x2d84\n#define regCH_DRAM_BURST_CTRL_BASE_IDX                                                                  1\n#define regCHA_CHC_CREDITS                                                                              0x2d88\n#define regCHA_CHC_CREDITS_BASE_IDX                                                                     1\n#define regCHA_CLIENT_FREE_DELAY                                                                        0x2d89\n#define regCHA_CLIENT_FREE_DELAY_BASE_IDX                                                               1\n#define regCHI_CHR_REP_FGCG_OVERRIDE                                                                    0x2d8c\n#define regCHI_CHR_REP_FGCG_OVERRIDE_BASE_IDX                                                           1\n#define regCH_VC5_ENABLE                                                                                0x2d94\n#define regCH_VC5_ENABLE_BASE_IDX                                                                       1\n#define regCHC_CTRL                                                                                     0x2dc0\n#define regCHC_CTRL_BASE_IDX                                                                            1\n#define regCHC_STATUS                                                                                   0x2dc1\n#define regCHC_STATUS_BASE_IDX                                                                          1\n#define regCHCG_CTRL                                                                                    0x2dc2\n#define regCHCG_CTRL_BASE_IDX                                                                           1\n#define regCHCG_STATUS                                                                                  0x2dc3\n#define regCHCG_STATUS_BASE_IDX                                                                         1\n\n\n\n\n#define regGL2C_CTRL                                                                                    0x2e00\n#define regGL2C_CTRL_BASE_IDX                                                                           1\n#define regGL2C_CTRL2                                                                                   0x2e01\n#define regGL2C_CTRL2_BASE_IDX                                                                          1\n#define regGL2C_STATUS                                                                                  0x2e02\n#define regGL2C_STATUS_BASE_IDX                                                                         1\n#define regGL2C_ADDR_MATCH_MASK                                                                         0x2e03\n#define regGL2C_ADDR_MATCH_MASK_BASE_IDX                                                                1\n#define regGL2C_ADDR_MATCH_SIZE                                                                         0x2e04\n#define regGL2C_ADDR_MATCH_SIZE_BASE_IDX                                                                1\n#define regGL2C_WBINVL2                                                                                 0x2e05\n#define regGL2C_WBINVL2_BASE_IDX                                                                        1\n#define regGL2C_SOFT_RESET                                                                              0x2e06\n#define regGL2C_SOFT_RESET_BASE_IDX                                                                     1\n#define regGL2C_CM_CTRL0                                                                                0x2e07\n#define regGL2C_CM_CTRL0_BASE_IDX                                                                       1\n#define regGL2C_CM_CTRL1                                                                                0x2e08\n#define regGL2C_CM_CTRL1_BASE_IDX                                                                       1\n#define regGL2C_CM_STALL                                                                                0x2e09\n#define regGL2C_CM_STALL_BASE_IDX                                                                       1\n#define regGL2C_CM_CTRL2                                                                                0x2e0b\n#define regGL2C_CM_CTRL2_BASE_IDX                                                                       1\n#define regGL2C_CTRL3                                                                                   0x2e0c\n#define regGL2C_CTRL3_BASE_IDX                                                                          1\n#define regGL2C_LB_CTR_CTRL                                                                             0x2e0d\n#define regGL2C_LB_CTR_CTRL_BASE_IDX                                                                    1\n#define regGL2C_LB_DATA0                                                                                0x2e0e\n#define regGL2C_LB_DATA0_BASE_IDX                                                                       1\n#define regGL2C_LB_DATA1                                                                                0x2e0f\n#define regGL2C_LB_DATA1_BASE_IDX                                                                       1\n#define regGL2C_LB_DATA2                                                                                0x2e10\n#define regGL2C_LB_DATA2_BASE_IDX                                                                       1\n#define regGL2C_LB_DATA3                                                                                0x2e11\n#define regGL2C_LB_DATA3_BASE_IDX                                                                       1\n#define regGL2C_LB_CTR_SEL0                                                                             0x2e12\n#define regGL2C_LB_CTR_SEL0_BASE_IDX                                                                    1\n#define regGL2C_LB_CTR_SEL1                                                                             0x2e13\n#define regGL2C_LB_CTR_SEL1_BASE_IDX                                                                    1\n#define regGL2C_CTRL4                                                                                   0x2e17\n#define regGL2C_CTRL4_BASE_IDX                                                                          1\n#define regGL2C_DISCARD_STALL_CTRL                                                                      0x2e18\n#define regGL2C_DISCARD_STALL_CTRL_BASE_IDX                                                             1\n#define regGL2A_ADDR_MATCH_CTRL                                                                         0x2e20\n#define regGL2A_ADDR_MATCH_CTRL_BASE_IDX                                                                1\n#define regGL2A_ADDR_MATCH_MASK                                                                         0x2e21\n#define regGL2A_ADDR_MATCH_MASK_BASE_IDX                                                                1\n#define regGL2A_ADDR_MATCH_SIZE                                                                         0x2e22\n#define regGL2A_ADDR_MATCH_SIZE_BASE_IDX                                                                1\n#define regGL2A_PRIORITY_CTRL                                                                           0x2e23\n#define regGL2A_PRIORITY_CTRL_BASE_IDX                                                                  1\n#define regGL2A_CTRL                                                                                    0x2e24\n#define regGL2A_CTRL_BASE_IDX                                                                           1\n#define regGL2A_RESP_THROTTLE_CTRL                                                                      0x2e2a\n#define regGL2A_RESP_THROTTLE_CTRL_BASE_IDX                                                             1\n\n\n\n\n#define regGL1H_ARB_CTRL                                                                                0x2e40\n#define regGL1H_ARB_CTRL_BASE_IDX                                                                       1\n#define regGL1H_GL1_CREDITS                                                                             0x2e41\n#define regGL1H_GL1_CREDITS_BASE_IDX                                                                    1\n#define regGL1H_BURST_MASK                                                                              0x2e42\n#define regGL1H_BURST_MASK_BASE_IDX                                                                     1\n#define regGL1H_BURST_CTRL                                                                              0x2e43\n#define regGL1H_BURST_CTRL_BASE_IDX                                                                     1\n#define regGL1H_ARB_STATUS                                                                              0x2e44\n#define regGL1H_ARB_STATUS_BASE_IDX                                                                     1\n\n\n\n\n#define regCPG_PERFCOUNTER1_LO                                                                          0x3000\n#define regCPG_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regCPG_PERFCOUNTER1_HI                                                                          0x3001\n#define regCPG_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regCPG_PERFCOUNTER0_LO                                                                          0x3002\n#define regCPG_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regCPG_PERFCOUNTER0_HI                                                                          0x3003\n#define regCPG_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regCPC_PERFCOUNTER1_LO                                                                          0x3004\n#define regCPC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regCPC_PERFCOUNTER1_HI                                                                          0x3005\n#define regCPC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regCPC_PERFCOUNTER0_LO                                                                          0x3006\n#define regCPC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regCPC_PERFCOUNTER0_HI                                                                          0x3007\n#define regCPC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regCPF_PERFCOUNTER1_LO                                                                          0x3008\n#define regCPF_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regCPF_PERFCOUNTER1_HI                                                                          0x3009\n#define regCPF_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regCPF_PERFCOUNTER0_LO                                                                          0x300a\n#define regCPF_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regCPF_PERFCOUNTER0_HI                                                                          0x300b\n#define regCPF_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regCPF_LATENCY_STATS_DATA                                                                       0x300c\n#define regCPF_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define regCPG_LATENCY_STATS_DATA                                                                       0x300d\n#define regCPG_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define regCPC_LATENCY_STATS_DATA                                                                       0x300e\n#define regCPC_LATENCY_STATS_DATA_BASE_IDX                                                              1\n#define regGRBM_PERFCOUNTER0_LO                                                                         0x3040\n#define regGRBM_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGRBM_PERFCOUNTER0_HI                                                                         0x3041\n#define regGRBM_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGRBM_PERFCOUNTER1_LO                                                                         0x3043\n#define regGRBM_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGRBM_PERFCOUNTER1_HI                                                                         0x3044\n#define regGRBM_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGRBM_SE0_PERFCOUNTER_LO                                                                      0x3045\n#define regGRBM_SE0_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define regGRBM_SE0_PERFCOUNTER_HI                                                                      0x3046\n#define regGRBM_SE0_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define regGRBM_SE1_PERFCOUNTER_LO                                                                      0x3047\n#define regGRBM_SE1_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define regGRBM_SE1_PERFCOUNTER_HI                                                                      0x3048\n#define regGRBM_SE1_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define regGRBM_SE2_PERFCOUNTER_LO                                                                      0x3049\n#define regGRBM_SE2_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define regGRBM_SE2_PERFCOUNTER_HI                                                                      0x304a\n#define regGRBM_SE2_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define regGRBM_SE3_PERFCOUNTER_LO                                                                      0x304b\n#define regGRBM_SE3_PERFCOUNTER_LO_BASE_IDX                                                             1\n#define regGRBM_SE3_PERFCOUNTER_HI                                                                      0x304c\n#define regGRBM_SE3_PERFCOUNTER_HI_BASE_IDX                                                             1\n#define regGE1_PERFCOUNTER0_LO                                                                          0x30a4\n#define regGE1_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER0_HI                                                                          0x30a5\n#define regGE1_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER1_LO                                                                          0x30a6\n#define regGE1_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER1_HI                                                                          0x30a7\n#define regGE1_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER2_LO                                                                          0x30a8\n#define regGE1_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER2_HI                                                                          0x30a9\n#define regGE1_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER3_LO                                                                          0x30aa\n#define regGE1_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regGE1_PERFCOUNTER3_HI                                                                          0x30ab\n#define regGE1_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regGE2_DIST_PERFCOUNTER0_LO                                                                     0x30ac\n#define regGE2_DIST_PERFCOUNTER0_LO_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER0_HI                                                                     0x30ad\n#define regGE2_DIST_PERFCOUNTER0_HI_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER1_LO                                                                     0x30ae\n#define regGE2_DIST_PERFCOUNTER1_LO_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER1_HI                                                                     0x30af\n#define regGE2_DIST_PERFCOUNTER1_HI_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER2_LO                                                                     0x30b0\n#define regGE2_DIST_PERFCOUNTER2_LO_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER2_HI                                                                     0x30b1\n#define regGE2_DIST_PERFCOUNTER2_HI_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER3_LO                                                                     0x30b2\n#define regGE2_DIST_PERFCOUNTER3_LO_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER3_HI                                                                     0x30b3\n#define regGE2_DIST_PERFCOUNTER3_HI_BASE_IDX                                                            1\n#define regGE2_SE_PERFCOUNTER0_LO                                                                       0x30b4\n#define regGE2_SE_PERFCOUNTER0_LO_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER0_HI                                                                       0x30b5\n#define regGE2_SE_PERFCOUNTER0_HI_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER1_LO                                                                       0x30b6\n#define regGE2_SE_PERFCOUNTER1_LO_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER1_HI                                                                       0x30b7\n#define regGE2_SE_PERFCOUNTER1_HI_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER2_LO                                                                       0x30b8\n#define regGE2_SE_PERFCOUNTER2_LO_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER2_HI                                                                       0x30b9\n#define regGE2_SE_PERFCOUNTER2_HI_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER3_LO                                                                       0x30ba\n#define regGE2_SE_PERFCOUNTER3_LO_BASE_IDX                                                              1\n#define regGE2_SE_PERFCOUNTER3_HI                                                                       0x30bb\n#define regGE2_SE_PERFCOUNTER3_HI_BASE_IDX                                                              1\n#define regPA_SU_PERFCOUNTER0_LO                                                                        0x3100\n#define regPA_SU_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER0_HI                                                                        0x3101\n#define regPA_SU_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER1_LO                                                                        0x3102\n#define regPA_SU_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER1_HI                                                                        0x3103\n#define regPA_SU_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER2_LO                                                                        0x3104\n#define regPA_SU_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER2_HI                                                                        0x3105\n#define regPA_SU_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER3_LO                                                                        0x3106\n#define regPA_SU_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define regPA_SU_PERFCOUNTER3_HI                                                                        0x3107\n#define regPA_SU_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER0_LO                                                                        0x3140\n#define regPA_SC_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER0_HI                                                                        0x3141\n#define regPA_SC_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER1_LO                                                                        0x3142\n#define regPA_SC_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER1_HI                                                                        0x3143\n#define regPA_SC_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER2_LO                                                                        0x3144\n#define regPA_SC_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER2_HI                                                                        0x3145\n#define regPA_SC_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER3_LO                                                                        0x3146\n#define regPA_SC_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER3_HI                                                                        0x3147\n#define regPA_SC_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER4_LO                                                                        0x3148\n#define regPA_SC_PERFCOUNTER4_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER4_HI                                                                        0x3149\n#define regPA_SC_PERFCOUNTER4_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER5_LO                                                                        0x314a\n#define regPA_SC_PERFCOUNTER5_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER5_HI                                                                        0x314b\n#define regPA_SC_PERFCOUNTER5_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER6_LO                                                                        0x314c\n#define regPA_SC_PERFCOUNTER6_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER6_HI                                                                        0x314d\n#define regPA_SC_PERFCOUNTER6_HI_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER7_LO                                                                        0x314e\n#define regPA_SC_PERFCOUNTER7_LO_BASE_IDX                                                               1\n#define regPA_SC_PERFCOUNTER7_HI                                                                        0x314f\n#define regPA_SC_PERFCOUNTER7_HI_BASE_IDX                                                               1\n#define regSPI_PERFCOUNTER0_HI                                                                          0x3180\n#define regSPI_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER0_LO                                                                          0x3181\n#define regSPI_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER1_HI                                                                          0x3182\n#define regSPI_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER1_LO                                                                          0x3183\n#define regSPI_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER2_HI                                                                          0x3184\n#define regSPI_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER2_LO                                                                          0x3185\n#define regSPI_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER3_HI                                                                          0x3186\n#define regSPI_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER3_LO                                                                          0x3187\n#define regSPI_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER4_HI                                                                          0x3188\n#define regSPI_PERFCOUNTER4_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER4_LO                                                                          0x3189\n#define regSPI_PERFCOUNTER4_LO_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER5_HI                                                                          0x318a\n#define regSPI_PERFCOUNTER5_HI_BASE_IDX                                                                 1\n#define regSPI_PERFCOUNTER5_LO                                                                          0x318b\n#define regSPI_PERFCOUNTER5_LO_BASE_IDX                                                                 1\n#define regPC_PERFCOUNTER0_HI                                                                           0x318c\n#define regPC_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER0_LO                                                                           0x318d\n#define regPC_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER1_HI                                                                           0x318e\n#define regPC_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER1_LO                                                                           0x318f\n#define regPC_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER2_HI                                                                           0x3190\n#define regPC_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER2_LO                                                                           0x3191\n#define regPC_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER3_HI                                                                           0x3192\n#define regPC_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define regPC_PERFCOUNTER3_LO                                                                           0x3193\n#define regPC_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER0_LO                                                                           0x31c0\n#define regSQ_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER1_LO                                                                           0x31c2\n#define regSQ_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER2_LO                                                                           0x31c4\n#define regSQ_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER3_LO                                                                           0x31c6\n#define regSQ_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER4_LO                                                                           0x31c8\n#define regSQ_PERFCOUNTER4_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER5_LO                                                                           0x31ca\n#define regSQ_PERFCOUNTER5_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER6_LO                                                                           0x31cc\n#define regSQ_PERFCOUNTER6_LO_BASE_IDX                                                                  1\n#define regSQ_PERFCOUNTER7_LO                                                                           0x31ce\n#define regSQ_PERFCOUNTER7_LO_BASE_IDX                                                                  1\n#define regSQG_PERFCOUNTER0_LO                                                                          0x31e4\n#define regSQG_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER0_HI                                                                          0x31e5\n#define regSQG_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER1_LO                                                                          0x31e6\n#define regSQG_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER1_HI                                                                          0x31e7\n#define regSQG_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER2_LO                                                                          0x31e8\n#define regSQG_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER2_HI                                                                          0x31e9\n#define regSQG_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER3_LO                                                                          0x31ea\n#define regSQG_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER3_HI                                                                          0x31eb\n#define regSQG_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER4_LO                                                                          0x31ec\n#define regSQG_PERFCOUNTER4_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER4_HI                                                                          0x31ed\n#define regSQG_PERFCOUNTER4_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER5_LO                                                                          0x31ee\n#define regSQG_PERFCOUNTER5_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER5_HI                                                                          0x31ef\n#define regSQG_PERFCOUNTER5_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER6_LO                                                                          0x31f0\n#define regSQG_PERFCOUNTER6_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER6_HI                                                                          0x31f1\n#define regSQG_PERFCOUNTER6_HI_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER7_LO                                                                          0x31f2\n#define regSQG_PERFCOUNTER7_LO_BASE_IDX                                                                 1\n#define regSQG_PERFCOUNTER7_HI                                                                          0x31f3\n#define regSQG_PERFCOUNTER7_HI_BASE_IDX                                                                 1\n#define regSX_PERFCOUNTER0_LO                                                                           0x3240\n#define regSX_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER0_HI                                                                           0x3241\n#define regSX_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER1_LO                                                                           0x3242\n#define regSX_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER1_HI                                                                           0x3243\n#define regSX_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER2_LO                                                                           0x3244\n#define regSX_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER2_HI                                                                           0x3245\n#define regSX_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER3_LO                                                                           0x3246\n#define regSX_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define regSX_PERFCOUNTER3_HI                                                                           0x3247\n#define regSX_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define regGCEA_PERFCOUNTER2_LO                                                                         0x3260\n#define regGCEA_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGCEA_PERFCOUNTER2_HI                                                                         0x3261\n#define regGCEA_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGCEA_PERFCOUNTER_LO                                                                          0x3262\n#define regGCEA_PERFCOUNTER_LO_BASE_IDX                                                                 1\n#define regGCEA_PERFCOUNTER_HI                                                                          0x3263\n#define regGCEA_PERFCOUNTER_HI_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER0_LO                                                                          0x3280\n#define regGDS_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER0_HI                                                                          0x3281\n#define regGDS_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER1_LO                                                                          0x3282\n#define regGDS_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER1_HI                                                                          0x3283\n#define regGDS_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER2_LO                                                                          0x3284\n#define regGDS_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER2_HI                                                                          0x3285\n#define regGDS_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER3_LO                                                                          0x3286\n#define regGDS_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regGDS_PERFCOUNTER3_HI                                                                          0x3287\n#define regGDS_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regTA_PERFCOUNTER0_LO                                                                           0x32c0\n#define regTA_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regTA_PERFCOUNTER0_HI                                                                           0x32c1\n#define regTA_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regTA_PERFCOUNTER1_LO                                                                           0x32c2\n#define regTA_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regTA_PERFCOUNTER1_HI                                                                           0x32c3\n#define regTA_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regTD_PERFCOUNTER0_LO                                                                           0x3300\n#define regTD_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regTD_PERFCOUNTER0_HI                                                                           0x3301\n#define regTD_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regTD_PERFCOUNTER1_LO                                                                           0x3302\n#define regTD_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regTD_PERFCOUNTER1_HI                                                                           0x3303\n#define regTD_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regTCP_PERFCOUNTER0_LO                                                                          0x3340\n#define regTCP_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER0_HI                                                                          0x3341\n#define regTCP_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER1_LO                                                                          0x3342\n#define regTCP_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER1_HI                                                                          0x3343\n#define regTCP_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER2_LO                                                                          0x3344\n#define regTCP_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER2_HI                                                                          0x3345\n#define regTCP_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER3_LO                                                                          0x3346\n#define regTCP_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER3_HI                                                                          0x3347\n#define regTCP_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regTCP_PERFCOUNTER_FILTER                                                                       0x3348\n#define regTCP_PERFCOUNTER_FILTER_BASE_IDX                                                              1\n#define regTCP_PERFCOUNTER_FILTER2                                                                      0x3349\n#define regTCP_PERFCOUNTER_FILTER2_BASE_IDX                                                             1\n#define regTCP_PERFCOUNTER_FILTER_EN                                                                    0x334a\n#define regTCP_PERFCOUNTER_FILTER_EN_BASE_IDX                                                           1\n#define regGL2C_PERFCOUNTER0_LO                                                                         0x3380\n#define regGL2C_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER0_HI                                                                         0x3381\n#define regGL2C_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER1_LO                                                                         0x3382\n#define regGL2C_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER1_HI                                                                         0x3383\n#define regGL2C_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER2_LO                                                                         0x3384\n#define regGL2C_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER2_HI                                                                         0x3385\n#define regGL2C_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER3_LO                                                                         0x3386\n#define regGL2C_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regGL2C_PERFCOUNTER3_HI                                                                         0x3387\n#define regGL2C_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER0_LO                                                                         0x3390\n#define regGL2A_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER0_HI                                                                         0x3391\n#define regGL2A_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER1_LO                                                                         0x3392\n#define regGL2A_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER1_HI                                                                         0x3393\n#define regGL2A_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER2_LO                                                                         0x3394\n#define regGL2A_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER2_HI                                                                         0x3395\n#define regGL2A_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER3_LO                                                                         0x3396\n#define regGL2A_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regGL2A_PERFCOUNTER3_HI                                                                         0x3397\n#define regGL2A_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER0_LO                                                                         0x33a0\n#define regGL1C_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER0_HI                                                                         0x33a1\n#define regGL1C_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER1_LO                                                                         0x33a2\n#define regGL1C_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER1_HI                                                                         0x33a3\n#define regGL1C_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER2_LO                                                                         0x33a4\n#define regGL1C_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER2_HI                                                                         0x33a5\n#define regGL1C_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER3_LO                                                                         0x33a6\n#define regGL1C_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regGL1C_PERFCOUNTER3_HI                                                                         0x33a7\n#define regGL1C_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regCHC_PERFCOUNTER0_LO                                                                          0x33c0\n#define regCHC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER0_HI                                                                          0x33c1\n#define regCHC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER1_LO                                                                          0x33c2\n#define regCHC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER1_HI                                                                          0x33c3\n#define regCHC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER2_LO                                                                          0x33c4\n#define regCHC_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER2_HI                                                                          0x33c5\n#define regCHC_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER3_LO                                                                          0x33c6\n#define regCHC_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regCHC_PERFCOUNTER3_HI                                                                          0x33c7\n#define regCHC_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regCHCG_PERFCOUNTER0_LO                                                                         0x33c8\n#define regCHCG_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER0_HI                                                                         0x33c9\n#define regCHCG_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER1_LO                                                                         0x33ca\n#define regCHCG_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER1_HI                                                                         0x33cb\n#define regCHCG_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER2_LO                                                                         0x33cc\n#define regCHCG_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER2_HI                                                                         0x33cd\n#define regCHCG_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER3_LO                                                                         0x33ce\n#define regCHCG_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regCHCG_PERFCOUNTER3_HI                                                                         0x33cf\n#define regCHCG_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regCB_PERFCOUNTER0_LO                                                                           0x3406\n#define regCB_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER0_HI                                                                           0x3407\n#define regCB_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER1_LO                                                                           0x3408\n#define regCB_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER1_HI                                                                           0x3409\n#define regCB_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER2_LO                                                                           0x340a\n#define regCB_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER2_HI                                                                           0x340b\n#define regCB_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER3_LO                                                                           0x340c\n#define regCB_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define regCB_PERFCOUNTER3_HI                                                                           0x340d\n#define regCB_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER0_LO                                                                           0x3440\n#define regDB_PERFCOUNTER0_LO_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER0_HI                                                                           0x3441\n#define regDB_PERFCOUNTER0_HI_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER1_LO                                                                           0x3442\n#define regDB_PERFCOUNTER1_LO_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER1_HI                                                                           0x3443\n#define regDB_PERFCOUNTER1_HI_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER2_LO                                                                           0x3444\n#define regDB_PERFCOUNTER2_LO_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER2_HI                                                                           0x3445\n#define regDB_PERFCOUNTER2_HI_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER3_LO                                                                           0x3446\n#define regDB_PERFCOUNTER3_LO_BASE_IDX                                                                  1\n#define regDB_PERFCOUNTER3_HI                                                                           0x3447\n#define regDB_PERFCOUNTER3_HI_BASE_IDX                                                                  1\n#define regRLC_PERFCOUNTER0_LO                                                                          0x3480\n#define regRLC_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regRLC_PERFCOUNTER0_HI                                                                          0x3481\n#define regRLC_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regRLC_PERFCOUNTER1_LO                                                                          0x3482\n#define regRLC_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regRLC_PERFCOUNTER1_HI                                                                          0x3483\n#define regRLC_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER0_LO                                                                          0x34c0\n#define regRMI_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER0_HI                                                                          0x34c1\n#define regRMI_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER1_LO                                                                          0x34c2\n#define regRMI_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER1_HI                                                                          0x34c3\n#define regRMI_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER2_LO                                                                          0x34c4\n#define regRMI_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER2_HI                                                                          0x34c5\n#define regRMI_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER3_LO                                                                          0x34c6\n#define regRMI_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regRMI_PERFCOUNTER3_HI                                                                          0x34c7\n#define regRMI_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regGCR_PERFCOUNTER0_LO                                                                          0x3520\n#define regGCR_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regGCR_PERFCOUNTER0_HI                                                                          0x3521\n#define regGCR_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regGCR_PERFCOUNTER1_LO                                                                          0x3522\n#define regGCR_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regGCR_PERFCOUNTER1_HI                                                                          0x3523\n#define regGCR_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regPA_PH_PERFCOUNTER0_LO                                                                        0x3580\n#define regPA_PH_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER0_HI                                                                        0x3581\n#define regPA_PH_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER1_LO                                                                        0x3582\n#define regPA_PH_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER1_HI                                                                        0x3583\n#define regPA_PH_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER2_LO                                                                        0x3584\n#define regPA_PH_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER2_HI                                                                        0x3585\n#define regPA_PH_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER3_LO                                                                        0x3586\n#define regPA_PH_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER3_HI                                                                        0x3587\n#define regPA_PH_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER4_LO                                                                        0x3588\n#define regPA_PH_PERFCOUNTER4_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER4_HI                                                                        0x3589\n#define regPA_PH_PERFCOUNTER4_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER5_LO                                                                        0x358a\n#define regPA_PH_PERFCOUNTER5_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER5_HI                                                                        0x358b\n#define regPA_PH_PERFCOUNTER5_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER6_LO                                                                        0x358c\n#define regPA_PH_PERFCOUNTER6_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER6_HI                                                                        0x358d\n#define regPA_PH_PERFCOUNTER6_HI_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER7_LO                                                                        0x358e\n#define regPA_PH_PERFCOUNTER7_LO_BASE_IDX                                                               1\n#define regPA_PH_PERFCOUNTER7_HI                                                                        0x358f\n#define regPA_PH_PERFCOUNTER7_HI_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER0_LO                                                                        0x35a0\n#define regUTCL1_PERFCOUNTER0_LO_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER0_HI                                                                        0x35a1\n#define regUTCL1_PERFCOUNTER0_HI_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER1_LO                                                                        0x35a2\n#define regUTCL1_PERFCOUNTER1_LO_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER1_HI                                                                        0x35a3\n#define regUTCL1_PERFCOUNTER1_HI_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER2_LO                                                                        0x35a4\n#define regUTCL1_PERFCOUNTER2_LO_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER2_HI                                                                        0x35a5\n#define regUTCL1_PERFCOUNTER2_HI_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER3_LO                                                                        0x35a6\n#define regUTCL1_PERFCOUNTER3_LO_BASE_IDX                                                               1\n#define regUTCL1_PERFCOUNTER3_HI                                                                        0x35a7\n#define regUTCL1_PERFCOUNTER3_HI_BASE_IDX                                                               1\n#define regGL1A_PERFCOUNTER0_LO                                                                         0x35c0\n#define regGL1A_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER0_HI                                                                         0x35c1\n#define regGL1A_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER1_LO                                                                         0x35c2\n#define regGL1A_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER1_HI                                                                         0x35c3\n#define regGL1A_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER2_LO                                                                         0x35c4\n#define regGL1A_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER2_HI                                                                         0x35c5\n#define regGL1A_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER3_LO                                                                         0x35c6\n#define regGL1A_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regGL1A_PERFCOUNTER3_HI                                                                         0x35c7\n#define regGL1A_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER0_LO                                                                         0x35d0\n#define regGL1H_PERFCOUNTER0_LO_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER0_HI                                                                         0x35d1\n#define regGL1H_PERFCOUNTER0_HI_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER1_LO                                                                         0x35d2\n#define regGL1H_PERFCOUNTER1_LO_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER1_HI                                                                         0x35d3\n#define regGL1H_PERFCOUNTER1_HI_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER2_LO                                                                         0x35d4\n#define regGL1H_PERFCOUNTER2_LO_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER2_HI                                                                         0x35d5\n#define regGL1H_PERFCOUNTER2_HI_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER3_LO                                                                         0x35d6\n#define regGL1H_PERFCOUNTER3_LO_BASE_IDX                                                                1\n#define regGL1H_PERFCOUNTER3_HI                                                                         0x35d7\n#define regGL1H_PERFCOUNTER3_HI_BASE_IDX                                                                1\n#define regCHA_PERFCOUNTER0_LO                                                                          0x3600\n#define regCHA_PERFCOUNTER0_LO_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER0_HI                                                                          0x3601\n#define regCHA_PERFCOUNTER0_HI_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER1_LO                                                                          0x3602\n#define regCHA_PERFCOUNTER1_LO_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER1_HI                                                                          0x3603\n#define regCHA_PERFCOUNTER1_HI_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER2_LO                                                                          0x3604\n#define regCHA_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER2_HI                                                                          0x3605\n#define regCHA_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER3_LO                                                                          0x3606\n#define regCHA_PERFCOUNTER3_LO_BASE_IDX                                                                 1\n#define regCHA_PERFCOUNTER3_HI                                                                          0x3607\n#define regCHA_PERFCOUNTER3_HI_BASE_IDX                                                                 1\n#define regGUS_PERFCOUNTER2_LO                                                                          0x3640\n#define regGUS_PERFCOUNTER2_LO_BASE_IDX                                                                 1\n#define regGUS_PERFCOUNTER2_HI                                                                          0x3641\n#define regGUS_PERFCOUNTER2_HI_BASE_IDX                                                                 1\n#define regGUS_PERFCOUNTER_LO                                                                           0x3642\n#define regGUS_PERFCOUNTER_LO_BASE_IDX                                                                  1\n#define regGUS_PERFCOUNTER_HI                                                                           0x3643\n#define regGUS_PERFCOUNTER_HI_BASE_IDX                                                                  1\n\n\n\n\n#define regCPG_PERFCOUNTER1_SELECT                                                                      0x3800\n#define regCPG_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regCPG_PERFCOUNTER0_SELECT1                                                                     0x3801\n#define regCPG_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regCPG_PERFCOUNTER0_SELECT                                                                      0x3802\n#define regCPG_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regCPC_PERFCOUNTER1_SELECT                                                                      0x3803\n#define regCPC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regCPC_PERFCOUNTER0_SELECT1                                                                     0x3804\n#define regCPC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regCPF_PERFCOUNTER1_SELECT                                                                      0x3805\n#define regCPF_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regCPF_PERFCOUNTER0_SELECT1                                                                     0x3806\n#define regCPF_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regCPF_PERFCOUNTER0_SELECT                                                                      0x3807\n#define regCPF_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regCP_PERFMON_CNTL                                                                              0x3808\n#define regCP_PERFMON_CNTL_BASE_IDX                                                                     1\n#define regCPC_PERFCOUNTER0_SELECT                                                                      0x3809\n#define regCPC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regCPF_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380a\n#define regCPF_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1\n#define regCPG_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380b\n#define regCPG_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1\n#define regCPF_LATENCY_STATS_SELECT                                                                     0x380c\n#define regCPF_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define regCPG_LATENCY_STATS_SELECT                                                                     0x380d\n#define regCPG_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define regCPC_LATENCY_STATS_SELECT                                                                     0x380e\n#define regCPC_LATENCY_STATS_SELECT_BASE_IDX                                                            1\n#define regCPC_TC_PERF_COUNTER_WINDOW_SELECT                                                            0x380f\n#define regCPC_TC_PERF_COUNTER_WINDOW_SELECT_BASE_IDX                                                   1\n#define regCP_DRAW_OBJECT                                                                               0x3810\n#define regCP_DRAW_OBJECT_BASE_IDX                                                                      1\n#define regCP_DRAW_OBJECT_COUNTER                                                                       0x3811\n#define regCP_DRAW_OBJECT_COUNTER_BASE_IDX                                                              1\n#define regCP_DRAW_WINDOW_MASK_HI                                                                       0x3812\n#define regCP_DRAW_WINDOW_MASK_HI_BASE_IDX                                                              1\n#define regCP_DRAW_WINDOW_HI                                                                            0x3813\n#define regCP_DRAW_WINDOW_HI_BASE_IDX                                                                   1\n#define regCP_DRAW_WINDOW_LO                                                                            0x3814\n#define regCP_DRAW_WINDOW_LO_BASE_IDX                                                                   1\n#define regCP_DRAW_WINDOW_CNTL                                                                          0x3815\n#define regCP_DRAW_WINDOW_CNTL_BASE_IDX                                                                 1\n#define regGRBM_PERFCOUNTER0_SELECT                                                                     0x3840\n#define regGRBM_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGRBM_PERFCOUNTER1_SELECT                                                                     0x3841\n#define regGRBM_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGRBM_SE0_PERFCOUNTER_SELECT                                                                  0x3842\n#define regGRBM_SE0_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define regGRBM_SE1_PERFCOUNTER_SELECT                                                                  0x3843\n#define regGRBM_SE1_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define regGRBM_SE2_PERFCOUNTER_SELECT                                                                  0x3844\n#define regGRBM_SE2_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define regGRBM_SE3_PERFCOUNTER_SELECT                                                                  0x3845\n#define regGRBM_SE3_PERFCOUNTER_SELECT_BASE_IDX                                                         1\n#define regGRBM_PERFCOUNTER0_SELECT_HI                                                                  0x384d\n#define regGRBM_PERFCOUNTER0_SELECT_HI_BASE_IDX                                                         1\n#define regGRBM_PERFCOUNTER1_SELECT_HI                                                                  0x384e\n#define regGRBM_PERFCOUNTER1_SELECT_HI_BASE_IDX                                                         1\n#define regGE1_PERFCOUNTER0_SELECT                                                                      0x38a4\n#define regGE1_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regGE1_PERFCOUNTER0_SELECT1                                                                     0x38a5\n#define regGE1_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regGE1_PERFCOUNTER1_SELECT                                                                      0x38a6\n#define regGE1_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regGE1_PERFCOUNTER1_SELECT1                                                                     0x38a7\n#define regGE1_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define regGE1_PERFCOUNTER2_SELECT                                                                      0x38a8\n#define regGE1_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regGE1_PERFCOUNTER2_SELECT1                                                                     0x38a9\n#define regGE1_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define regGE1_PERFCOUNTER3_SELECT                                                                      0x38aa\n#define regGE1_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regGE1_PERFCOUNTER3_SELECT1                                                                     0x38ab\n#define regGE1_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define regGE2_DIST_PERFCOUNTER0_SELECT                                                                 0x38ac\n#define regGE2_DIST_PERFCOUNTER0_SELECT_BASE_IDX                                                        1\n#define regGE2_DIST_PERFCOUNTER0_SELECT1                                                                0x38ad\n#define regGE2_DIST_PERFCOUNTER0_SELECT1_BASE_IDX                                                       1\n#define regGE2_DIST_PERFCOUNTER1_SELECT                                                                 0x38ae\n#define regGE2_DIST_PERFCOUNTER1_SELECT_BASE_IDX                                                        1\n#define regGE2_DIST_PERFCOUNTER1_SELECT1                                                                0x38af\n#define regGE2_DIST_PERFCOUNTER1_SELECT1_BASE_IDX                                                       1\n#define regGE2_DIST_PERFCOUNTER2_SELECT                                                                 0x38b0\n#define regGE2_DIST_PERFCOUNTER2_SELECT_BASE_IDX                                                        1\n#define regGE2_DIST_PERFCOUNTER2_SELECT1                                                                0x38b1\n#define regGE2_DIST_PERFCOUNTER2_SELECT1_BASE_IDX                                                       1\n#define regGE2_DIST_PERFCOUNTER3_SELECT                                                                 0x38b2\n#define regGE2_DIST_PERFCOUNTER3_SELECT_BASE_IDX                                                        1\n#define regGE2_DIST_PERFCOUNTER3_SELECT1                                                                0x38b3\n#define regGE2_DIST_PERFCOUNTER3_SELECT1_BASE_IDX                                                       1\n#define regGE2_SE_PERFCOUNTER0_SELECT                                                                   0x38b4\n#define regGE2_SE_PERFCOUNTER0_SELECT_BASE_IDX                                                          1\n#define regGE2_SE_PERFCOUNTER0_SELECT1                                                                  0x38b5\n#define regGE2_SE_PERFCOUNTER0_SELECT1_BASE_IDX                                                         1\n#define regGE2_SE_PERFCOUNTER1_SELECT                                                                   0x38b6\n#define regGE2_SE_PERFCOUNTER1_SELECT_BASE_IDX                                                          1\n#define regGE2_SE_PERFCOUNTER1_SELECT1                                                                  0x38b7\n#define regGE2_SE_PERFCOUNTER1_SELECT1_BASE_IDX                                                         1\n#define regGE2_SE_PERFCOUNTER2_SELECT                                                                   0x38b8\n#define regGE2_SE_PERFCOUNTER2_SELECT_BASE_IDX                                                          1\n#define regGE2_SE_PERFCOUNTER2_SELECT1                                                                  0x38b9\n#define regGE2_SE_PERFCOUNTER2_SELECT1_BASE_IDX                                                         1\n#define regGE2_SE_PERFCOUNTER3_SELECT                                                                   0x38ba\n#define regGE2_SE_PERFCOUNTER3_SELECT_BASE_IDX                                                          1\n#define regGE2_SE_PERFCOUNTER3_SELECT1                                                                  0x38bb\n#define regGE2_SE_PERFCOUNTER3_SELECT1_BASE_IDX                                                         1\n#define regPA_SU_PERFCOUNTER0_SELECT                                                                    0x3900\n#define regPA_SU_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regPA_SU_PERFCOUNTER0_SELECT1                                                                   0x3901\n#define regPA_SU_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define regPA_SU_PERFCOUNTER1_SELECT                                                                    0x3902\n#define regPA_SU_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regPA_SU_PERFCOUNTER1_SELECT1                                                                   0x3903\n#define regPA_SU_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n#define regPA_SU_PERFCOUNTER2_SELECT                                                                    0x3904\n#define regPA_SU_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define regPA_SU_PERFCOUNTER2_SELECT1                                                                   0x3905\n#define regPA_SU_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1\n#define regPA_SU_PERFCOUNTER3_SELECT                                                                    0x3906\n#define regPA_SU_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define regPA_SU_PERFCOUNTER3_SELECT1                                                                   0x3907\n#define regPA_SU_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1\n#define regPA_SC_PERFCOUNTER0_SELECT                                                                    0x3940\n#define regPA_SC_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER0_SELECT1                                                                   0x3941\n#define regPA_SC_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define regPA_SC_PERFCOUNTER1_SELECT                                                                    0x3942\n#define regPA_SC_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER2_SELECT                                                                    0x3943\n#define regPA_SC_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER3_SELECT                                                                    0x3944\n#define regPA_SC_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER4_SELECT                                                                    0x3945\n#define regPA_SC_PERFCOUNTER4_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER5_SELECT                                                                    0x3946\n#define regPA_SC_PERFCOUNTER5_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER6_SELECT                                                                    0x3947\n#define regPA_SC_PERFCOUNTER6_SELECT_BASE_IDX                                                           1\n#define regPA_SC_PERFCOUNTER7_SELECT                                                                    0x3948\n#define regPA_SC_PERFCOUNTER7_SELECT_BASE_IDX                                                           1\n#define regSPI_PERFCOUNTER0_SELECT                                                                      0x3980\n#define regSPI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER1_SELECT                                                                      0x3981\n#define regSPI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER2_SELECT                                                                      0x3982\n#define regSPI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER3_SELECT                                                                      0x3983\n#define regSPI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER0_SELECT1                                                                     0x3984\n#define regSPI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regSPI_PERFCOUNTER1_SELECT1                                                                     0x3985\n#define regSPI_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define regSPI_PERFCOUNTER2_SELECT1                                                                     0x3986\n#define regSPI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define regSPI_PERFCOUNTER3_SELECT1                                                                     0x3987\n#define regSPI_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define regSPI_PERFCOUNTER4_SELECT                                                                      0x3988\n#define regSPI_PERFCOUNTER4_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER5_SELECT                                                                      0x3989\n#define regSPI_PERFCOUNTER5_SELECT_BASE_IDX                                                             1\n#define regSPI_PERFCOUNTER_BINS                                                                         0x398a\n#define regSPI_PERFCOUNTER_BINS_BASE_IDX                                                                1\n#define regPC_PERFCOUNTER0_SELECT                                                                       0x398c\n#define regPC_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regPC_PERFCOUNTER1_SELECT                                                                       0x398d\n#define regPC_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regPC_PERFCOUNTER2_SELECT                                                                       0x398e\n#define regPC_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define regPC_PERFCOUNTER3_SELECT                                                                       0x398f\n#define regPC_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define regPC_PERFCOUNTER0_SELECT1                                                                      0x3990\n#define regPC_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regPC_PERFCOUNTER1_SELECT1                                                                      0x3991\n#define regPC_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1\n#define regPC_PERFCOUNTER2_SELECT1                                                                      0x3992\n#define regPC_PERFCOUNTER2_SELECT1_BASE_IDX                                                             1\n#define regPC_PERFCOUNTER3_SELECT1                                                                      0x3993\n#define regPC_PERFCOUNTER3_SELECT1_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER0_SELECT                                                                       0x39c0\n#define regSQ_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER1_SELECT                                                                       0x39c1\n#define regSQ_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER2_SELECT                                                                       0x39c2\n#define regSQ_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER3_SELECT                                                                       0x39c3\n#define regSQ_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER4_SELECT                                                                       0x39c4\n#define regSQ_PERFCOUNTER4_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER5_SELECT                                                                       0x39c5\n#define regSQ_PERFCOUNTER5_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER6_SELECT                                                                       0x39c6\n#define regSQ_PERFCOUNTER6_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER7_SELECT                                                                       0x39c7\n#define regSQ_PERFCOUNTER7_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER8_SELECT                                                                       0x39c8\n#define regSQ_PERFCOUNTER8_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER9_SELECT                                                                       0x39c9\n#define regSQ_PERFCOUNTER9_SELECT_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER10_SELECT                                                                      0x39ca\n#define regSQ_PERFCOUNTER10_SELECT_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER11_SELECT                                                                      0x39cb\n#define regSQ_PERFCOUNTER11_SELECT_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER12_SELECT                                                                      0x39cc\n#define regSQ_PERFCOUNTER12_SELECT_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER13_SELECT                                                                      0x39cd\n#define regSQ_PERFCOUNTER13_SELECT_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER14_SELECT                                                                      0x39ce\n#define regSQ_PERFCOUNTER14_SELECT_BASE_IDX                                                             1\n#define regSQ_PERFCOUNTER15_SELECT                                                                      0x39cf\n#define regSQ_PERFCOUNTER15_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER0_SELECT                                                                      0x39d0\n#define regSQG_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER1_SELECT                                                                      0x39d1\n#define regSQG_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER2_SELECT                                                                      0x39d2\n#define regSQG_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER3_SELECT                                                                      0x39d3\n#define regSQG_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER4_SELECT                                                                      0x39d4\n#define regSQG_PERFCOUNTER4_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER5_SELECT                                                                      0x39d5\n#define regSQG_PERFCOUNTER5_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER6_SELECT                                                                      0x39d6\n#define regSQG_PERFCOUNTER6_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER7_SELECT                                                                      0x39d7\n#define regSQG_PERFCOUNTER7_SELECT_BASE_IDX                                                             1\n#define regSQG_PERFCOUNTER_CTRL                                                                         0x39d8\n#define regSQG_PERFCOUNTER_CTRL_BASE_IDX                                                                1\n#define regSQG_PERFCOUNTER_CTRL2                                                                        0x39da\n#define regSQG_PERFCOUNTER_CTRL2_BASE_IDX                                                               1\n#define regSQG_PERF_SAMPLE_FINISH                                                                       0x39db\n#define regSQG_PERF_SAMPLE_FINISH_BASE_IDX                                                              1\n#define regSQ_PERFCOUNTER_CTRL                                                                          0x39e0\n#define regSQ_PERFCOUNTER_CTRL_BASE_IDX                                                                 1\n#define regSQ_PERFCOUNTER_CTRL2                                                                         0x39e2\n#define regSQ_PERFCOUNTER_CTRL2_BASE_IDX                                                                1\n#define regSQ_THREAD_TRACE_BUF0_BASE                                                                    0x39e8\n#define regSQ_THREAD_TRACE_BUF0_BASE_BASE_IDX                                                           1\n#define regSQ_THREAD_TRACE_BUF0_SIZE                                                                    0x39e9\n#define regSQ_THREAD_TRACE_BUF0_SIZE_BASE_IDX                                                           1\n#define regSQ_THREAD_TRACE_BUF1_BASE                                                                    0x39ea\n#define regSQ_THREAD_TRACE_BUF1_BASE_BASE_IDX                                                           1\n#define regSQ_THREAD_TRACE_BUF1_SIZE                                                                    0x39eb\n#define regSQ_THREAD_TRACE_BUF1_SIZE_BASE_IDX                                                           1\n#define regSQ_THREAD_TRACE_CTRL                                                                         0x39ec\n#define regSQ_THREAD_TRACE_CTRL_BASE_IDX                                                                1\n#define regSQ_THREAD_TRACE_MASK                                                                         0x39ed\n#define regSQ_THREAD_TRACE_MASK_BASE_IDX                                                                1\n#define regSQ_THREAD_TRACE_TOKEN_MASK                                                                   0x39ee\n#define regSQ_THREAD_TRACE_TOKEN_MASK_BASE_IDX                                                          1\n#define regSQ_THREAD_TRACE_WPTR                                                                         0x39ef\n#define regSQ_THREAD_TRACE_WPTR_BASE_IDX                                                                1\n#define regSQ_THREAD_TRACE_STATUS                                                                       0x39f4\n#define regSQ_THREAD_TRACE_STATUS_BASE_IDX                                                              1\n#define regSQ_THREAD_TRACE_STATUS2                                                                      0x39f5\n#define regSQ_THREAD_TRACE_STATUS2_BASE_IDX                                                             1\n#define regSQ_THREAD_TRACE_GFX_DRAW_CNTR                                                                0x39f6\n#define regSQ_THREAD_TRACE_GFX_DRAW_CNTR_BASE_IDX                                                       1\n#define regSQ_THREAD_TRACE_GFX_MARKER_CNTR                                                              0x39f7\n#define regSQ_THREAD_TRACE_GFX_MARKER_CNTR_BASE_IDX                                                     1\n#define regSQ_THREAD_TRACE_HP3D_DRAW_CNTR                                                               0x39f8\n#define regSQ_THREAD_TRACE_HP3D_DRAW_CNTR_BASE_IDX                                                      1\n#define regSQ_THREAD_TRACE_HP3D_MARKER_CNTR                                                             0x39f9\n#define regSQ_THREAD_TRACE_HP3D_MARKER_CNTR_BASE_IDX                                                    1\n#define regSQ_THREAD_TRACE_DROPPED_CNTR                                                                 0x39fa\n#define regSQ_THREAD_TRACE_DROPPED_CNTR_BASE_IDX                                                        1\n#define regGCEA_PERFCOUNTER2_SELECT                                                                     0x3a00\n#define regGCEA_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGCEA_PERFCOUNTER2_SELECT1                                                                    0x3a01\n#define regGCEA_PERFCOUNTER2_SELECT1_BASE_IDX                                                           1\n#define regGCEA_PERFCOUNTER2_MODE                                                                       0x3a02\n#define regGCEA_PERFCOUNTER2_MODE_BASE_IDX                                                              1\n#define regGCEA_PERFCOUNTER0_CFG                                                                        0x3a03\n#define regGCEA_PERFCOUNTER0_CFG_BASE_IDX                                                               1\n#define regGCEA_PERFCOUNTER1_CFG                                                                        0x3a04\n#define regGCEA_PERFCOUNTER1_CFG_BASE_IDX                                                               1\n#define regGCEA_PERFCOUNTER_RSLT_CNTL                                                                   0x3a05\n#define regGCEA_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                          1\n#define regSX_PERFCOUNTER0_SELECT                                                                       0x3a40\n#define regSX_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regSX_PERFCOUNTER1_SELECT                                                                       0x3a41\n#define regSX_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regSX_PERFCOUNTER2_SELECT                                                                       0x3a42\n#define regSX_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define regSX_PERFCOUNTER3_SELECT                                                                       0x3a43\n#define regSX_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define regSX_PERFCOUNTER0_SELECT1                                                                      0x3a44\n#define regSX_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regSX_PERFCOUNTER1_SELECT1                                                                      0x3a45\n#define regSX_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1\n#define regGDS_PERFCOUNTER0_SELECT                                                                      0x3a80\n#define regGDS_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regGDS_PERFCOUNTER1_SELECT                                                                      0x3a81\n#define regGDS_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regGDS_PERFCOUNTER2_SELECT                                                                      0x3a82\n#define regGDS_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regGDS_PERFCOUNTER3_SELECT                                                                      0x3a83\n#define regGDS_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regGDS_PERFCOUNTER0_SELECT1                                                                     0x3a84\n#define regGDS_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regGDS_PERFCOUNTER1_SELECT1                                                                     0x3a85\n#define regGDS_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define regGDS_PERFCOUNTER2_SELECT1                                                                     0x3a86\n#define regGDS_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define regGDS_PERFCOUNTER3_SELECT1                                                                     0x3a87\n#define regGDS_PERFCOUNTER3_SELECT1_BASE_IDX                                                            1\n#define regTA_PERFCOUNTER0_SELECT                                                                       0x3ac0\n#define regTA_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regTA_PERFCOUNTER0_SELECT1                                                                      0x3ac1\n#define regTA_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regTA_PERFCOUNTER1_SELECT                                                                       0x3ac2\n#define regTA_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regTD_PERFCOUNTER0_SELECT                                                                       0x3b00\n#define regTD_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regTD_PERFCOUNTER0_SELECT1                                                                      0x3b01\n#define regTD_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regTD_PERFCOUNTER1_SELECT                                                                       0x3b02\n#define regTD_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regTCP_PERFCOUNTER0_SELECT                                                                      0x3b40\n#define regTCP_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regTCP_PERFCOUNTER0_SELECT1                                                                     0x3b41\n#define regTCP_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regTCP_PERFCOUNTER1_SELECT                                                                      0x3b42\n#define regTCP_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regTCP_PERFCOUNTER1_SELECT1                                                                     0x3b43\n#define regTCP_PERFCOUNTER1_SELECT1_BASE_IDX                                                            1\n#define regTCP_PERFCOUNTER2_SELECT                                                                      0x3b44\n#define regTCP_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regTCP_PERFCOUNTER3_SELECT                                                                      0x3b45\n#define regTCP_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regGL2C_PERFCOUNTER0_SELECT                                                                     0x3b80\n#define regGL2C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGL2C_PERFCOUNTER0_SELECT1                                                                    0x3b81\n#define regGL2C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regGL2C_PERFCOUNTER1_SELECT                                                                     0x3b82\n#define regGL2C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGL2C_PERFCOUNTER1_SELECT1                                                                    0x3b83\n#define regGL2C_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1\n#define regGL2C_PERFCOUNTER2_SELECT                                                                     0x3b84\n#define regGL2C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGL2C_PERFCOUNTER3_SELECT                                                                     0x3b85\n#define regGL2C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regGL2A_PERFCOUNTER0_SELECT                                                                     0x3b90\n#define regGL2A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGL2A_PERFCOUNTER0_SELECT1                                                                    0x3b91\n#define regGL2A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regGL2A_PERFCOUNTER1_SELECT                                                                     0x3b92\n#define regGL2A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGL2A_PERFCOUNTER1_SELECT1                                                                    0x3b93\n#define regGL2A_PERFCOUNTER1_SELECT1_BASE_IDX                                                           1\n#define regGL2A_PERFCOUNTER2_SELECT                                                                     0x3b94\n#define regGL2A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGL2A_PERFCOUNTER3_SELECT                                                                     0x3b95\n#define regGL2A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regGL1C_PERFCOUNTER0_SELECT                                                                     0x3ba0\n#define regGL1C_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGL1C_PERFCOUNTER0_SELECT1                                                                    0x3ba1\n#define regGL1C_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regGL1C_PERFCOUNTER1_SELECT                                                                     0x3ba2\n#define regGL1C_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGL1C_PERFCOUNTER2_SELECT                                                                     0x3ba3\n#define regGL1C_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGL1C_PERFCOUNTER3_SELECT                                                                     0x3ba4\n#define regGL1C_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regCHC_PERFCOUNTER0_SELECT                                                                      0x3bc0\n#define regCHC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regCHC_PERFCOUNTER0_SELECT1                                                                     0x3bc1\n#define regCHC_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regCHC_PERFCOUNTER1_SELECT                                                                      0x3bc2\n#define regCHC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regCHC_PERFCOUNTER2_SELECT                                                                      0x3bc3\n#define regCHC_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regCHC_PERFCOUNTER3_SELECT                                                                      0x3bc4\n#define regCHC_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regCHCG_PERFCOUNTER0_SELECT                                                                     0x3bc6\n#define regCHCG_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regCHCG_PERFCOUNTER0_SELECT1                                                                    0x3bc7\n#define regCHCG_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regCHCG_PERFCOUNTER1_SELECT                                                                     0x3bc8\n#define regCHCG_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regCHCG_PERFCOUNTER2_SELECT                                                                     0x3bc9\n#define regCHCG_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regCHCG_PERFCOUNTER3_SELECT                                                                     0x3bca\n#define regCHCG_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regCB_PERFCOUNTER_FILTER                                                                        0x3c00\n#define regCB_PERFCOUNTER_FILTER_BASE_IDX                                                               1\n#define regCB_PERFCOUNTER0_SELECT                                                                       0x3c01\n#define regCB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regCB_PERFCOUNTER0_SELECT1                                                                      0x3c02\n#define regCB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regCB_PERFCOUNTER1_SELECT                                                                       0x3c03\n#define regCB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regCB_PERFCOUNTER2_SELECT                                                                       0x3c04\n#define regCB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define regCB_PERFCOUNTER3_SELECT                                                                       0x3c05\n#define regCB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define regDB_PERFCOUNTER0_SELECT                                                                       0x3c40\n#define regDB_PERFCOUNTER0_SELECT_BASE_IDX                                                              1\n#define regDB_PERFCOUNTER0_SELECT1                                                                      0x3c41\n#define regDB_PERFCOUNTER0_SELECT1_BASE_IDX                                                             1\n#define regDB_PERFCOUNTER1_SELECT                                                                       0x3c42\n#define regDB_PERFCOUNTER1_SELECT_BASE_IDX                                                              1\n#define regDB_PERFCOUNTER1_SELECT1                                                                      0x3c43\n#define regDB_PERFCOUNTER1_SELECT1_BASE_IDX                                                             1\n#define regDB_PERFCOUNTER2_SELECT                                                                       0x3c44\n#define regDB_PERFCOUNTER2_SELECT_BASE_IDX                                                              1\n#define regDB_PERFCOUNTER3_SELECT                                                                       0x3c46\n#define regDB_PERFCOUNTER3_SELECT_BASE_IDX                                                              1\n#define regRLC_SPM_PERFMON_CNTL                                                                         0x3c80\n#define regRLC_SPM_PERFMON_CNTL_BASE_IDX                                                                1\n#define regRLC_SPM_PERFMON_RING_BASE_LO                                                                 0x3c81\n#define regRLC_SPM_PERFMON_RING_BASE_LO_BASE_IDX                                                        1\n#define regRLC_SPM_PERFMON_RING_BASE_HI                                                                 0x3c82\n#define regRLC_SPM_PERFMON_RING_BASE_HI_BASE_IDX                                                        1\n#define regRLC_SPM_PERFMON_RING_SIZE                                                                    0x3c83\n#define regRLC_SPM_PERFMON_RING_SIZE_BASE_IDX                                                           1\n#define regRLC_SPM_RING_WRPTR                                                                           0x3c84\n#define regRLC_SPM_RING_WRPTR_BASE_IDX                                                                  1\n#define regRLC_SPM_RING_RDPTR                                                                           0x3c85\n#define regRLC_SPM_RING_RDPTR_BASE_IDX                                                                  1\n#define regRLC_SPM_SEGMENT_THRESHOLD                                                                    0x3c86\n#define regRLC_SPM_SEGMENT_THRESHOLD_BASE_IDX                                                           1\n#define regRLC_SPM_PERFMON_SEGMENT_SIZE                                                                 0x3c87\n#define regRLC_SPM_PERFMON_SEGMENT_SIZE_BASE_IDX                                                        1\n#define regRLC_SPM_GLOBAL_MUXSEL_ADDR                                                                   0x3c88\n#define regRLC_SPM_GLOBAL_MUXSEL_ADDR_BASE_IDX                                                          1\n#define regRLC_SPM_GLOBAL_MUXSEL_DATA                                                                   0x3c89\n#define regRLC_SPM_GLOBAL_MUXSEL_DATA_BASE_IDX                                                          1\n#define regRLC_SPM_SE_MUXSEL_ADDR                                                                       0x3c8a\n#define regRLC_SPM_SE_MUXSEL_ADDR_BASE_IDX                                                              1\n#define regRLC_SPM_SE_MUXSEL_DATA                                                                       0x3c8b\n#define regRLC_SPM_SE_MUXSEL_DATA_BASE_IDX                                                              1\n#define regRLC_SPM_ACCUM_DATARAM_ADDR                                                                   0x3c92\n#define regRLC_SPM_ACCUM_DATARAM_ADDR_BASE_IDX                                                          1\n#define regRLC_SPM_ACCUM_DATARAM_DATA                                                                   0x3c93\n#define regRLC_SPM_ACCUM_DATARAM_DATA_BASE_IDX                                                          1\n#define regRLC_SPM_ACCUM_SWA_DATARAM_ADDR                                                               0x3c94\n#define regRLC_SPM_ACCUM_SWA_DATARAM_ADDR_BASE_IDX                                                      1\n#define regRLC_SPM_ACCUM_SWA_DATARAM_DATA                                                               0x3c95\n#define regRLC_SPM_ACCUM_SWA_DATARAM_DATA_BASE_IDX                                                      1\n#define regRLC_SPM_ACCUM_CTRLRAM_ADDR                                                                   0x3c96\n#define regRLC_SPM_ACCUM_CTRLRAM_ADDR_BASE_IDX                                                          1\n#define regRLC_SPM_ACCUM_CTRLRAM_DATA                                                                   0x3c97\n#define regRLC_SPM_ACCUM_CTRLRAM_DATA_BASE_IDX                                                          1\n#define regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET                                                            0x3c98\n#define regRLC_SPM_ACCUM_CTRLRAM_ADDR_OFFSET_BASE_IDX                                                   1\n#define regRLC_SPM_ACCUM_STATUS                                                                         0x3c99\n#define regRLC_SPM_ACCUM_STATUS_BASE_IDX                                                                1\n#define regRLC_SPM_ACCUM_CTRL                                                                           0x3c9a\n#define regRLC_SPM_ACCUM_CTRL_BASE_IDX                                                                  1\n#define regRLC_SPM_ACCUM_MODE                                                                           0x3c9b\n#define regRLC_SPM_ACCUM_MODE_BASE_IDX                                                                  1\n#define regRLC_SPM_ACCUM_THRESHOLD                                                                      0x3c9c\n#define regRLC_SPM_ACCUM_THRESHOLD_BASE_IDX                                                             1\n#define regRLC_SPM_ACCUM_SAMPLES_REQUESTED                                                              0x3c9d\n#define regRLC_SPM_ACCUM_SAMPLES_REQUESTED_BASE_IDX                                                     1\n#define regRLC_SPM_ACCUM_DATARAM_WRCOUNT                                                                0x3c9e\n#define regRLC_SPM_ACCUM_DATARAM_WRCOUNT_BASE_IDX                                                       1\n#define regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS                                                     0x3c9f\n#define regRLC_SPM_ACCUM_DATARAM_32BITCNTRS_REGIONS_BASE_IDX                                            1\n#define regRLC_SPM_PAUSE                                                                                0x3ca2\n#define regRLC_SPM_PAUSE_BASE_IDX                                                                       1\n#define regRLC_SPM_STATUS                                                                               0x3ca3\n#define regRLC_SPM_STATUS_BASE_IDX                                                                      1\n#define regRLC_SPM_GFXCLOCK_LOWCOUNT                                                                    0x3ca4\n#define regRLC_SPM_GFXCLOCK_LOWCOUNT_BASE_IDX                                                           1\n#define regRLC_SPM_GFXCLOCK_HIGHCOUNT                                                                   0x3ca5\n#define regRLC_SPM_GFXCLOCK_HIGHCOUNT_BASE_IDX                                                          1\n#define regRLC_SPM_MODE                                                                                 0x3cad\n#define regRLC_SPM_MODE_BASE_IDX                                                                        1\n#define regRLC_SPM_RSPM_REQ_DATA_LO                                                                     0x3cae\n#define regRLC_SPM_RSPM_REQ_DATA_LO_BASE_IDX                                                            1\n#define regRLC_SPM_RSPM_REQ_DATA_HI                                                                     0x3caf\n#define regRLC_SPM_RSPM_REQ_DATA_HI_BASE_IDX                                                            1\n#define regRLC_SPM_RSPM_REQ_OP                                                                          0x3cb0\n#define regRLC_SPM_RSPM_REQ_OP_BASE_IDX                                                                 1\n#define regRLC_SPM_RSPM_RET_DATA                                                                        0x3cb1\n#define regRLC_SPM_RSPM_RET_DATA_BASE_IDX                                                               1\n#define regRLC_SPM_RSPM_RET_OP                                                                          0x3cb2\n#define regRLC_SPM_RSPM_RET_OP_BASE_IDX                                                                 1\n#define regRLC_SPM_SE_RSPM_REQ_DATA_LO                                                                  0x3cb3\n#define regRLC_SPM_SE_RSPM_REQ_DATA_LO_BASE_IDX                                                         1\n#define regRLC_SPM_SE_RSPM_REQ_DATA_HI                                                                  0x3cb4\n#define regRLC_SPM_SE_RSPM_REQ_DATA_HI_BASE_IDX                                                         1\n#define regRLC_SPM_SE_RSPM_REQ_OP                                                                       0x3cb5\n#define regRLC_SPM_SE_RSPM_REQ_OP_BASE_IDX                                                              1\n#define regRLC_SPM_SE_RSPM_RET_DATA                                                                     0x3cb6\n#define regRLC_SPM_SE_RSPM_RET_DATA_BASE_IDX                                                            1\n#define regRLC_SPM_SE_RSPM_RET_OP                                                                       0x3cb7\n#define regRLC_SPM_SE_RSPM_RET_OP_BASE_IDX                                                              1\n#define regRLC_SPM_RSPM_CMD                                                                             0x3cb8\n#define regRLC_SPM_RSPM_CMD_BASE_IDX                                                                    1\n#define regRLC_SPM_RSPM_CMD_ACK                                                                         0x3cb9\n#define regRLC_SPM_RSPM_CMD_ACK_BASE_IDX                                                                1\n#define regRLC_SPM_SPARE                                                                                0x3cbf\n#define regRLC_SPM_SPARE_BASE_IDX                                                                       1\n#define regRLC_PERFMON_CNTL                                                                             0x3cc0\n#define regRLC_PERFMON_CNTL_BASE_IDX                                                                    1\n#define regRLC_PERFCOUNTER0_SELECT                                                                      0x3cc1\n#define regRLC_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regRLC_PERFCOUNTER1_SELECT                                                                      0x3cc2\n#define regRLC_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regRLC_GPU_IOV_PERF_CNT_CNTL                                                                    0x3cc3\n#define regRLC_GPU_IOV_PERF_CNT_CNTL_BASE_IDX                                                           1\n#define regRLC_GPU_IOV_PERF_CNT_WR_ADDR                                                                 0x3cc4\n#define regRLC_GPU_IOV_PERF_CNT_WR_ADDR_BASE_IDX                                                        1\n#define regRLC_GPU_IOV_PERF_CNT_WR_DATA                                                                 0x3cc5\n#define regRLC_GPU_IOV_PERF_CNT_WR_DATA_BASE_IDX                                                        1\n#define regRLC_GPU_IOV_PERF_CNT_RD_ADDR                                                                 0x3cc6\n#define regRLC_GPU_IOV_PERF_CNT_RD_ADDR_BASE_IDX                                                        1\n#define regRLC_GPU_IOV_PERF_CNT_RD_DATA                                                                 0x3cc7\n#define regRLC_GPU_IOV_PERF_CNT_RD_DATA_BASE_IDX                                                        1\n#define regRMI_PERFCOUNTER0_SELECT                                                                      0x3d00\n#define regRMI_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regRMI_PERFCOUNTER0_SELECT1                                                                     0x3d01\n#define regRMI_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regRMI_PERFCOUNTER1_SELECT                                                                      0x3d02\n#define regRMI_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regRMI_PERFCOUNTER2_SELECT                                                                      0x3d03\n#define regRMI_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regRMI_PERFCOUNTER2_SELECT1                                                                     0x3d04\n#define regRMI_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define regRMI_PERFCOUNTER3_SELECT                                                                      0x3d05\n#define regRMI_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regRMI_PERF_COUNTER_CNTL                                                                        0x3d06\n#define regRMI_PERF_COUNTER_CNTL_BASE_IDX                                                               1\n#define regGCR_PERFCOUNTER0_SELECT                                                                      0x3d60\n#define regGCR_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regGCR_PERFCOUNTER0_SELECT1                                                                     0x3d61\n#define regGCR_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regGCR_PERFCOUNTER1_SELECT                                                                      0x3d62\n#define regGCR_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regPA_PH_PERFCOUNTER0_SELECT                                                                    0x3d80\n#define regPA_PH_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER0_SELECT1                                                                   0x3d81\n#define regPA_PH_PERFCOUNTER0_SELECT1_BASE_IDX                                                          1\n#define regPA_PH_PERFCOUNTER1_SELECT                                                                    0x3d82\n#define regPA_PH_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER2_SELECT                                                                    0x3d83\n#define regPA_PH_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER3_SELECT                                                                    0x3d84\n#define regPA_PH_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER4_SELECT                                                                    0x3d85\n#define regPA_PH_PERFCOUNTER4_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER5_SELECT                                                                    0x3d86\n#define regPA_PH_PERFCOUNTER5_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER6_SELECT                                                                    0x3d87\n#define regPA_PH_PERFCOUNTER6_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER7_SELECT                                                                    0x3d88\n#define regPA_PH_PERFCOUNTER7_SELECT_BASE_IDX                                                           1\n#define regPA_PH_PERFCOUNTER1_SELECT1                                                                   0x3d90\n#define regPA_PH_PERFCOUNTER1_SELECT1_BASE_IDX                                                          1\n#define regPA_PH_PERFCOUNTER2_SELECT1                                                                   0x3d91\n#define regPA_PH_PERFCOUNTER2_SELECT1_BASE_IDX                                                          1\n#define regPA_PH_PERFCOUNTER3_SELECT1                                                                   0x3d92\n#define regPA_PH_PERFCOUNTER3_SELECT1_BASE_IDX                                                          1\n#define regUTCL1_PERFCOUNTER0_SELECT                                                                    0x3da0\n#define regUTCL1_PERFCOUNTER0_SELECT_BASE_IDX                                                           1\n#define regUTCL1_PERFCOUNTER1_SELECT                                                                    0x3da1\n#define regUTCL1_PERFCOUNTER1_SELECT_BASE_IDX                                                           1\n#define regUTCL1_PERFCOUNTER2_SELECT                                                                    0x3da2\n#define regUTCL1_PERFCOUNTER2_SELECT_BASE_IDX                                                           1\n#define regUTCL1_PERFCOUNTER3_SELECT                                                                    0x3da3\n#define regUTCL1_PERFCOUNTER3_SELECT_BASE_IDX                                                           1\n#define regGL1A_PERFCOUNTER0_SELECT                                                                     0x3dc0\n#define regGL1A_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGL1A_PERFCOUNTER0_SELECT1                                                                    0x3dc1\n#define regGL1A_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regGL1A_PERFCOUNTER1_SELECT                                                                     0x3dc2\n#define regGL1A_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGL1A_PERFCOUNTER2_SELECT                                                                     0x3dc3\n#define regGL1A_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGL1A_PERFCOUNTER3_SELECT                                                                     0x3dc4\n#define regGL1A_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regGL1H_PERFCOUNTER0_SELECT                                                                     0x3dd0\n#define regGL1H_PERFCOUNTER0_SELECT_BASE_IDX                                                            1\n#define regGL1H_PERFCOUNTER0_SELECT1                                                                    0x3dd1\n#define regGL1H_PERFCOUNTER0_SELECT1_BASE_IDX                                                           1\n#define regGL1H_PERFCOUNTER1_SELECT                                                                     0x3dd2\n#define regGL1H_PERFCOUNTER1_SELECT_BASE_IDX                                                            1\n#define regGL1H_PERFCOUNTER2_SELECT                                                                     0x3dd3\n#define regGL1H_PERFCOUNTER2_SELECT_BASE_IDX                                                            1\n#define regGL1H_PERFCOUNTER3_SELECT                                                                     0x3dd4\n#define regGL1H_PERFCOUNTER3_SELECT_BASE_IDX                                                            1\n#define regCHA_PERFCOUNTER0_SELECT                                                                      0x3de0\n#define regCHA_PERFCOUNTER0_SELECT_BASE_IDX                                                             1\n#define regCHA_PERFCOUNTER0_SELECT1                                                                     0x3de1\n#define regCHA_PERFCOUNTER0_SELECT1_BASE_IDX                                                            1\n#define regCHA_PERFCOUNTER1_SELECT                                                                      0x3de2\n#define regCHA_PERFCOUNTER1_SELECT_BASE_IDX                                                             1\n#define regCHA_PERFCOUNTER2_SELECT                                                                      0x3de3\n#define regCHA_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regCHA_PERFCOUNTER3_SELECT                                                                      0x3de4\n#define regCHA_PERFCOUNTER3_SELECT_BASE_IDX                                                             1\n#define regGUS_PERFCOUNTER2_SELECT                                                                      0x3e00\n#define regGUS_PERFCOUNTER2_SELECT_BASE_IDX                                                             1\n#define regGUS_PERFCOUNTER2_SELECT1                                                                     0x3e01\n#define regGUS_PERFCOUNTER2_SELECT1_BASE_IDX                                                            1\n#define regGUS_PERFCOUNTER2_MODE                                                                        0x3e02\n#define regGUS_PERFCOUNTER2_MODE_BASE_IDX                                                               1\n#define regGUS_PERFCOUNTER0_CFG                                                                         0x3e03\n#define regGUS_PERFCOUNTER0_CFG_BASE_IDX                                                                1\n#define regGUS_PERFCOUNTER1_CFG                                                                         0x3e04\n#define regGUS_PERFCOUNTER1_CFG_BASE_IDX                                                                1\n#define regGUS_PERFCOUNTER_RSLT_CNTL                                                                    0x3e05\n#define regGUS_PERFCOUNTER_RSLT_CNTL_BASE_IDX                                                           1\n\n\n\n\n#define regGDFLL_EDC_HYSTERESIS_CNTL                                                                    0x4828\n#define regGDFLL_EDC_HYSTERESIS_CNTL_BASE_IDX                                                           1\n#define regGDFLL_EDC_HYSTERESIS_STAT                                                                    0x4829\n#define regGDFLL_EDC_HYSTERESIS_STAT_BASE_IDX                                                           1\n\n\n\n\n#define regGDFLL_SE_EDC_HYSTERESIS_CNTL                                                                 0x48e8\n#define regGDFLL_SE_EDC_HYSTERESIS_CNTL_BASE_IDX                                                        1\n#define regGDFLL_SE_EDC_HYSTERESIS_STAT                                                                 0x48e9\n#define regGDFLL_SE_EDC_HYSTERESIS_STAT_BASE_IDX                                                        1\n\n\n\n\n#define regGRTAVFS_RTAVFS_REG_ADDR                                                                      0x4b00\n#define regGRTAVFS_RTAVFS_REG_ADDR_BASE_IDX                                                             1\n#define regGRTAVFS_RTAVFS_WR_DATA                                                                       0x4b01\n#define regGRTAVFS_RTAVFS_WR_DATA_BASE_IDX                                                              1\n#define regGRTAVFS_GENERAL_0                                                                            0x4b02\n#define regGRTAVFS_GENERAL_0_BASE_IDX                                                                   1\n#define regGRTAVFS_RTAVFS_RD_DATA                                                                       0x4b03\n#define regGRTAVFS_RTAVFS_RD_DATA_BASE_IDX                                                              1\n#define regGRTAVFS_RTAVFS_REG_CTRL                                                                      0x4b04\n#define regGRTAVFS_RTAVFS_REG_CTRL_BASE_IDX                                                             1\n#define regGRTAVFS_RTAVFS_REG_STATUS                                                                    0x4b05\n#define regGRTAVFS_RTAVFS_REG_STATUS_BASE_IDX                                                           1\n#define regGRTAVFS_TARG_FREQ                                                                            0x4b06\n#define regGRTAVFS_TARG_FREQ_BASE_IDX                                                                   1\n#define regGRTAVFS_TARG_VOLT                                                                            0x4b07\n#define regGRTAVFS_TARG_VOLT_BASE_IDX                                                                   1\n#define regGRTAVFS_SOFT_RESET                                                                           0x4b0c\n#define regGRTAVFS_SOFT_RESET_BASE_IDX                                                                  1\n#define regGRTAVFS_PSM_CNTL                                                                             0x4b0d\n#define regGRTAVFS_PSM_CNTL_BASE_IDX                                                                    1\n#define regGRTAVFS_CLK_CNTL                                                                             0x4b0e\n#define regGRTAVFS_CLK_CNTL_BASE_IDX                                                                    1\n\n\n\n\n#define regGRTAVFS_SE_RTAVFS_REG_ADDR                                                                   0x4b40\n#define regGRTAVFS_SE_RTAVFS_REG_ADDR_BASE_IDX                                                          1\n#define regGRTAVFS_SE_RTAVFS_WR_DATA                                                                    0x4b41\n#define regGRTAVFS_SE_RTAVFS_WR_DATA_BASE_IDX                                                           1\n#define regGRTAVFS_SE_GENERAL_0                                                                         0x4b42\n#define regGRTAVFS_SE_GENERAL_0_BASE_IDX                                                                1\n#define regGRTAVFS_SE_RTAVFS_RD_DATA                                                                    0x4b43\n#define regGRTAVFS_SE_RTAVFS_RD_DATA_BASE_IDX                                                           1\n#define regGRTAVFS_SE_RTAVFS_REG_CTRL                                                                   0x4b44\n#define regGRTAVFS_SE_RTAVFS_REG_CTRL_BASE_IDX                                                          1\n#define regGRTAVFS_SE_RTAVFS_REG_STATUS                                                                 0x4b45\n#define regGRTAVFS_SE_RTAVFS_REG_STATUS_BASE_IDX                                                        1\n#define regGRTAVFS_SE_TARG_FREQ                                                                         0x4b46\n#define regGRTAVFS_SE_TARG_FREQ_BASE_IDX                                                                1\n#define regGRTAVFS_SE_TARG_VOLT                                                                         0x4b47\n#define regGRTAVFS_SE_TARG_VOLT_BASE_IDX                                                                1\n#define regGRTAVFS_SE_SOFT_RESET                                                                        0x4b4c\n#define regGRTAVFS_SE_SOFT_RESET_BASE_IDX                                                               1\n#define regGRTAVFS_SE_PSM_CNTL                                                                          0x4b4d\n#define regGRTAVFS_SE_PSM_CNTL_BASE_IDX                                                                 1\n#define regGRTAVFS_SE_CLK_CNTL                                                                          0x4b4e\n#define regGRTAVFS_SE_CLK_CNTL_BASE_IDX                                                                 1\n\n\n\n\n#define regRTAVFS_RTAVFS_REG_ADDR                                                                       0x4b00\n#define regRTAVFS_RTAVFS_REG_ADDR_BASE_IDX                                                              1\n#define regRTAVFS_RTAVFS_WR_DATA                                                                        0x4b01\n#define regRTAVFS_RTAVFS_WR_DATA_BASE_IDX                                                               1\n\n\n\n\n#define regGFX_PIPE_PRIORITY                                                                            0x587f\n#define regGFX_PIPE_PRIORITY_BASE_IDX                                                                   1\n#define regRLC_GPU_IOV_VF_ENABLE                                                                        0x5b00\n#define regRLC_GPU_IOV_VF_ENABLE_BASE_IDX                                                               1\n#define regRLC_GPU_IOV_CFG_REG6                                                                         0x5b06\n#define regRLC_GPU_IOV_CFG_REG6_BASE_IDX                                                                1\n#define regRLC_SDMA0_STATUS                                                                             0x5b18\n#define regRLC_SDMA0_STATUS_BASE_IDX                                                                    1\n#define regRLC_SDMA1_STATUS                                                                             0x5b19\n#define regRLC_SDMA1_STATUS_BASE_IDX                                                                    1\n#define regRLC_SDMA2_STATUS                                                                             0x5b1a\n#define regRLC_SDMA2_STATUS_BASE_IDX                                                                    1\n#define regRLC_SDMA3_STATUS                                                                             0x5b1b\n#define regRLC_SDMA3_STATUS_BASE_IDX                                                                    1\n#define regRLC_SDMA0_BUSY_STATUS                                                                        0x5b1c\n#define regRLC_SDMA0_BUSY_STATUS_BASE_IDX                                                               1\n#define regRLC_SDMA1_BUSY_STATUS                                                                        0x5b1d\n#define regRLC_SDMA1_BUSY_STATUS_BASE_IDX                                                               1\n#define regRLC_SDMA2_BUSY_STATUS                                                                        0x5b1e\n#define regRLC_SDMA2_BUSY_STATUS_BASE_IDX                                                               1\n#define regRLC_SDMA3_BUSY_STATUS                                                                        0x5b1f\n#define regRLC_SDMA3_BUSY_STATUS_BASE_IDX                                                               1\n#define regRLC_GPU_IOV_CFG_REG8                                                                         0x5b20\n#define regRLC_GPU_IOV_CFG_REG8_BASE_IDX                                                                1\n#define regRLC_RLCV_TIMER_INT_0                                                                         0x5b25\n#define regRLC_RLCV_TIMER_INT_0_BASE_IDX                                                                1\n#define regRLC_RLCV_TIMER_INT_1                                                                         0x5b26\n#define regRLC_RLCV_TIMER_INT_1_BASE_IDX                                                                1\n#define regRLC_RLCV_TIMER_CTRL                                                                          0x5b27\n#define regRLC_RLCV_TIMER_CTRL_BASE_IDX                                                                 1\n#define regRLC_RLCV_TIMER_STAT                                                                          0x5b28\n#define regRLC_RLCV_TIMER_STAT_BASE_IDX                                                                 1\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS                                                               0x5b2a\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_BASE_IDX                                                      1\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET                                                           0x5b2b\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_SET_BASE_IDX                                                  1\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR                                                           0x5b2c\n#define regRLC_GPU_IOV_VF_DOORBELL_STATUS_CLR_BASE_IDX                                                  1\n#define regRLC_GPU_IOV_VF_MASK                                                                          0x5b2d\n#define regRLC_GPU_IOV_VF_MASK_BASE_IDX                                                                 1\n#define regRLC_HYP_SEMAPHORE_0                                                                          0x5b2e\n#define regRLC_HYP_SEMAPHORE_0_BASE_IDX                                                                 1\n#define regRLC_HYP_SEMAPHORE_1                                                                          0x5b2f\n#define regRLC_HYP_SEMAPHORE_1_BASE_IDX                                                                 1\n#define regRLC_BUSY_CLK_CNTL                                                                            0x5b30\n#define regRLC_BUSY_CLK_CNTL_BASE_IDX                                                                   1\n#define regRLC_CLK_CNTL                                                                                 0x5b31\n#define regRLC_CLK_CNTL_BASE_IDX                                                                        1\n#define regRLC_PACE_TIMER_STAT                                                                          0x5b33\n#define regRLC_PACE_TIMER_STAT_BASE_IDX                                                                 1\n#define regRLC_GPU_IOV_SCH_BLOCK                                                                        0x5b34\n#define regRLC_GPU_IOV_SCH_BLOCK_BASE_IDX                                                               1\n#define regRLC_GPU_IOV_CFG_REG1                                                                         0x5b35\n#define regRLC_GPU_IOV_CFG_REG1_BASE_IDX                                                                1\n#define regRLC_GPU_IOV_CFG_REG2                                                                         0x5b36\n#define regRLC_GPU_IOV_CFG_REG2_BASE_IDX                                                                1\n#define regRLC_GPU_IOV_VM_BUSY_STATUS                                                                   0x5b37\n#define regRLC_GPU_IOV_VM_BUSY_STATUS_BASE_IDX                                                          1\n#define regRLC_GPU_IOV_SCH_0                                                                            0x5b38\n#define regRLC_GPU_IOV_SCH_0_BASE_IDX                                                                   1\n#define regRLC_GPU_IOV_ACTIVE_FCN_ID                                                                    0x5b39\n#define regRLC_GPU_IOV_ACTIVE_FCN_ID_BASE_IDX                                                           1\n#define regRLC_GPU_IOV_SCH_3                                                                            0x5b3a\n#define regRLC_GPU_IOV_SCH_3_BASE_IDX                                                                   1\n#define regRLC_GPU_IOV_SCH_1                                                                            0x5b3b\n#define regRLC_GPU_IOV_SCH_1_BASE_IDX                                                                   1\n#define regRLC_GPU_IOV_SCH_2                                                                            0x5b3c\n#define regRLC_GPU_IOV_SCH_2_BASE_IDX                                                                   1\n#define regRLC_PACE_INT_FORCE                                                                           0x5b3d\n#define regRLC_PACE_INT_FORCE_BASE_IDX                                                                  1\n#define regRLC_PACE_INT_CLEAR                                                                           0x5b3e\n#define regRLC_PACE_INT_CLEAR_BASE_IDX                                                                  1\n#define regRLC_GPU_IOV_INT_STAT                                                                         0x5b3f\n#define regRLC_GPU_IOV_INT_STAT_BASE_IDX                                                                1\n#define regRLC_IH_COOKIE                                                                                0x5b41\n#define regRLC_IH_COOKIE_BASE_IDX                                                                       1\n#define regRLC_IH_COOKIE_CNTL                                                                           0x5b42\n#define regRLC_IH_COOKIE_CNTL_BASE_IDX                                                                  1\n#define regRLC_HYP_RLCG_UCODE_CHKSUM                                                                    0x5b43\n#define regRLC_HYP_RLCG_UCODE_CHKSUM_BASE_IDX                                                           1\n#define regRLC_HYP_RLCP_UCODE_CHKSUM                                                                    0x5b44\n#define regRLC_HYP_RLCP_UCODE_CHKSUM_BASE_IDX                                                           1\n#define regRLC_HYP_RLCV_UCODE_CHKSUM                                                                    0x5b45\n#define regRLC_HYP_RLCV_UCODE_CHKSUM_BASE_IDX                                                           1\n#define regRLC_GPU_IOV_F32_CNTL                                                                         0x5b46\n#define regRLC_GPU_IOV_F32_CNTL_BASE_IDX                                                                1\n#define regRLC_GPU_IOV_F32_RESET                                                                        0x5b47\n#define regRLC_GPU_IOV_F32_RESET_BASE_IDX                                                               1\n#define regRLC_GPU_IOV_UCODE_ADDR                                                                       0x5b48\n#define regRLC_GPU_IOV_UCODE_ADDR_BASE_IDX                                                              1\n#define regRLC_GPU_IOV_UCODE_DATA                                                                       0x5b49\n#define regRLC_GPU_IOV_UCODE_DATA_BASE_IDX                                                              1\n#define regRLC_GPU_IOV_SMU_RESPONSE                                                                     0x5b4a\n#define regRLC_GPU_IOV_SMU_RESPONSE_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_F32_INVALIDATE_CACHE                                                             0x5b4b\n#define regRLC_GPU_IOV_F32_INVALIDATE_CACHE_BASE_IDX                                                    1\n#define regRLC_GPU_IOV_VIRT_RESET_REQ                                                                   0x5b4c\n#define regRLC_GPU_IOV_VIRT_RESET_REQ_BASE_IDX                                                          1\n#define regRLC_GPU_IOV_RLC_RESPONSE                                                                     0x5b4d\n#define regRLC_GPU_IOV_RLC_RESPONSE_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_INT_DISABLE                                                                      0x5b4e\n#define regRLC_GPU_IOV_INT_DISABLE_BASE_IDX                                                             1\n#define regRLC_GPU_IOV_INT_FORCE                                                                        0x5b4f\n#define regRLC_GPU_IOV_INT_FORCE_BASE_IDX                                                               1\n#define regRLC_GPU_IOV_SCRATCH_ADDR                                                                     0x5b50\n#define regRLC_GPU_IOV_SCRATCH_ADDR_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SCRATCH_DATA                                                                     0x5b51\n#define regRLC_GPU_IOV_SCRATCH_DATA_BASE_IDX                                                            1\n#define regRLC_HYP_SEMAPHORE_2                                                                          0x5b52\n#define regRLC_HYP_SEMAPHORE_2_BASE_IDX                                                                 1\n#define regRLC_HYP_SEMAPHORE_3                                                                          0x5b53\n#define regRLC_HYP_SEMAPHORE_3_BASE_IDX                                                                 1\n#define regRLC_LX6_SCRATCH_ADDR                                                                         0x5b59\n#define regRLC_LX6_SCRATCH_ADDR_BASE_IDX                                                                1\n#define regRLC_LX6_CORE1_SCRATCH_ADDR                                                                   0x5b5b\n#define regRLC_LX6_CORE1_SCRATCH_ADDR_BASE_IDX                                                          1\n#define regRLC_GPM_UCODE_ADDR                                                                           0x5b60\n#define regRLC_GPM_UCODE_ADDR_BASE_IDX                                                                  1\n#define regRLC_GPM_UCODE_DATA                                                                           0x5b61\n#define regRLC_GPM_UCODE_DATA_BASE_IDX                                                                  1\n#define regRLC_GPM_IRAM_ADDR                                                                            0x5b62\n#define regRLC_GPM_IRAM_ADDR_BASE_IDX                                                                   1\n#define regRLC_GPM_IRAM_DATA                                                                            0x5b63\n#define regRLC_GPM_IRAM_DATA_BASE_IDX                                                                   1\n#define regRLC_RLCP_IRAM_ADDR                                                                           0x5b64\n#define regRLC_RLCP_IRAM_ADDR_BASE_IDX                                                                  1\n#define regRLC_RLCP_IRAM_DATA                                                                           0x5b65\n#define regRLC_RLCP_IRAM_DATA_BASE_IDX                                                                  1\n#define regRLC_RLCV_IRAM_ADDR                                                                           0x5b66\n#define regRLC_RLCV_IRAM_ADDR_BASE_IDX                                                                  1\n#define regRLC_RLCV_IRAM_DATA                                                                           0x5b67\n#define regRLC_RLCV_IRAM_DATA_BASE_IDX                                                                  1\n#define regRLC_LX6_DRAM_ADDR                                                                            0x5b68\n#define regRLC_LX6_DRAM_ADDR_BASE_IDX                                                                   1\n#define regRLC_LX6_DRAM_DATA                                                                            0x5b69\n#define regRLC_LX6_DRAM_DATA_BASE_IDX                                                                   1\n#define regRLC_LX6_IRAM_ADDR                                                                            0x5b6a\n#define regRLC_LX6_IRAM_ADDR_BASE_IDX                                                                   1\n#define regRLC_LX6_IRAM_DATA                                                                            0x5b6b\n#define regRLC_LX6_IRAM_DATA_BASE_IDX                                                                   1\n#define regRLC_PACE_UCODE_ADDR                                                                          0x5b6c\n#define regRLC_PACE_UCODE_ADDR_BASE_IDX                                                                 1\n#define regRLC_PACE_UCODE_DATA                                                                          0x5b6d\n#define regRLC_PACE_UCODE_DATA_BASE_IDX                                                                 1\n#define regRLC_GPM_SCRATCH_ADDR                                                                         0x5b6e\n#define regRLC_GPM_SCRATCH_ADDR_BASE_IDX                                                                1\n#define regRLC_GPM_SCRATCH_DATA                                                                         0x5b6f\n#define regRLC_GPM_SCRATCH_DATA_BASE_IDX                                                                1\n#define regRLC_SRM_DRAM_ADDR                                                                            0x5b71\n#define regRLC_SRM_DRAM_ADDR_BASE_IDX                                                                   1\n#define regRLC_SRM_DRAM_DATA                                                                            0x5b72\n#define regRLC_SRM_DRAM_DATA_BASE_IDX                                                                   1\n#define regRLC_SRM_ARAM_ADDR                                                                            0x5b73\n#define regRLC_SRM_ARAM_ADDR_BASE_IDX                                                                   1\n#define regRLC_SRM_ARAM_DATA                                                                            0x5b74\n#define regRLC_SRM_ARAM_DATA_BASE_IDX                                                                   1\n#define regRLC_PACE_SCRATCH_ADDR                                                                        0x5b77\n#define regRLC_PACE_SCRATCH_ADDR_BASE_IDX                                                               1\n#define regRLC_PACE_SCRATCH_DATA                                                                        0x5b78\n#define regRLC_PACE_SCRATCH_DATA_BASE_IDX                                                               1\n#define regRLC_GTS_OFFSET_LSB                                                                           0x5b79\n#define regRLC_GTS_OFFSET_LSB_BASE_IDX                                                                  1\n#define regRLC_GTS_OFFSET_MSB                                                                           0x5b7a\n#define regRLC_GTS_OFFSET_MSB_BASE_IDX                                                                  1\n#define regGL2_PIPE_STEER_0                                                                             0x5b80\n#define regGL2_PIPE_STEER_0_BASE_IDX                                                                    1\n#define regGL2_PIPE_STEER_1                                                                             0x5b81\n#define regGL2_PIPE_STEER_1_BASE_IDX                                                                    1\n#define regGL2_PIPE_STEER_2                                                                             0x5b82\n#define regGL2_PIPE_STEER_2_BASE_IDX                                                                    1\n#define regGL2_PIPE_STEER_3                                                                             0x5b83\n#define regGL2_PIPE_STEER_3_BASE_IDX                                                                    1\n#define regGL1_PIPE_STEER                                                                               0x5b84\n#define regGL1_PIPE_STEER_BASE_IDX                                                                      1\n#define regCH_PIPE_STEER                                                                                0x5b88\n#define regCH_PIPE_STEER_BASE_IDX                                                                       1\n#define regGC_USER_SHADER_ARRAY_CONFIG                                                                  0x5b90\n#define regGC_USER_SHADER_ARRAY_CONFIG_BASE_IDX                                                         1\n#define regGC_USER_PRIM_CONFIG                                                                          0x5b91\n#define regGC_USER_PRIM_CONFIG_BASE_IDX                                                                 1\n#define regGC_USER_SA_UNIT_DISABLE                                                                      0x5b92\n#define regGC_USER_SA_UNIT_DISABLE_BASE_IDX                                                             1\n#define regGC_USER_RB_REDUNDANCY                                                                        0x5b93\n#define regGC_USER_RB_REDUNDANCY_BASE_IDX                                                               1\n#define regGC_USER_RB_BACKEND_DISABLE                                                                   0x5b94\n#define regGC_USER_RB_BACKEND_DISABLE_BASE_IDX                                                          1\n#define regGC_USER_RMI_REDUNDANCY                                                                       0x5b95\n#define regGC_USER_RMI_REDUNDANCY_BASE_IDX                                                              1\n#define regCGTS_USER_TCC_DISABLE                                                                        0x5b96\n#define regCGTS_USER_TCC_DISABLE_BASE_IDX                                                               1\n#define regGC_USER_SHADER_RATE_CONFIG                                                                   0x5b97\n#define regGC_USER_SHADER_RATE_CONFIG_BASE_IDX                                                          1\n#define regRLC_GPU_IOV_SDMA0_STATUS                                                                     0x5bc0\n#define regRLC_GPU_IOV_SDMA0_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA1_STATUS                                                                     0x5bc1\n#define regRLC_GPU_IOV_SDMA1_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA2_STATUS                                                                     0x5bc2\n#define regRLC_GPU_IOV_SDMA2_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA3_STATUS                                                                     0x5bc3\n#define regRLC_GPU_IOV_SDMA3_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA4_STATUS                                                                     0x5bc4\n#define regRLC_GPU_IOV_SDMA4_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA5_STATUS                                                                     0x5bc5\n#define regRLC_GPU_IOV_SDMA5_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA6_STATUS                                                                     0x5bc6\n#define regRLC_GPU_IOV_SDMA6_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA7_STATUS                                                                     0x5bc7\n#define regRLC_GPU_IOV_SDMA7_STATUS_BASE_IDX                                                            1\n#define regRLC_GPU_IOV_SDMA0_BUSY_STATUS                                                                0x5bc8\n#define regRLC_GPU_IOV_SDMA0_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA1_BUSY_STATUS                                                                0x5bc9\n#define regRLC_GPU_IOV_SDMA1_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA2_BUSY_STATUS                                                                0x5bca\n#define regRLC_GPU_IOV_SDMA2_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA3_BUSY_STATUS                                                                0x5bcb\n#define regRLC_GPU_IOV_SDMA3_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA4_BUSY_STATUS                                                                0x5bcc\n#define regRLC_GPU_IOV_SDMA4_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA5_BUSY_STATUS                                                                0x5bcd\n#define regRLC_GPU_IOV_SDMA5_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA6_BUSY_STATUS                                                                0x5bce\n#define regRLC_GPU_IOV_SDMA6_BUSY_STATUS_BASE_IDX                                                       1\n#define regRLC_GPU_IOV_SDMA7_BUSY_STATUS                                                                0x5bcf\n#define regRLC_GPU_IOV_SDMA7_BUSY_STATUS_BASE_IDX                                                       1\n\n\n\n\n#define regCP_HYP_PFP_UCODE_ADDR                                                                        0x5814\n#define regCP_HYP_PFP_UCODE_ADDR_BASE_IDX                                                               1\n#define regCP_PFP_UCODE_ADDR                                                                            0x5814\n#define regCP_PFP_UCODE_ADDR_BASE_IDX                                                                   1\n#define regCP_HYP_PFP_UCODE_DATA                                                                        0x5815\n#define regCP_HYP_PFP_UCODE_DATA_BASE_IDX                                                               1\n#define regCP_PFP_UCODE_DATA                                                                            0x5815\n#define regCP_PFP_UCODE_DATA_BASE_IDX                                                                   1\n#define regCP_HYP_ME_UCODE_ADDR                                                                         0x5816\n#define regCP_HYP_ME_UCODE_ADDR_BASE_IDX                                                                1\n#define regCP_ME_RAM_RADDR                                                                              0x5816\n#define regCP_ME_RAM_RADDR_BASE_IDX                                                                     1\n#define regCP_ME_RAM_WADDR                                                                              0x5816\n#define regCP_ME_RAM_WADDR_BASE_IDX                                                                     1\n#define regCP_HYP_ME_UCODE_DATA                                                                         0x5817\n#define regCP_HYP_ME_UCODE_DATA_BASE_IDX                                                                1\n#define regCP_ME_RAM_DATA                                                                               0x5817\n#define regCP_ME_RAM_DATA_BASE_IDX                                                                      1\n#define regCP_HYP_MEC1_UCODE_ADDR                                                                       0x581a\n#define regCP_HYP_MEC1_UCODE_ADDR_BASE_IDX                                                              1\n#define regCP_MEC_ME1_UCODE_ADDR                                                                        0x581a\n#define regCP_MEC_ME1_UCODE_ADDR_BASE_IDX                                                               1\n#define regCP_HYP_MEC1_UCODE_DATA                                                                       0x581b\n#define regCP_HYP_MEC1_UCODE_DATA_BASE_IDX                                                              1\n#define regCP_MEC_ME1_UCODE_DATA                                                                        0x581b\n#define regCP_MEC_ME1_UCODE_DATA_BASE_IDX                                                               1\n#define regCP_HYP_MEC2_UCODE_ADDR                                                                       0x581c\n#define regCP_HYP_MEC2_UCODE_ADDR_BASE_IDX                                                              1\n#define regCP_MEC_ME2_UCODE_ADDR                                                                        0x581c\n#define regCP_MEC_ME2_UCODE_ADDR_BASE_IDX                                                               1\n#define regCP_HYP_MEC2_UCODE_DATA                                                                       0x581d\n#define regCP_HYP_MEC2_UCODE_DATA_BASE_IDX                                                              1\n#define regCP_MEC_ME2_UCODE_DATA                                                                        0x581d\n#define regCP_MEC_ME2_UCODE_DATA_BASE_IDX                                                               1\n#define regCP_HYP_PFP_UCODE_CHKSUM                                                                      0x581e\n#define regCP_HYP_PFP_UCODE_CHKSUM_BASE_IDX                                                             1\n#define regCP_HYP_ME_UCODE_CHKSUM                                                                       0x5820\n#define regCP_HYP_ME_UCODE_CHKSUM_BASE_IDX                                                              1\n#define regCP_HYP_MEC_ME1_UCODE_CHKSUM                                                                  0x5821\n#define regCP_HYP_MEC_ME1_UCODE_CHKSUM_BASE_IDX                                                         1\n#define regCP_HYP_MEC_ME2_UCODE_CHKSUM                                                                  0x5822\n#define regCP_HYP_MEC_ME2_UCODE_CHKSUM_BASE_IDX                                                         1\n#define regCP_PFP_IC_BASE_LO                                                                            0x5840\n#define regCP_PFP_IC_BASE_LO_BASE_IDX                                                                   1\n#define regCP_PFP_IC_BASE_HI                                                                            0x5841\n#define regCP_PFP_IC_BASE_HI_BASE_IDX                                                                   1\n#define regCP_PFP_IC_BASE_CNTL                                                                          0x5842\n#define regCP_PFP_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define regCP_PFP_IC_OP_CNTL                                                                            0x5843\n#define regCP_PFP_IC_OP_CNTL_BASE_IDX                                                                   1\n#define regCP_ME_IC_BASE_LO                                                                             0x5844\n#define regCP_ME_IC_BASE_LO_BASE_IDX                                                                    1\n#define regCP_ME_IC_BASE_HI                                                                             0x5845\n#define regCP_ME_IC_BASE_HI_BASE_IDX                                                                    1\n#define regCP_ME_IC_BASE_CNTL                                                                           0x5846\n#define regCP_ME_IC_BASE_CNTL_BASE_IDX                                                                  1\n#define regCP_ME_IC_OP_CNTL                                                                             0x5847\n#define regCP_ME_IC_OP_CNTL_BASE_IDX                                                                    1\n#define regCP_CPC_IC_BASE_LO                                                                            0x584c\n#define regCP_CPC_IC_BASE_LO_BASE_IDX                                                                   1\n#define regCP_CPC_IC_BASE_HI                                                                            0x584d\n#define regCP_CPC_IC_BASE_HI_BASE_IDX                                                                   1\n#define regCP_CPC_IC_BASE_CNTL                                                                          0x584e\n#define regCP_CPC_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define regCP_MES_IC_BASE_LO                                                                            0x5850\n#define regCP_MES_IC_BASE_LO_BASE_IDX                                                                   1\n#define regCP_MES_MIBASE_LO                                                                             0x5850\n#define regCP_MES_MIBASE_LO_BASE_IDX                                                                    1\n#define regCP_MES_IC_BASE_HI                                                                            0x5851\n#define regCP_MES_IC_BASE_HI_BASE_IDX                                                                   1\n#define regCP_MES_MIBASE_HI                                                                             0x5851\n#define regCP_MES_MIBASE_HI_BASE_IDX                                                                    1\n#define regCP_MES_IC_BASE_CNTL                                                                          0x5852\n#define regCP_MES_IC_BASE_CNTL_BASE_IDX                                                                 1\n#define regCP_MES_DC_BASE_LO                                                                            0x5854\n#define regCP_MES_DC_BASE_LO_BASE_IDX                                                                   1\n#define regCP_MES_MDBASE_LO                                                                             0x5854\n#define regCP_MES_MDBASE_LO_BASE_IDX                                                                    1\n#define regCP_MES_DC_BASE_HI                                                                            0x5855\n#define regCP_MES_DC_BASE_HI_BASE_IDX                                                                   1\n#define regCP_MES_MDBASE_HI                                                                             0x5855\n#define regCP_MES_MDBASE_HI_BASE_IDX                                                                    1\n#define regCP_MES_MIBOUND_LO                                                                            0x585b\n#define regCP_MES_MIBOUND_LO_BASE_IDX                                                                   1\n#define regCP_MES_MIBOUND_HI                                                                            0x585c\n#define regCP_MES_MIBOUND_HI_BASE_IDX                                                                   1\n#define regCP_MES_MDBOUND_LO                                                                            0x585d\n#define regCP_MES_MDBOUND_LO_BASE_IDX                                                                   1\n#define regCP_MES_MDBOUND_HI                                                                            0x585e\n#define regCP_MES_MDBOUND_HI_BASE_IDX                                                                   1\n#define regCP_GFX_RS64_DC_BASE0_LO                                                                      0x5863\n#define regCP_GFX_RS64_DC_BASE0_LO_BASE_IDX                                                             1\n#define regCP_GFX_RS64_DC_BASE1_LO                                                                      0x5864\n#define regCP_GFX_RS64_DC_BASE1_LO_BASE_IDX                                                             1\n#define regCP_GFX_RS64_DC_BASE0_HI                                                                      0x5865\n#define regCP_GFX_RS64_DC_BASE0_HI_BASE_IDX                                                             1\n#define regCP_GFX_RS64_DC_BASE1_HI                                                                      0x5866\n#define regCP_GFX_RS64_DC_BASE1_HI_BASE_IDX                                                             1\n#define regCP_GFX_RS64_MIBOUND_LO                                                                       0x586c\n#define regCP_GFX_RS64_MIBOUND_LO_BASE_IDX                                                              1\n#define regCP_GFX_RS64_MIBOUND_HI                                                                       0x586d\n#define regCP_GFX_RS64_MIBOUND_HI_BASE_IDX                                                              1\n#define regCP_MEC_DC_BASE_LO                                                                            0x5870\n#define regCP_MEC_DC_BASE_LO_BASE_IDX                                                                   1\n#define regCP_MEC_MDBASE_LO                                                                             0x5870\n#define regCP_MEC_MDBASE_LO_BASE_IDX                                                                    1\n#define regCP_MEC_DC_BASE_HI                                                                            0x5871\n#define regCP_MEC_DC_BASE_HI_BASE_IDX                                                                   1\n#define regCP_MEC_MDBASE_HI                                                                             0x5871\n#define regCP_MEC_MDBASE_HI_BASE_IDX                                                                    1\n#define regCP_MEC_MIBOUND_LO                                                                            0x5872\n#define regCP_MEC_MIBOUND_LO_BASE_IDX                                                                   1\n#define regCP_MEC_MIBOUND_HI                                                                            0x5873\n#define regCP_MEC_MIBOUND_HI_BASE_IDX                                                                   1\n#define regCP_MEC_MDBOUND_LO                                                                            0x5874\n#define regCP_MEC_MDBOUND_LO_BASE_IDX                                                                   1\n#define regCP_MEC_MDBOUND_HI                                                                            0x5875\n#define regCP_MEC_MDBOUND_HI_BASE_IDX                                                                   1\n\n\n\n\n#define regGRBM_GFX_INDEX_SR_SELECT                                                                     0x5a00\n#define regGRBM_GFX_INDEX_SR_SELECT_BASE_IDX                                                            1\n#define regGRBM_GFX_INDEX_SR_DATA                                                                       0x5a01\n#define regGRBM_GFX_INDEX_SR_DATA_BASE_IDX                                                              1\n#define regGRBM_GFX_CNTL_SR_SELECT                                                                      0x5a02\n#define regGRBM_GFX_CNTL_SR_SELECT_BASE_IDX                                                             1\n#define regGRBM_GFX_CNTL_SR_DATA                                                                        0x5a03\n#define regGRBM_GFX_CNTL_SR_DATA_BASE_IDX                                                               1\n#define regGC_IH_COOKIE_0_PTR                                                                           0x5a07\n#define regGC_IH_COOKIE_0_PTR_BASE_IDX                                                                  1\n#define regGRBM_SE_REMAP_CNTL                                                                           0x5a08\n#define regGRBM_SE_REMAP_CNTL_BASE_IDX                                                                  1\n\n\n\n\n#define regGCMC_VM_FB_SIZE_OFFSET_VF0                                                                   0x5a80\n#define regGCMC_VM_FB_SIZE_OFFSET_VF0_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF1                                                                   0x5a81\n#define regGCMC_VM_FB_SIZE_OFFSET_VF1_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF2                                                                   0x5a82\n#define regGCMC_VM_FB_SIZE_OFFSET_VF2_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF3                                                                   0x5a83\n#define regGCMC_VM_FB_SIZE_OFFSET_VF3_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF4                                                                   0x5a84\n#define regGCMC_VM_FB_SIZE_OFFSET_VF4_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF5                                                                   0x5a85\n#define regGCMC_VM_FB_SIZE_OFFSET_VF5_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF6                                                                   0x5a86\n#define regGCMC_VM_FB_SIZE_OFFSET_VF6_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF7                                                                   0x5a87\n#define regGCMC_VM_FB_SIZE_OFFSET_VF7_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF8                                                                   0x5a88\n#define regGCMC_VM_FB_SIZE_OFFSET_VF8_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF9                                                                   0x5a89\n#define regGCMC_VM_FB_SIZE_OFFSET_VF9_BASE_IDX                                                          1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF10                                                                  0x5a8a\n#define regGCMC_VM_FB_SIZE_OFFSET_VF10_BASE_IDX                                                         1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF11                                                                  0x5a8b\n#define regGCMC_VM_FB_SIZE_OFFSET_VF11_BASE_IDX                                                         1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF12                                                                  0x5a8c\n#define regGCMC_VM_FB_SIZE_OFFSET_VF12_BASE_IDX                                                         1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF13                                                                  0x5a8d\n#define regGCMC_VM_FB_SIZE_OFFSET_VF13_BASE_IDX                                                         1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF14                                                                  0x5a8e\n#define regGCMC_VM_FB_SIZE_OFFSET_VF14_BASE_IDX                                                         1\n#define regGCMC_VM_FB_SIZE_OFFSET_VF15                                                                  0x5a8f\n#define regGCMC_VM_FB_SIZE_OFFSET_VF15_BASE_IDX                                                         1\n\n\n\n\n#define regRLC_CNTL                                                                                     0x4c00\n#define regRLC_CNTL_BASE_IDX                                                                            1\n#define regRLC_F32_UCODE_VERSION                                                                        0x4c03\n#define regRLC_F32_UCODE_VERSION_BASE_IDX                                                               1\n#define regRLC_STAT                                                                                     0x4c04\n#define regRLC_STAT_BASE_IDX                                                                            1\n#define regRLC_REFCLOCK_TIMESTAMP_LSB                                                                   0x4c0c\n#define regRLC_REFCLOCK_TIMESTAMP_LSB_BASE_IDX                                                          1\n#define regRLC_REFCLOCK_TIMESTAMP_MSB                                                                   0x4c0d\n#define regRLC_REFCLOCK_TIMESTAMP_MSB_BASE_IDX                                                          1\n#define regRLC_GPM_TIMER_INT_0                                                                          0x4c0e\n#define regRLC_GPM_TIMER_INT_0_BASE_IDX                                                                 1\n#define regRLC_GPM_TIMER_INT_1                                                                          0x4c0f\n#define regRLC_GPM_TIMER_INT_1_BASE_IDX                                                                 1\n#define regRLC_GPM_TIMER_INT_2                                                                          0x4c10\n#define regRLC_GPM_TIMER_INT_2_BASE_IDX                                                                 1\n#define regRLC_GPM_TIMER_INT_3                                                                          0x4c11\n#define regRLC_GPM_TIMER_INT_3_BASE_IDX                                                                 1\n#define regRLC_GPM_TIMER_INT_4                                                                          0x4c12\n#define regRLC_GPM_TIMER_INT_4_BASE_IDX                                                                 1\n#define regRLC_GPM_TIMER_CTRL                                                                           0x4c13\n#define regRLC_GPM_TIMER_CTRL_BASE_IDX                                                                  1\n#define regRLC_GPM_TIMER_STAT                                                                           0x4c14\n#define regRLC_GPM_TIMER_STAT_BASE_IDX                                                                  1\n#define regRLC_GPM_LEGACY_INT_STAT                                                                      0x4c16\n#define regRLC_GPM_LEGACY_INT_STAT_BASE_IDX                                                             1\n#define regRLC_GPM_LEGACY_INT_CLEAR                                                                     0x4c17\n#define regRLC_GPM_LEGACY_INT_CLEAR_BASE_IDX                                                            1\n#define regRLC_INT_STAT                                                                                 0x4c18\n#define regRLC_INT_STAT_BASE_IDX                                                                        1\n#define regRLC_MGCG_CTRL                                                                                0x4c1a\n#define regRLC_MGCG_CTRL_BASE_IDX                                                                       1\n#define regRLC_JUMP_TABLE_RESTORE                                                                       0x4c1e\n#define regRLC_JUMP_TABLE_RESTORE_BASE_IDX                                                              1\n#define regRLC_PG_DELAY_2                                                                               0x4c1f\n#define regRLC_PG_DELAY_2_BASE_IDX                                                                      1\n#define regRLC_GPU_CLOCK_COUNT_LSB                                                                      0x4c24\n#define regRLC_GPU_CLOCK_COUNT_LSB_BASE_IDX                                                             1\n#define regRLC_GPU_CLOCK_COUNT_MSB                                                                      0x4c25\n#define regRLC_GPU_CLOCK_COUNT_MSB_BASE_IDX                                                             1\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT                                                                  0x4c26\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT_BASE_IDX                                                         1\n#define regRLC_UCODE_CNTL                                                                               0x4c27\n#define regRLC_UCODE_CNTL_BASE_IDX                                                                      1\n#define regRLC_GPM_THREAD_RESET                                                                         0x4c28\n#define regRLC_GPM_THREAD_RESET_BASE_IDX                                                                1\n#define regRLC_GPM_CP_DMA_COMPLETE_T0                                                                   0x4c29\n#define regRLC_GPM_CP_DMA_COMPLETE_T0_BASE_IDX                                                          1\n#define regRLC_GPM_CP_DMA_COMPLETE_T1                                                                   0x4c2a\n#define regRLC_GPM_CP_DMA_COMPLETE_T1_BASE_IDX                                                          1\n#define regRLC_GPM_THREAD_INVALIDATE_CACHE                                                              0x4c2b\n#define regRLC_GPM_THREAD_INVALIDATE_CACHE_BASE_IDX                                                     1\n#define regRLC_CLK_COUNT_GFXCLK_LSB                                                                     0x4c30\n#define regRLC_CLK_COUNT_GFXCLK_LSB_BASE_IDX                                                            1\n#define regRLC_CLK_COUNT_GFXCLK_MSB                                                                     0x4c31\n#define regRLC_CLK_COUNT_GFXCLK_MSB_BASE_IDX                                                            1\n#define regRLC_CLK_COUNT_REFCLK_LSB                                                                     0x4c32\n#define regRLC_CLK_COUNT_REFCLK_LSB_BASE_IDX                                                            1\n#define regRLC_CLK_COUNT_REFCLK_MSB                                                                     0x4c33\n#define regRLC_CLK_COUNT_REFCLK_MSB_BASE_IDX                                                            1\n#define regRLC_CLK_COUNT_CTRL                                                                           0x4c34\n#define regRLC_CLK_COUNT_CTRL_BASE_IDX                                                                  1\n#define regRLC_CLK_COUNT_STAT                                                                           0x4c35\n#define regRLC_CLK_COUNT_STAT_BASE_IDX                                                                  1\n#define regRLC_RLCG_DOORBELL_CNTL                                                                       0x4c36\n#define regRLC_RLCG_DOORBELL_CNTL_BASE_IDX                                                              1\n#define regRLC_RLCG_DOORBELL_STAT                                                                       0x4c37\n#define regRLC_RLCG_DOORBELL_STAT_BASE_IDX                                                              1\n#define regRLC_RLCG_DOORBELL_0_DATA_LO                                                                  0x4c38\n#define regRLC_RLCG_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_0_DATA_HI                                                                  0x4c39\n#define regRLC_RLCG_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_1_DATA_LO                                                                  0x4c3a\n#define regRLC_RLCG_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_1_DATA_HI                                                                  0x4c3b\n#define regRLC_RLCG_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_2_DATA_LO                                                                  0x4c3c\n#define regRLC_RLCG_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_2_DATA_HI                                                                  0x4c3d\n#define regRLC_RLCG_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_3_DATA_LO                                                                  0x4c3e\n#define regRLC_RLCG_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCG_DOORBELL_3_DATA_HI                                                                  0x4c3f\n#define regRLC_RLCG_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define regRLC_GPU_CLOCK_32_RES_SEL                                                                     0x4c41\n#define regRLC_GPU_CLOCK_32_RES_SEL_BASE_IDX                                                            1\n#define regRLC_GPU_CLOCK_32                                                                             0x4c42\n#define regRLC_GPU_CLOCK_32_BASE_IDX                                                                    1\n#define regRLC_PG_CNTL                                                                                  0x4c43\n#define regRLC_PG_CNTL_BASE_IDX                                                                         1\n#define regRLC_GPM_THREAD_PRIORITY                                                                      0x4c44\n#define regRLC_GPM_THREAD_PRIORITY_BASE_IDX                                                             1\n#define regRLC_GPM_THREAD_ENABLE                                                                        0x4c45\n#define regRLC_GPM_THREAD_ENABLE_BASE_IDX                                                               1\n#define regRLC_RLCG_DOORBELL_RANGE                                                                      0x4c47\n#define regRLC_RLCG_DOORBELL_RANGE_BASE_IDX                                                             1\n#define regRLC_CGTT_MGCG_OVERRIDE                                                                       0x4c48\n#define regRLC_CGTT_MGCG_OVERRIDE_BASE_IDX                                                              1\n#define regRLC_CGCG_CGLS_CTRL                                                                           0x4c49\n#define regRLC_CGCG_CGLS_CTRL_BASE_IDX                                                                  1\n#define regRLC_CGCG_RAMP_CTRL                                                                           0x4c4a\n#define regRLC_CGCG_RAMP_CTRL_BASE_IDX                                                                  1\n#define regRLC_DYN_PG_STATUS                                                                            0x4c4b\n#define regRLC_DYN_PG_STATUS_BASE_IDX                                                                   1\n#define regRLC_DYN_PG_REQUEST                                                                           0x4c4c\n#define regRLC_DYN_PG_REQUEST_BASE_IDX                                                                  1\n#define regRLC_PG_DELAY                                                                                 0x4c4d\n#define regRLC_PG_DELAY_BASE_IDX                                                                        1\n#define regRLC_WGP_STATUS                                                                               0x4c4e\n#define regRLC_WGP_STATUS_BASE_IDX                                                                      1\n#define regRLC_PG_ALWAYS_ON_WGP_MASK                                                                    0x4c53\n#define regRLC_PG_ALWAYS_ON_WGP_MASK_BASE_IDX                                                           1\n#define regRLC_MAX_PG_WGP                                                                               0x4c54\n#define regRLC_MAX_PG_WGP_BASE_IDX                                                                      1\n#define regRLC_AUTO_PG_CTRL                                                                             0x4c55\n#define regRLC_AUTO_PG_CTRL_BASE_IDX                                                                    1\n#define regRLC_SERDES_RD_INDEX                                                                          0x4c59\n#define regRLC_SERDES_RD_INDEX_BASE_IDX                                                                 1\n#define regRLC_SERDES_RD_DATA_0                                                                         0x4c5a\n#define regRLC_SERDES_RD_DATA_0_BASE_IDX                                                                1\n#define regRLC_SERDES_RD_DATA_1                                                                         0x4c5b\n#define regRLC_SERDES_RD_DATA_1_BASE_IDX                                                                1\n#define regRLC_SERDES_RD_DATA_2                                                                         0x4c5c\n#define regRLC_SERDES_RD_DATA_2_BASE_IDX                                                                1\n#define regRLC_SERDES_RD_DATA_3                                                                         0x4c5d\n#define regRLC_SERDES_RD_DATA_3_BASE_IDX                                                                1\n#define regRLC_SERDES_MASK                                                                              0x4c5e\n#define regRLC_SERDES_MASK_BASE_IDX                                                                     1\n#define regRLC_SERDES_CTRL                                                                              0x4c5f\n#define regRLC_SERDES_CTRL_BASE_IDX                                                                     1\n#define regRLC_SERDES_DATA                                                                              0x4c60\n#define regRLC_SERDES_DATA_BASE_IDX                                                                     1\n#define regRLC_SERDES_BUSY                                                                              0x4c61\n#define regRLC_SERDES_BUSY_BASE_IDX                                                                     1\n#define regRLC_GPM_GENERAL_0                                                                            0x4c63\n#define regRLC_GPM_GENERAL_0_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_1                                                                            0x4c64\n#define regRLC_GPM_GENERAL_1_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_2                                                                            0x4c65\n#define regRLC_GPM_GENERAL_2_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_3                                                                            0x4c66\n#define regRLC_GPM_GENERAL_3_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_4                                                                            0x4c67\n#define regRLC_GPM_GENERAL_4_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_5                                                                            0x4c68\n#define regRLC_GPM_GENERAL_5_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_6                                                                            0x4c69\n#define regRLC_GPM_GENERAL_6_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_7                                                                            0x4c6a\n#define regRLC_GPM_GENERAL_7_BASE_IDX                                                                   1\n#define regRLC_STATIC_PG_STATUS                                                                         0x4c6e\n#define regRLC_STATIC_PG_STATUS_BASE_IDX                                                                1\n#define regRLC_GPM_GENERAL_16                                                                           0x4c76\n#define regRLC_GPM_GENERAL_16_BASE_IDX                                                                  1\n#define regRLC_PG_DELAY_3                                                                               0x4c78\n#define regRLC_PG_DELAY_3_BASE_IDX                                                                      1\n#define regRLC_GPR_REG1                                                                                 0x4c79\n#define regRLC_GPR_REG1_BASE_IDX                                                                        1\n#define regRLC_GPR_REG2                                                                                 0x4c7a\n#define regRLC_GPR_REG2_BASE_IDX                                                                        1\n#define regRLC_GPM_INT_DISABLE_TH0                                                                      0x4c7c\n#define regRLC_GPM_INT_DISABLE_TH0_BASE_IDX                                                             1\n#define regRLC_GPM_LEGACY_INT_DISABLE                                                                   0x4c7d\n#define regRLC_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                          1\n#define regRLC_GPM_INT_FORCE_TH0                                                                        0x4c7e\n#define regRLC_GPM_INT_FORCE_TH0_BASE_IDX                                                               1\n#define regRLC_SRM_CNTL                                                                                 0x4c80\n#define regRLC_SRM_CNTL_BASE_IDX                                                                        1\n#define regRLC_SRM_GPM_COMMAND_STATUS                                                                   0x4c88\n#define regRLC_SRM_GPM_COMMAND_STATUS_BASE_IDX                                                          1\n#define regRLC_SRM_INDEX_CNTL_ADDR_0                                                                    0x4c8b\n#define regRLC_SRM_INDEX_CNTL_ADDR_0_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_1                                                                    0x4c8c\n#define regRLC_SRM_INDEX_CNTL_ADDR_1_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_2                                                                    0x4c8d\n#define regRLC_SRM_INDEX_CNTL_ADDR_2_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_3                                                                    0x4c8e\n#define regRLC_SRM_INDEX_CNTL_ADDR_3_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_4                                                                    0x4c8f\n#define regRLC_SRM_INDEX_CNTL_ADDR_4_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_5                                                                    0x4c90\n#define regRLC_SRM_INDEX_CNTL_ADDR_5_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_6                                                                    0x4c91\n#define regRLC_SRM_INDEX_CNTL_ADDR_6_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_ADDR_7                                                                    0x4c92\n#define regRLC_SRM_INDEX_CNTL_ADDR_7_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_0                                                                    0x4c93\n#define regRLC_SRM_INDEX_CNTL_DATA_0_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_1                                                                    0x4c94\n#define regRLC_SRM_INDEX_CNTL_DATA_1_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_2                                                                    0x4c95\n#define regRLC_SRM_INDEX_CNTL_DATA_2_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_3                                                                    0x4c96\n#define regRLC_SRM_INDEX_CNTL_DATA_3_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_4                                                                    0x4c97\n#define regRLC_SRM_INDEX_CNTL_DATA_4_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_5                                                                    0x4c98\n#define regRLC_SRM_INDEX_CNTL_DATA_5_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_6                                                                    0x4c99\n#define regRLC_SRM_INDEX_CNTL_DATA_6_BASE_IDX                                                           1\n#define regRLC_SRM_INDEX_CNTL_DATA_7                                                                    0x4c9a\n#define regRLC_SRM_INDEX_CNTL_DATA_7_BASE_IDX                                                           1\n#define regRLC_SRM_STAT                                                                                 0x4c9b\n#define regRLC_SRM_STAT_BASE_IDX                                                                        1\n#define regRLC_GPM_GENERAL_8                                                                            0x4cad\n#define regRLC_GPM_GENERAL_8_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_9                                                                            0x4cae\n#define regRLC_GPM_GENERAL_9_BASE_IDX                                                                   1\n#define regRLC_GPM_GENERAL_10                                                                           0x4caf\n#define regRLC_GPM_GENERAL_10_BASE_IDX                                                                  1\n#define regRLC_GPM_GENERAL_11                                                                           0x4cb0\n#define regRLC_GPM_GENERAL_11_BASE_IDX                                                                  1\n#define regRLC_GPM_GENERAL_12                                                                           0x4cb1\n#define regRLC_GPM_GENERAL_12_BASE_IDX                                                                  1\n#define regRLC_GPM_UTCL1_CNTL_0                                                                         0x4cb2\n#define regRLC_GPM_UTCL1_CNTL_0_BASE_IDX                                                                1\n#define regRLC_GPM_UTCL1_CNTL_1                                                                         0x4cb3\n#define regRLC_GPM_UTCL1_CNTL_1_BASE_IDX                                                                1\n#define regRLC_GPM_UTCL1_CNTL_2                                                                         0x4cb4\n#define regRLC_GPM_UTCL1_CNTL_2_BASE_IDX                                                                1\n#define regRLC_SPM_UTCL1_CNTL                                                                           0x4cb5\n#define regRLC_SPM_UTCL1_CNTL_BASE_IDX                                                                  1\n#define regRLC_UTCL1_STATUS_2                                                                           0x4cb6\n#define regRLC_UTCL1_STATUS_2_BASE_IDX                                                                  1\n#define regRLC_SPM_UTCL1_ERROR_1                                                                        0x4cbc\n#define regRLC_SPM_UTCL1_ERROR_1_BASE_IDX                                                               1\n#define regRLC_SPM_UTCL1_ERROR_2                                                                        0x4cbd\n#define regRLC_SPM_UTCL1_ERROR_2_BASE_IDX                                                               1\n#define regRLC_GPM_UTCL1_TH0_ERROR_1                                                                    0x4cbe\n#define regRLC_GPM_UTCL1_TH0_ERROR_1_BASE_IDX                                                           1\n#define regRLC_GPM_UTCL1_TH0_ERROR_2                                                                    0x4cc0\n#define regRLC_GPM_UTCL1_TH0_ERROR_2_BASE_IDX                                                           1\n#define regRLC_GPM_UTCL1_TH1_ERROR_1                                                                    0x4cc1\n#define regRLC_GPM_UTCL1_TH1_ERROR_1_BASE_IDX                                                           1\n#define regRLC_GPM_UTCL1_TH1_ERROR_2                                                                    0x4cc2\n#define regRLC_GPM_UTCL1_TH1_ERROR_2_BASE_IDX                                                           1\n#define regRLC_GPM_UTCL1_TH2_ERROR_1                                                                    0x4cc3\n#define regRLC_GPM_UTCL1_TH2_ERROR_1_BASE_IDX                                                           1\n#define regRLC_GPM_UTCL1_TH2_ERROR_2                                                                    0x4cc4\n#define regRLC_GPM_UTCL1_TH2_ERROR_2_BASE_IDX                                                           1\n#define regRLC_CGCG_CGLS_CTRL_3D                                                                        0x4cc5\n#define regRLC_CGCG_CGLS_CTRL_3D_BASE_IDX                                                               1\n#define regRLC_CGCG_RAMP_CTRL_3D                                                                        0x4cc6\n#define regRLC_CGCG_RAMP_CTRL_3D_BASE_IDX                                                               1\n#define regRLC_SEMAPHORE_0                                                                              0x4cc7\n#define regRLC_SEMAPHORE_0_BASE_IDX                                                                     1\n#define regRLC_SEMAPHORE_1                                                                              0x4cc8\n#define regRLC_SEMAPHORE_1_BASE_IDX                                                                     1\n#define regRLC_SEMAPHORE_2                                                                              0x4cc9\n#define regRLC_SEMAPHORE_2_BASE_IDX                                                                     1\n#define regRLC_SEMAPHORE_3                                                                              0x4cca\n#define regRLC_SEMAPHORE_3_BASE_IDX                                                                     1\n#define regRLC_PACE_INT_STAT                                                                            0x4ccc\n#define regRLC_PACE_INT_STAT_BASE_IDX                                                                   1\n#define regRLC_UTCL1_STATUS                                                                             0x4cd4\n#define regRLC_UTCL1_STATUS_BASE_IDX                                                                    1\n#define regRLC_R2I_CNTL_0                                                                               0x4cd5\n#define regRLC_R2I_CNTL_0_BASE_IDX                                                                      1\n#define regRLC_R2I_CNTL_1                                                                               0x4cd6\n#define regRLC_R2I_CNTL_1_BASE_IDX                                                                      1\n#define regRLC_R2I_CNTL_2                                                                               0x4cd7\n#define regRLC_R2I_CNTL_2_BASE_IDX                                                                      1\n#define regRLC_R2I_CNTL_3                                                                               0x4cd8\n#define regRLC_R2I_CNTL_3_BASE_IDX                                                                      1\n#define regRLC_GPM_INT_STAT_TH0                                                                         0x4cdc\n#define regRLC_GPM_INT_STAT_TH0_BASE_IDX                                                                1\n#define regRLC_GPM_GENERAL_13                                                                           0x4cdd\n#define regRLC_GPM_GENERAL_13_BASE_IDX                                                                  1\n#define regRLC_GPM_GENERAL_14                                                                           0x4cde\n#define regRLC_GPM_GENERAL_14_BASE_IDX                                                                  1\n#define regRLC_GPM_GENERAL_15                                                                           0x4cdf\n#define regRLC_GPM_GENERAL_15_BASE_IDX                                                                  1\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT_1                                                                0x4cea\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT_1_BASE_IDX                                                       1\n#define regRLC_GPU_CLOCK_COUNT_LSB_2                                                                    0x4ceb\n#define regRLC_GPU_CLOCK_COUNT_LSB_2_BASE_IDX                                                           1\n#define regRLC_GPU_CLOCK_COUNT_MSB_2                                                                    0x4cec\n#define regRLC_GPU_CLOCK_COUNT_MSB_2_BASE_IDX                                                           1\n#define regRLC_PACE_INT_DISABLE                                                                         0x4ced\n#define regRLC_PACE_INT_DISABLE_BASE_IDX                                                                1\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT_2                                                                0x4cef\n#define regRLC_CAPTURE_GPU_CLOCK_COUNT_2_BASE_IDX                                                       1\n#define regRLC_RLCV_DOORBELL_RANGE                                                                      0x4cf0\n#define regRLC_RLCV_DOORBELL_RANGE_BASE_IDX                                                             1\n#define regRLC_RLCV_DOORBELL_CNTL                                                                       0x4cf1\n#define regRLC_RLCV_DOORBELL_CNTL_BASE_IDX                                                              1\n#define regRLC_RLCV_DOORBELL_STAT                                                                       0x4cf2\n#define regRLC_RLCV_DOORBELL_STAT_BASE_IDX                                                              1\n#define regRLC_RLCV_DOORBELL_0_DATA_LO                                                                  0x4cf3\n#define regRLC_RLCV_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_0_DATA_HI                                                                  0x4cf4\n#define regRLC_RLCV_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_1_DATA_LO                                                                  0x4cf5\n#define regRLC_RLCV_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_1_DATA_HI                                                                  0x4cf6\n#define regRLC_RLCV_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_2_DATA_LO                                                                  0x4cf7\n#define regRLC_RLCV_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_2_DATA_HI                                                                  0x4cf8\n#define regRLC_RLCV_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_3_DATA_LO                                                                  0x4cf9\n#define regRLC_RLCV_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCV_DOORBELL_3_DATA_HI                                                                  0x4cfa\n#define regRLC_RLCV_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define regRLC_GPU_CLOCK_COUNT_LSB_1                                                                    0x4cfb\n#define regRLC_GPU_CLOCK_COUNT_LSB_1_BASE_IDX                                                           1\n#define regRLC_GPU_CLOCK_COUNT_MSB_1                                                                    0x4cfc\n#define regRLC_GPU_CLOCK_COUNT_MSB_1_BASE_IDX                                                           1\n#define regRLC_RLCV_SPARE_INT                                                                           0x4d00\n#define regRLC_RLCV_SPARE_INT_BASE_IDX                                                                  1\n#define regRLC_FIREWALL_VIOLATION                                                                       0x4d02\n#define regRLC_FIREWALL_VIOLATION_BASE_IDX                                                              1\n#define regRLC_PACE_TIMER_INT_0                                                                         0x4d04\n#define regRLC_PACE_TIMER_INT_0_BASE_IDX                                                                1\n#define regRLC_PACE_TIMER_INT_1                                                                         0x4d05\n#define regRLC_PACE_TIMER_INT_1_BASE_IDX                                                                1\n#define regRLC_PACE_TIMER_CTRL                                                                          0x4d06\n#define regRLC_PACE_TIMER_CTRL_BASE_IDX                                                                 1\n#define regRLC_SMU_CLK_REQ                                                                              0x4d08\n#define regRLC_SMU_CLK_REQ_BASE_IDX                                                                     1\n#define regRLC_CP_STAT_INVAL_STAT                                                                       0x4d09\n#define regRLC_CP_STAT_INVAL_STAT_BASE_IDX                                                              1\n#define regRLC_CP_STAT_INVAL_CTRL                                                                       0x4d0a\n#define regRLC_CP_STAT_INVAL_CTRL_BASE_IDX                                                              1\n#define regRLC_SPARE                                                                                    0x4d0b\n#define regRLC_SPARE_BASE_IDX                                                                           1\n#define regRLC_SPP_CTRL                                                                                 0x4d0c\n#define regRLC_SPP_CTRL_BASE_IDX                                                                        1\n#define regRLC_SPP_SHADER_PROFILE_EN                                                                    0x4d0d\n#define regRLC_SPP_SHADER_PROFILE_EN_BASE_IDX                                                           1\n#define regRLC_SPP_SSF_CAPTURE_EN                                                                       0x4d0e\n#define regRLC_SPP_SSF_CAPTURE_EN_BASE_IDX                                                              1\n#define regRLC_SPP_SSF_THRESHOLD_0                                                                      0x4d0f\n#define regRLC_SPP_SSF_THRESHOLD_0_BASE_IDX                                                             1\n#define regRLC_SPP_SSF_THRESHOLD_1                                                                      0x4d10\n#define regRLC_SPP_SSF_THRESHOLD_1_BASE_IDX                                                             1\n#define regRLC_SPP_SSF_THRESHOLD_2                                                                      0x4d11\n#define regRLC_SPP_SSF_THRESHOLD_2_BASE_IDX                                                             1\n#define regRLC_SPP_INFLIGHT_RD_ADDR                                                                     0x4d12\n#define regRLC_SPP_INFLIGHT_RD_ADDR_BASE_IDX                                                            1\n#define regRLC_SPP_INFLIGHT_RD_DATA                                                                     0x4d13\n#define regRLC_SPP_INFLIGHT_RD_DATA_BASE_IDX                                                            1\n#define regRLC_SPP_PROF_INFO_1                                                                          0x4d18\n#define regRLC_SPP_PROF_INFO_1_BASE_IDX                                                                 1\n#define regRLC_SPP_PROF_INFO_2                                                                          0x4d19\n#define regRLC_SPP_PROF_INFO_2_BASE_IDX                                                                 1\n#define regRLC_SPP_GLOBAL_SH_ID                                                                         0x4d1a\n#define regRLC_SPP_GLOBAL_SH_ID_BASE_IDX                                                                1\n#define regRLC_SPP_GLOBAL_SH_ID_VALID                                                                   0x4d1b\n#define regRLC_SPP_GLOBAL_SH_ID_VALID_BASE_IDX                                                          1\n#define regRLC_SPP_STATUS                                                                               0x4d1c\n#define regRLC_SPP_STATUS_BASE_IDX                                                                      1\n#define regRLC_SPP_PVT_STAT_0                                                                           0x4d1d\n#define regRLC_SPP_PVT_STAT_0_BASE_IDX                                                                  1\n#define regRLC_SPP_PVT_STAT_1                                                                           0x4d1e\n#define regRLC_SPP_PVT_STAT_1_BASE_IDX                                                                  1\n#define regRLC_SPP_PVT_STAT_2                                                                           0x4d1f\n#define regRLC_SPP_PVT_STAT_2_BASE_IDX                                                                  1\n#define regRLC_SPP_PVT_STAT_3                                                                           0x4d20\n#define regRLC_SPP_PVT_STAT_3_BASE_IDX                                                                  1\n#define regRLC_SPP_PVT_LEVEL_MAX                                                                        0x4d21\n#define regRLC_SPP_PVT_LEVEL_MAX_BASE_IDX                                                               1\n#define regRLC_SPP_STALL_STATE_UPDATE                                                                   0x4d22\n#define regRLC_SPP_STALL_STATE_UPDATE_BASE_IDX                                                          1\n#define regRLC_SPP_PBB_INFO                                                                             0x4d23\n#define regRLC_SPP_PBB_INFO_BASE_IDX                                                                    1\n#define regRLC_SPP_RESET                                                                                0x4d24\n#define regRLC_SPP_RESET_BASE_IDX                                                                       1\n#define regRLC_RLCP_DOORBELL_RANGE                                                                      0x4d26\n#define regRLC_RLCP_DOORBELL_RANGE_BASE_IDX                                                             1\n#define regRLC_RLCP_DOORBELL_CNTL                                                                       0x4d27\n#define regRLC_RLCP_DOORBELL_CNTL_BASE_IDX                                                              1\n#define regRLC_RLCP_DOORBELL_STAT                                                                       0x4d28\n#define regRLC_RLCP_DOORBELL_STAT_BASE_IDX                                                              1\n#define regRLC_RLCP_DOORBELL_0_DATA_LO                                                                  0x4d29\n#define regRLC_RLCP_DOORBELL_0_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_0_DATA_HI                                                                  0x4d2a\n#define regRLC_RLCP_DOORBELL_0_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_1_DATA_LO                                                                  0x4d2b\n#define regRLC_RLCP_DOORBELL_1_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_1_DATA_HI                                                                  0x4d2c\n#define regRLC_RLCP_DOORBELL_1_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_2_DATA_LO                                                                  0x4d2d\n#define regRLC_RLCP_DOORBELL_2_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_2_DATA_HI                                                                  0x4d2e\n#define regRLC_RLCP_DOORBELL_2_DATA_HI_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_3_DATA_LO                                                                  0x4d2f\n#define regRLC_RLCP_DOORBELL_3_DATA_LO_BASE_IDX                                                         1\n#define regRLC_RLCP_DOORBELL_3_DATA_HI                                                                  0x4d30\n#define regRLC_RLCP_DOORBELL_3_DATA_HI_BASE_IDX                                                         1\n#define regRLC_CAC_MASK_CNTL                                                                            0x4d45\n#define regRLC_CAC_MASK_CNTL_BASE_IDX                                                                   1\n#define regRLC_POWER_RESIDENCY_CNTR_CTRL                                                                0x4d48\n#define regRLC_POWER_RESIDENCY_CNTR_CTRL_BASE_IDX                                                       1\n#define regRLC_CLK_RESIDENCY_CNTR_CTRL                                                                  0x4d49\n#define regRLC_CLK_RESIDENCY_CNTR_CTRL_BASE_IDX                                                         1\n#define regRLC_DS_RESIDENCY_CNTR_CTRL                                                                   0x4d4a\n#define regRLC_DS_RESIDENCY_CNTR_CTRL_BASE_IDX                                                          1\n#define regRLC_ULV_RESIDENCY_CNTR_CTRL                                                                  0x4d4b\n#define regRLC_ULV_RESIDENCY_CNTR_CTRL_BASE_IDX                                                         1\n#define regRLC_PCC_RESIDENCY_CNTR_CTRL                                                                  0x4d4c\n#define regRLC_PCC_RESIDENCY_CNTR_CTRL_BASE_IDX                                                         1\n#define regRLC_GENERAL_RESIDENCY_CNTR_CTRL                                                              0x4d4d\n#define regRLC_GENERAL_RESIDENCY_CNTR_CTRL_BASE_IDX                                                     1\n#define regRLC_POWER_RESIDENCY_EVENT_CNTR                                                               0x4d50\n#define regRLC_POWER_RESIDENCY_EVENT_CNTR_BASE_IDX                                                      1\n#define regRLC_CLK_RESIDENCY_EVENT_CNTR                                                                 0x4d51\n#define regRLC_CLK_RESIDENCY_EVENT_CNTR_BASE_IDX                                                        1\n#define regRLC_DS_RESIDENCY_EVENT_CNTR                                                                  0x4d52\n#define regRLC_DS_RESIDENCY_EVENT_CNTR_BASE_IDX                                                         1\n#define regRLC_ULV_RESIDENCY_EVENT_CNTR                                                                 0x4d53\n#define regRLC_ULV_RESIDENCY_EVENT_CNTR_BASE_IDX                                                        1\n#define regRLC_PCC_RESIDENCY_EVENT_CNTR                                                                 0x4d54\n#define regRLC_PCC_RESIDENCY_EVENT_CNTR_BASE_IDX                                                        1\n#define regRLC_GENERAL_RESIDENCY_EVENT_CNTR                                                             0x4d55\n#define regRLC_GENERAL_RESIDENCY_EVENT_CNTR_BASE_IDX                                                    1\n#define regRLC_POWER_RESIDENCY_REF_CNTR                                                                 0x4d58\n#define regRLC_POWER_RESIDENCY_REF_CNTR_BASE_IDX                                                        1\n#define regRLC_CLK_RESIDENCY_REF_CNTR                                                                   0x4d59\n#define regRLC_CLK_RESIDENCY_REF_CNTR_BASE_IDX                                                          1\n#define regRLC_DS_RESIDENCY_REF_CNTR                                                                    0x4d5a\n#define regRLC_DS_RESIDENCY_REF_CNTR_BASE_IDX                                                           1\n#define regRLC_ULV_RESIDENCY_REF_CNTR                                                                   0x4d5b\n#define regRLC_ULV_RESIDENCY_REF_CNTR_BASE_IDX                                                          1\n#define regRLC_PCC_RESIDENCY_REF_CNTR                                                                   0x4d5c\n#define regRLC_PCC_RESIDENCY_REF_CNTR_BASE_IDX                                                          1\n#define regRLC_GENERAL_RESIDENCY_REF_CNTR                                                               0x4d5d\n#define regRLC_GENERAL_RESIDENCY_REF_CNTR_BASE_IDX                                                      1\n#define regRLC_GFX_IH_CLIENT_CTRL                                                                       0x4d5e\n#define regRLC_GFX_IH_CLIENT_CTRL_BASE_IDX                                                              1\n#define regRLC_GFX_IH_ARBITER_STAT                                                                      0x4d5f\n#define regRLC_GFX_IH_ARBITER_STAT_BASE_IDX                                                             1\n#define regRLC_GFX_IH_CLIENT_SE_STAT_L                                                                  0x4d60\n#define regRLC_GFX_IH_CLIENT_SE_STAT_L_BASE_IDX                                                         1\n#define regRLC_GFX_IH_CLIENT_SE_STAT_H                                                                  0x4d61\n#define regRLC_GFX_IH_CLIENT_SE_STAT_H_BASE_IDX                                                         1\n#define regRLC_GFX_IH_CLIENT_SDMA_STAT                                                                  0x4d62\n#define regRLC_GFX_IH_CLIENT_SDMA_STAT_BASE_IDX                                                         1\n#define regRLC_GFX_IH_CLIENT_OTHER_STAT                                                                 0x4d63\n#define regRLC_GFX_IH_CLIENT_OTHER_STAT_BASE_IDX                                                        1\n#define regRLC_SPM_GLOBAL_DELAY_IND_ADDR                                                                0x4d64\n#define regRLC_SPM_GLOBAL_DELAY_IND_ADDR_BASE_IDX                                                       1\n#define regRLC_SPM_GLOBAL_DELAY_IND_DATA                                                                0x4d65\n#define regRLC_SPM_GLOBAL_DELAY_IND_DATA_BASE_IDX                                                       1\n#define regRLC_SPM_SE_DELAY_IND_ADDR                                                                    0x4d66\n#define regRLC_SPM_SE_DELAY_IND_ADDR_BASE_IDX                                                           1\n#define regRLC_SPM_SE_DELAY_IND_DATA                                                                    0x4d67\n#define regRLC_SPM_SE_DELAY_IND_DATA_BASE_IDX                                                           1\n#define regRLC_LX6_CNTL                                                                                 0x4d80\n#define regRLC_LX6_CNTL_BASE_IDX                                                                        1\n#define regRLC_XT_CORE_STATUS                                                                           0x4dd4\n#define regRLC_XT_CORE_STATUS_BASE_IDX                                                                  1\n#define regRLC_XT_CORE_INTERRUPT                                                                        0x4dd5\n#define regRLC_XT_CORE_INTERRUPT_BASE_IDX                                                               1\n#define regRLC_XT_CORE_FAULT_INFO                                                                       0x4dd6\n#define regRLC_XT_CORE_FAULT_INFO_BASE_IDX                                                              1\n#define regRLC_XT_CORE_ALT_RESET_VEC                                                                    0x4dd7\n#define regRLC_XT_CORE_ALT_RESET_VEC_BASE_IDX                                                           1\n#define regRLC_XT_CORE_RESERVED                                                                         0x4dd8\n#define regRLC_XT_CORE_RESERVED_BASE_IDX                                                                1\n#define regRLC_XT_INT_VEC_FORCE                                                                         0x4dd9\n#define regRLC_XT_INT_VEC_FORCE_BASE_IDX                                                                1\n#define regRLC_XT_INT_VEC_CLEAR                                                                         0x4dda\n#define regRLC_XT_INT_VEC_CLEAR_BASE_IDX                                                                1\n#define regRLC_XT_INT_VEC_MUX_SEL                                                                       0x4ddb\n#define regRLC_XT_INT_VEC_MUX_SEL_BASE_IDX                                                              1\n#define regRLC_XT_INT_VEC_MUX_INT_SEL                                                                   0x4ddc\n#define regRLC_XT_INT_VEC_MUX_INT_SEL_BASE_IDX                                                          1\n#define regRLC_GPU_CLOCK_COUNT_SPM_LSB                                                                  0x4de4\n#define regRLC_GPU_CLOCK_COUNT_SPM_LSB_BASE_IDX                                                         1\n#define regRLC_GPU_CLOCK_COUNT_SPM_MSB                                                                  0x4de5\n#define regRLC_GPU_CLOCK_COUNT_SPM_MSB_BASE_IDX                                                         1\n#define regRLC_SPM_THREAD_TRACE_CTRL                                                                    0x4de6\n#define regRLC_SPM_THREAD_TRACE_CTRL_BASE_IDX                                                           1\n#define regRLC_SPP_CAM_ADDR                                                                             0x4de8\n#define regRLC_SPP_CAM_ADDR_BASE_IDX                                                                    1\n#define regRLC_SPP_CAM_DATA                                                                             0x4de9\n#define regRLC_SPP_CAM_DATA_BASE_IDX                                                                    1\n#define regRLC_SPP_CAM_EXT_ADDR                                                                         0x4dea\n#define regRLC_SPP_CAM_EXT_ADDR_BASE_IDX                                                                1\n#define regRLC_SPP_CAM_EXT_DATA                                                                         0x4deb\n#define regRLC_SPP_CAM_EXT_DATA_BASE_IDX                                                                1\n#define regRLC_CPAXI_DOORBELL_MON_CTRL                                                                  0x4df1\n#define regRLC_CPAXI_DOORBELL_MON_CTRL_BASE_IDX                                                         1\n#define regRLC_CPAXI_DOORBELL_MON_STAT                                                                  0x4df2\n#define regRLC_CPAXI_DOORBELL_MON_STAT_BASE_IDX                                                         1\n#define regRLC_CPAXI_DOORBELL_MON_DATA_LSB                                                              0x4df3\n#define regRLC_CPAXI_DOORBELL_MON_DATA_LSB_BASE_IDX                                                     1\n#define regRLC_CPAXI_DOORBELL_MON_DATA_MSB                                                              0x4df4\n#define regRLC_CPAXI_DOORBELL_MON_DATA_MSB_BASE_IDX                                                     1\n#define regRLC_XT_DOORBELL_RANGE                                                                        0x4df5\n#define regRLC_XT_DOORBELL_RANGE_BASE_IDX                                                               1\n#define regRLC_XT_DOORBELL_CNTL                                                                         0x4df6\n#define regRLC_XT_DOORBELL_CNTL_BASE_IDX                                                                1\n#define regRLC_XT_DOORBELL_STAT                                                                         0x4df7\n#define regRLC_XT_DOORBELL_STAT_BASE_IDX                                                                1\n#define regRLC_XT_DOORBELL_0_DATA_LO                                                                    0x4df8\n#define regRLC_XT_DOORBELL_0_DATA_LO_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_0_DATA_HI                                                                    0x4df9\n#define regRLC_XT_DOORBELL_0_DATA_HI_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_1_DATA_LO                                                                    0x4dfa\n#define regRLC_XT_DOORBELL_1_DATA_LO_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_1_DATA_HI                                                                    0x4dfb\n#define regRLC_XT_DOORBELL_1_DATA_HI_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_2_DATA_LO                                                                    0x4dfc\n#define regRLC_XT_DOORBELL_2_DATA_LO_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_2_DATA_HI                                                                    0x4dfd\n#define regRLC_XT_DOORBELL_2_DATA_HI_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_3_DATA_LO                                                                    0x4dfe\n#define regRLC_XT_DOORBELL_3_DATA_LO_BASE_IDX                                                           1\n#define regRLC_XT_DOORBELL_3_DATA_HI                                                                    0x4dff\n#define regRLC_XT_DOORBELL_3_DATA_HI_BASE_IDX                                                           1\n#define regRLC_MEM_SLP_CNTL                                                                             0x4e00\n#define regRLC_MEM_SLP_CNTL_BASE_IDX                                                                    1\n#define regSMU_RLC_RESPONSE                                                                             0x4e01\n#define regSMU_RLC_RESPONSE_BASE_IDX                                                                    1\n#define regRLC_RLCV_SAFE_MODE                                                                           0x4e02\n#define regRLC_RLCV_SAFE_MODE_BASE_IDX                                                                  1\n#define regRLC_SMU_SAFE_MODE                                                                            0x4e03\n#define regRLC_SMU_SAFE_MODE_BASE_IDX                                                                   1\n#define regRLC_RLCV_COMMAND                                                                             0x4e04\n#define regRLC_RLCV_COMMAND_BASE_IDX                                                                    1\n#define regRLC_SMU_MESSAGE                                                                              0x4e05\n#define regRLC_SMU_MESSAGE_BASE_IDX                                                                     1\n#define regRLC_SMU_MESSAGE_1                                                                            0x4e06\n#define regRLC_SMU_MESSAGE_1_BASE_IDX                                                                   1\n#define regRLC_SMU_MESSAGE_2                                                                            0x4e07\n#define regRLC_SMU_MESSAGE_2_BASE_IDX                                                                   1\n#define regRLC_SRM_GPM_COMMAND                                                                          0x4e08\n#define regRLC_SRM_GPM_COMMAND_BASE_IDX                                                                 1\n#define regRLC_SRM_GPM_ABORT                                                                            0x4e09\n#define regRLC_SRM_GPM_ABORT_BASE_IDX                                                                   1\n#define regRLC_SMU_COMMAND                                                                              0x4e0a\n#define regRLC_SMU_COMMAND_BASE_IDX                                                                     1\n#define regRLC_SMU_ARGUMENT_1                                                                           0x4e0b\n#define regRLC_SMU_ARGUMENT_1_BASE_IDX                                                                  1\n#define regRLC_SMU_ARGUMENT_2                                                                           0x4e0c\n#define regRLC_SMU_ARGUMENT_2_BASE_IDX                                                                  1\n#define regRLC_SMU_ARGUMENT_3                                                                           0x4e0d\n#define regRLC_SMU_ARGUMENT_3_BASE_IDX                                                                  1\n#define regRLC_SMU_ARGUMENT_4                                                                           0x4e0e\n#define regRLC_SMU_ARGUMENT_4_BASE_IDX                                                                  1\n#define regRLC_SMU_ARGUMENT_5                                                                           0x4e0f\n#define regRLC_SMU_ARGUMENT_5_BASE_IDX                                                                  1\n#define regRLC_IMU_BOOTLOAD_ADDR_HI                                                                     0x4e10\n#define regRLC_IMU_BOOTLOAD_ADDR_HI_BASE_IDX                                                            1\n#define regRLC_IMU_BOOTLOAD_ADDR_LO                                                                     0x4e11\n#define regRLC_IMU_BOOTLOAD_ADDR_LO_BASE_IDX                                                            1\n#define regRLC_IMU_BOOTLOAD_SIZE                                                                        0x4e12\n#define regRLC_IMU_BOOTLOAD_SIZE_BASE_IDX                                                               1\n#define regRLC_IMU_MISC                                                                                 0x4e16\n#define regRLC_IMU_MISC_BASE_IDX                                                                        1\n#define regRLC_IMU_RESET_VECTOR                                                                         0x4e17\n#define regRLC_IMU_RESET_VECTOR_BASE_IDX                                                                1\n\n\n\n\n#define regRLC_RLCS_DEC_START                                                                           0x4e60\n#define regRLC_RLCS_DEC_START_BASE_IDX                                                                  1\n#define regRLC_RLCS_DEC_DUMP_ADDR                                                                       0x4e61\n#define regRLC_RLCS_DEC_DUMP_ADDR_BASE_IDX                                                              1\n#define regRLC_RLCS_EXCEPTION_REG_1                                                                     0x4e62\n#define regRLC_RLCS_EXCEPTION_REG_1_BASE_IDX                                                            1\n#define regRLC_RLCS_EXCEPTION_REG_2                                                                     0x4e63\n#define regRLC_RLCS_EXCEPTION_REG_2_BASE_IDX                                                            1\n#define regRLC_RLCS_EXCEPTION_REG_3                                                                     0x4e64\n#define regRLC_RLCS_EXCEPTION_REG_3_BASE_IDX                                                            1\n#define regRLC_RLCS_EXCEPTION_REG_4                                                                     0x4e65\n#define regRLC_RLCS_EXCEPTION_REG_4_BASE_IDX                                                            1\n#define regRLC_RLCS_CGCG_REQUEST                                                                        0x4e66\n#define regRLC_RLCS_CGCG_REQUEST_BASE_IDX                                                               1\n#define regRLC_RLCS_CGCG_STATUS                                                                         0x4e67\n#define regRLC_RLCS_CGCG_STATUS_BASE_IDX                                                                1\n#define regRLC_RLCS_SOC_DS_CNTL                                                                         0x4e68\n#define regRLC_RLCS_SOC_DS_CNTL_BASE_IDX                                                                1\n#define regRLC_RLCS_GFX_DS_CNTL                                                                         0x4e69\n#define regRLC_RLCS_GFX_DS_CNTL_BASE_IDX                                                                1\n#define regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL                                                              0x4e6a\n#define regRLC_RLCS_GFX_DS_ALLOW_MASK_CNTL_BASE_IDX                                                     1\n#define regRLC_GPM_STAT                                                                                 0x4e6b\n#define regRLC_GPM_STAT_BASE_IDX                                                                        1\n#define regRLC_RLCS_GPM_STAT                                                                            0x4e6b\n#define regRLC_RLCS_GPM_STAT_BASE_IDX                                                                   1\n#define regRLC_RLCS_ABORTED_PD_SEQUENCE                                                                 0x4e6c\n#define regRLC_RLCS_ABORTED_PD_SEQUENCE_BASE_IDX                                                        1\n#define regRLC_RLCS_DIDT_FORCE_STALL                                                                    0x4e6d\n#define regRLC_RLCS_DIDT_FORCE_STALL_BASE_IDX                                                           1\n#define regRLC_RLCS_IOV_CMD_STATUS                                                                      0x4e6e\n#define regRLC_RLCS_IOV_CMD_STATUS_BASE_IDX                                                             1\n#define regRLC_RLCS_IOV_CNTX_LOC_SIZE                                                                   0x4e6f\n#define regRLC_RLCS_IOV_CNTX_LOC_SIZE_BASE_IDX                                                          1\n#define regRLC_RLCS_IOV_SCH_BLOCK                                                                       0x4e70\n#define regRLC_RLCS_IOV_SCH_BLOCK_BASE_IDX                                                              1\n#define regRLC_RLCS_IOV_VM_BUSY_STATUS                                                                  0x4e71\n#define regRLC_RLCS_IOV_VM_BUSY_STATUS_BASE_IDX                                                         1\n#define regRLC_RLCS_GPM_STAT_2                                                                          0x4e72\n#define regRLC_RLCS_GPM_STAT_2_BASE_IDX                                                                 1\n#define regRLC_RLCS_GRBM_SOFT_RESET                                                                     0x4e73\n#define regRLC_RLCS_GRBM_SOFT_RESET_BASE_IDX                                                            1\n#define regRLC_RLCS_PG_CHANGE_STATUS                                                                    0x4e74\n#define regRLC_RLCS_PG_CHANGE_STATUS_BASE_IDX                                                           1\n#define regRLC_RLCS_PG_CHANGE_READ                                                                      0x4e75\n#define regRLC_RLCS_PG_CHANGE_READ_BASE_IDX                                                             1\n#define regRLC_RLCS_IH_SEMAPHORE                                                                        0x4e76\n#define regRLC_RLCS_IH_SEMAPHORE_BASE_IDX                                                               1\n#define regRLC_RLCS_IH_COOKIE_SEMAPHORE                                                                 0x4e77\n#define regRLC_RLCS_IH_COOKIE_SEMAPHORE_BASE_IDX                                                        1\n#define regRLC_RLCS_WGP_STATUS                                                                          0x4e78\n#define regRLC_RLCS_WGP_STATUS_BASE_IDX                                                                 1\n#define regRLC_RLCS_WGP_READ                                                                            0x4e79\n#define regRLC_RLCS_WGP_READ_BASE_IDX                                                                   1\n#define regRLC_RLCS_CP_INT_CTRL_1                                                                       0x4e7a\n#define regRLC_RLCS_CP_INT_CTRL_1_BASE_IDX                                                              1\n#define regRLC_RLCS_CP_INT_CTRL_2                                                                       0x4e7b\n#define regRLC_RLCS_CP_INT_CTRL_2_BASE_IDX                                                              1\n#define regRLC_RLCS_CP_INT_INFO_1                                                                       0x4e7c\n#define regRLC_RLCS_CP_INT_INFO_1_BASE_IDX                                                              1\n#define regRLC_RLCS_CP_INT_INFO_2                                                                       0x4e7d\n#define regRLC_RLCS_CP_INT_INFO_2_BASE_IDX                                                              1\n#define regRLC_RLCS_SPM_INT_CTRL                                                                        0x4e7e\n#define regRLC_RLCS_SPM_INT_CTRL_BASE_IDX                                                               1\n#define regRLC_RLCS_SPM_INT_INFO_1                                                                      0x4e7f\n#define regRLC_RLCS_SPM_INT_INFO_1_BASE_IDX                                                             1\n#define regRLC_RLCS_SPM_INT_INFO_2                                                                      0x4e80\n#define regRLC_RLCS_SPM_INT_INFO_2_BASE_IDX                                                             1\n#define regRLC_RLCS_DSM_TRIG                                                                            0x4e81\n#define regRLC_RLCS_DSM_TRIG_BASE_IDX                                                                   1\n#define regRLC_RLCS_BOOTLOAD_STATUS                                                                     0x4e82\n#define regRLC_RLCS_BOOTLOAD_STATUS_BASE_IDX                                                            1\n#define regRLC_RLCS_POWER_BRAKE_CNTL                                                                    0x4e83\n#define regRLC_RLCS_POWER_BRAKE_CNTL_BASE_IDX                                                           1\n#define regRLC_RLCS_POWER_BRAKE_CNTL_TH1                                                                0x4e84\n#define regRLC_RLCS_POWER_BRAKE_CNTL_TH1_BASE_IDX                                                       1\n#define regRLC_RLCS_GRBM_IDLE_BUSY_STAT                                                                 0x4e85\n#define regRLC_RLCS_GRBM_IDLE_BUSY_STAT_BASE_IDX                                                        1\n#define regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL                                                             0x4e86\n#define regRLC_RLCS_GRBM_IDLE_BUSY_INT_CNTL_BASE_IDX                                                    1\n#define regRLC_RLCS_CMP_IDLE_CNTL                                                                       0x4e87\n#define regRLC_RLCS_CMP_IDLE_CNTL_BASE_IDX                                                              1\n#define regRLC_RLCS_GENERAL_0                                                                           0x4e88\n#define regRLC_RLCS_GENERAL_0_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_1                                                                           0x4e89\n#define regRLC_RLCS_GENERAL_1_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_2                                                                           0x4e8a\n#define regRLC_RLCS_GENERAL_2_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_3                                                                           0x4e8b\n#define regRLC_RLCS_GENERAL_3_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_4                                                                           0x4e8c\n#define regRLC_RLCS_GENERAL_4_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_5                                                                           0x4e8d\n#define regRLC_RLCS_GENERAL_5_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_6                                                                           0x4e8e\n#define regRLC_RLCS_GENERAL_6_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_7                                                                           0x4e8f\n#define regRLC_RLCS_GENERAL_7_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_8                                                                           0x4e90\n#define regRLC_RLCS_GENERAL_8_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_9                                                                           0x4e91\n#define regRLC_RLCS_GENERAL_9_BASE_IDX                                                                  1\n#define regRLC_RLCS_GENERAL_10                                                                          0x4e92\n#define regRLC_RLCS_GENERAL_10_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_11                                                                          0x4e93\n#define regRLC_RLCS_GENERAL_11_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_12                                                                          0x4e94\n#define regRLC_RLCS_GENERAL_12_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_13                                                                          0x4e95\n#define regRLC_RLCS_GENERAL_13_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_14                                                                          0x4e96\n#define regRLC_RLCS_GENERAL_14_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_15                                                                          0x4e97\n#define regRLC_RLCS_GENERAL_15_BASE_IDX                                                                 1\n#define regRLC_RLCS_GENERAL_16                                                                          0x4e98\n#define regRLC_RLCS_GENERAL_16_BASE_IDX                                                                 1\n#define regRLC_RLCS_AUXILIARY_REG_1                                                                     0x4ec5\n#define regRLC_RLCS_AUXILIARY_REG_1_BASE_IDX                                                            1\n#define regRLC_RLCS_AUXILIARY_REG_2                                                                     0x4ec6\n#define regRLC_RLCS_AUXILIARY_REG_2_BASE_IDX                                                            1\n#define regRLC_RLCS_AUXILIARY_REG_3                                                                     0x4ec7\n#define regRLC_RLCS_AUXILIARY_REG_3_BASE_IDX                                                            1\n#define regRLC_RLCS_AUXILIARY_REG_4                                                                     0x4ec8\n#define regRLC_RLCS_AUXILIARY_REG_4_BASE_IDX                                                            1\n#define regRLC_RLCS_SPM_SQTT_MODE                                                                       0x4ec9\n#define regRLC_RLCS_SPM_SQTT_MODE_BASE_IDX                                                              1\n#define regRLC_RLCS_CP_DMA_SRCID_OVER                                                                   0x4eca\n#define regRLC_RLCS_CP_DMA_SRCID_OVER_BASE_IDX                                                          1\n#define regRLC_RLCS_BOOTLOAD_ID_STATUS1                                                                 0x4ecb\n#define regRLC_RLCS_BOOTLOAD_ID_STATUS1_BASE_IDX                                                        1\n#define regRLC_RLCS_BOOTLOAD_ID_STATUS2                                                                 0x4ecc\n#define regRLC_RLCS_BOOTLOAD_ID_STATUS2_BASE_IDX                                                        1\n#define regRLC_RLCS_IMU_VIDCHG_CNTL                                                                     0x4ecd\n#define regRLC_RLCS_IMU_VIDCHG_CNTL_BASE_IDX                                                            1\n#define regRLC_RLCS_EDC_INT_CNTL                                                                        0x4ece\n#define regRLC_RLCS_EDC_INT_CNTL_BASE_IDX                                                               1\n#define regRLC_RLCS_KMD_LOG_CNTL1                                                                       0x4ecf\n#define regRLC_RLCS_KMD_LOG_CNTL1_BASE_IDX                                                              1\n#define regRLC_RLCS_KMD_LOG_CNTL2                                                                       0x4ed0\n#define regRLC_RLCS_KMD_LOG_CNTL2_BASE_IDX                                                              1\n#define regRLC_RLCS_GPM_LEGACY_INT_STAT                                                                 0x4ed1\n#define regRLC_RLCS_GPM_LEGACY_INT_STAT_BASE_IDX                                                        1\n#define regRLC_RLCS_GPM_LEGACY_INT_DISABLE                                                              0x4ed2\n#define regRLC_RLCS_GPM_LEGACY_INT_DISABLE_BASE_IDX                                                     1\n#define regRLC_RLCS_SRM_SRCID_CNTL                                                                      0x4ed3\n#define regRLC_RLCS_SRM_SRCID_CNTL_BASE_IDX                                                             1\n#define regRLC_RLCS_GCR_DATA_0                                                                          0x4ed4\n#define regRLC_RLCS_GCR_DATA_0_BASE_IDX                                                                 1\n#define regRLC_RLCS_GCR_DATA_1                                                                          0x4ed5\n#define regRLC_RLCS_GCR_DATA_1_BASE_IDX                                                                 1\n#define regRLC_RLCS_GCR_DATA_2                                                                          0x4ed6\n#define regRLC_RLCS_GCR_DATA_2_BASE_IDX                                                                 1\n#define regRLC_RLCS_GCR_DATA_3                                                                          0x4ed7\n#define regRLC_RLCS_GCR_DATA_3_BASE_IDX                                                                 1\n#define regRLC_RLCS_GCR_STATUS                                                                          0x4ed8\n#define regRLC_RLCS_GCR_STATUS_BASE_IDX                                                                 1\n#define regRLC_RLCS_PERFMON_CLK_CNTL_UCODE                                                              0x4ed9\n#define regRLC_RLCS_PERFMON_CLK_CNTL_UCODE_BASE_IDX                                                     1\n#define regRLC_RLCS_UTCL2_CNTL                                                                          0x4eda\n#define regRLC_RLCS_UTCL2_CNTL_BASE_IDX                                                                 1\n#define regRLC_RLCS_IMU_RLC_MSG_DATA0                                                                   0x4edb\n#define regRLC_RLCS_IMU_RLC_MSG_DATA0_BASE_IDX                                                          1\n#define regRLC_RLCS_IMU_RLC_MSG_DATA1                                                                   0x4edc\n#define regRLC_RLCS_IMU_RLC_MSG_DATA1_BASE_IDX                                                          1\n#define regRLC_RLCS_IMU_RLC_MSG_DATA2                                                                   0x4edd\n#define regRLC_RLCS_IMU_RLC_MSG_DATA2_BASE_IDX                                                          1\n#define regRLC_RLCS_IMU_RLC_MSG_DATA3                                                                   0x4ede\n#define regRLC_RLCS_IMU_RLC_MSG_DATA3_BASE_IDX                                                          1\n#define regRLC_RLCS_IMU_RLC_MSG_DATA4                                                                   0x4edf\n#define regRLC_RLCS_IMU_RLC_MSG_DATA4_BASE_IDX                                                          1\n#define regRLC_RLCS_IMU_RLC_MSG_CONTROL                                                                 0x4ee0\n#define regRLC_RLCS_IMU_RLC_MSG_CONTROL_BASE_IDX                                                        1\n#define regRLC_RLCS_IMU_RLC_MSG_CNTL                                                                    0x4ee1\n#define regRLC_RLCS_IMU_RLC_MSG_CNTL_BASE_IDX                                                           1\n#define regRLC_RLCS_RLC_IMU_MSG_DATA0                                                                   0x4ee2\n#define regRLC_RLCS_RLC_IMU_MSG_DATA0_BASE_IDX                                                          1\n#define regRLC_RLCS_RLC_IMU_MSG_CONTROL                                                                 0x4ee3\n#define regRLC_RLCS_RLC_IMU_MSG_CONTROL_BASE_IDX                                                        1\n#define regRLC_RLCS_RLC_IMU_MSG_CNTL                                                                    0x4ee4\n#define regRLC_RLCS_RLC_IMU_MSG_CNTL_BASE_IDX                                                           1\n#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0                                                            0x4ee5\n#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_0_BASE_IDX                                                   1\n#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1                                                            0x4ee6\n#define regRLC_RLCS_IMU_RLC_TELEMETRY_DATA_1_BASE_IDX                                                   1\n#define regRLC_RLCS_IMU_RLC_MUTEX_CNTL                                                                  0x4ee7\n#define regRLC_RLCS_IMU_RLC_MUTEX_CNTL_BASE_IDX                                                         1\n#define regRLC_RLCS_IMU_RLC_STATUS                                                                      0x4ee8\n#define regRLC_RLCS_IMU_RLC_STATUS_BASE_IDX                                                             1\n#define regRLC_RLCS_RLC_IMU_STATUS                                                                      0x4ee9\n#define regRLC_RLCS_RLC_IMU_STATUS_BASE_IDX                                                             1\n#define regRLC_RLCS_IMU_RAM_DATA_1                                                                      0x4eea\n#define regRLC_RLCS_IMU_RAM_DATA_1_BASE_IDX                                                             1\n#define regRLC_RLCS_IMU_RAM_ADDR_1_LSB                                                                  0x4eeb\n#define regRLC_RLCS_IMU_RAM_ADDR_1_LSB_BASE_IDX                                                         1\n#define regRLC_RLCS_IMU_RAM_ADDR_1_MSB                                                                  0x4eec\n#define regRLC_RLCS_IMU_RAM_ADDR_1_MSB_BASE_IDX                                                         1\n#define regRLC_RLCS_IMU_RAM_DATA_0                                                                      0x4eed\n#define regRLC_RLCS_IMU_RAM_DATA_0_BASE_IDX                                                             1\n#define regRLC_RLCS_IMU_RAM_ADDR_0_LSB                                                                  0x4eee\n#define regRLC_RLCS_IMU_RAM_ADDR_0_LSB_BASE_IDX                                                         1\n#define regRLC_RLCS_IMU_RAM_ADDR_0_MSB                                                                  0x4eef\n#define regRLC_RLCS_IMU_RAM_ADDR_0_MSB_BASE_IDX                                                         1\n#define regRLC_RLCS_IMU_RAM_CNTL                                                                        0x4ef0\n#define regRLC_RLCS_IMU_RAM_CNTL_BASE_IDX                                                               1\n#define regRLC_RLCS_IMU_GFX_DOORBELL_FENCE                                                              0x4ef1\n#define regRLC_RLCS_IMU_GFX_DOORBELL_FENCE_BASE_IDX                                                     1\n#define regRLC_RLCS_SDMA_INT_CNTL_1                                                                     0x4ef3\n#define regRLC_RLCS_SDMA_INT_CNTL_1_BASE_IDX                                                            1\n#define regRLC_RLCS_SDMA_INT_CNTL_2                                                                     0x4ef4\n#define regRLC_RLCS_SDMA_INT_CNTL_2_BASE_IDX                                                            1\n#define regRLC_RLCS_SDMA_INT_STAT                                                                       0x4ef5\n#define regRLC_RLCS_SDMA_INT_STAT_BASE_IDX                                                              1\n#define regRLC_RLCS_SDMA_INT_INFO                                                                       0x4ef6\n#define regRLC_RLCS_SDMA_INT_INFO_BASE_IDX                                                              1\n#define regRLC_RLCS_PMM_CGCG_CNTL                                                                       0x4ef7\n#define regRLC_RLCS_PMM_CGCG_CNTL_BASE_IDX                                                              1\n#define regRLC_RLCS_GFX_MEM_POWER_CTRL_LO                                                               0x4ef8\n#define regRLC_RLCS_GFX_MEM_POWER_CTRL_LO_BASE_IDX                                                      1\n#define regRLC_RLCS_GFX_RM_CNTL                                                                         0x4efa\n#define regRLC_RLCS_GFX_RM_CNTL_BASE_IDX                                                                1\n#define regRLC_RLCS_IH_CTRL_1                                                                           0x4efb\n#define regRLC_RLCS_IH_CTRL_1_BASE_IDX                                                                  1\n#define regRLC_RLCS_IH_CTRL_2                                                                           0x4efc\n#define regRLC_RLCS_IH_CTRL_2_BASE_IDX                                                                  1\n#define regRLC_RLCS_IH_CTRL_3                                                                           0x4efd\n#define regRLC_RLCS_IH_CTRL_3_BASE_IDX                                                                  1\n#define regRLC_RLCS_IH_STATUS                                                                           0x4efe\n#define regRLC_RLCS_IH_STATUS_BASE_IDX                                                                  1\n#define regRLC_RLCS_DEC_END                                                                             0x4fff\n#define regRLC_RLCS_DEC_END_BASE_IDX                                                                    1\n\n\n\n\n#define regRLC_SAFE_MODE                                                                                0x0980\n#define regRLC_SAFE_MODE_BASE_IDX                                                                       1\n#define regRLC_SPM_SAMPLE_CNT                                                                           0x0981\n#define regRLC_SPM_SAMPLE_CNT_BASE_IDX                                                                  1\n#define regRLC_SPM_MC_CNTL                                                                              0x0982\n#define regRLC_SPM_MC_CNTL_BASE_IDX                                                                     1\n#define regRLC_SPM_INT_CNTL                                                                             0x0983\n#define regRLC_SPM_INT_CNTL_BASE_IDX                                                                    1\n#define regRLC_SPM_INT_STATUS                                                                           0x0984\n#define regRLC_SPM_INT_STATUS_BASE_IDX                                                                  1\n#define regRLC_SPM_INT_INFO_1                                                                           0x0985\n#define regRLC_SPM_INT_INFO_1_BASE_IDX                                                                  1\n#define regRLC_SPM_INT_INFO_2                                                                           0x0986\n#define regRLC_SPM_INT_INFO_2_BASE_IDX                                                                  1\n#define regRLC_CSIB_ADDR_LO                                                                             0x0987\n#define regRLC_CSIB_ADDR_LO_BASE_IDX                                                                    1\n#define regRLC_CSIB_ADDR_HI                                                                             0x0988\n#define regRLC_CSIB_ADDR_HI_BASE_IDX                                                                    1\n#define regRLC_CSIB_LENGTH                                                                              0x0989\n#define regRLC_CSIB_LENGTH_BASE_IDX                                                                     1\n#define regRLC_CP_SCHEDULERS                                                                            0x098a\n#define regRLC_CP_SCHEDULERS_BASE_IDX                                                                   1\n#define regRLC_CP_EOF_INT                                                                               0x098b\n#define regRLC_CP_EOF_INT_BASE_IDX                                                                      1\n#define regRLC_CP_EOF_INT_CNT                                                                           0x098c\n#define regRLC_CP_EOF_INT_CNT_BASE_IDX                                                                  1\n#define regRLC_SPARE_INT_0                                                                              0x098d\n#define regRLC_SPARE_INT_0_BASE_IDX                                                                     1\n#define regRLC_SPARE_INT_1                                                                              0x098e\n#define regRLC_SPARE_INT_1_BASE_IDX                                                                     1\n#define regRLC_SPARE_INT_2                                                                              0x098f\n#define regRLC_SPARE_INT_2_BASE_IDX                                                                     1\n#define regRLC_PACE_SPARE_INT                                                                           0x0990\n#define regRLC_PACE_SPARE_INT_BASE_IDX                                                                  1\n#define regRLC_PACE_SPARE_INT_1                                                                         0x0991\n#define regRLC_PACE_SPARE_INT_1_BASE_IDX                                                                1\n#define regRLC_RLCV_SPARE_INT_1                                                                         0x0992\n#define regRLC_RLCV_SPARE_INT_1_BASE_IDX                                                                1\n\n\n\n\n#define regCGTS_TCC_DISABLE                                                                             0x5006\n#define regCGTS_TCC_DISABLE_BASE_IDX                                                                    1\n#define regCGTX_SPI_DEBUG_CLK_CTRL                                                                      0x507f\n#define regCGTX_SPI_DEBUG_CLK_CTRL_BASE_IDX                                                             1\n#define regCGTT_VGT_CLK_CTRL                                                                            0x5084\n#define regCGTT_VGT_CLK_CTRL_BASE_IDX                                                                   1\n#define regCGTT_IA_CLK_CTRL                                                                             0x5085\n#define regCGTT_IA_CLK_CTRL_BASE_IDX                                                                    1\n#define regCGTT_WD_CLK_CTRL                                                                             0x5086\n#define regCGTT_WD_CLK_CTRL_BASE_IDX                                                                    1\n#define regCGTT_GS_NGG_CLK_CTRL                                                                         0x5087\n#define regCGTT_GS_NGG_CLK_CTRL_BASE_IDX                                                                1\n#define regCGTT_PA_CLK_CTRL                                                                             0x5088\n#define regCGTT_PA_CLK_CTRL_BASE_IDX                                                                    1\n#define regCGTT_SC_CLK_CTRL0                                                                            0x5089\n#define regCGTT_SC_CLK_CTRL0_BASE_IDX                                                                   1\n#define regCGTT_SC_CLK_CTRL1                                                                            0x508a\n#define regCGTT_SC_CLK_CTRL1_BASE_IDX                                                                   1\n#define regCGTT_SC_CLK_CTRL2                                                                            0x508b\n#define regCGTT_SC_CLK_CTRL2_BASE_IDX                                                                   1\n#define regCGTT_SQG_CLK_CTRL                                                                            0x508d\n#define regCGTT_SQG_CLK_CTRL_BASE_IDX                                                                   1\n#define regSQ_ALU_CLK_CTRL                                                                              0x508e\n#define regSQ_ALU_CLK_CTRL_BASE_IDX                                                                     1\n#define regSQ_TEX_CLK_CTRL                                                                              0x508f\n#define regSQ_TEX_CLK_CTRL_BASE_IDX                                                                     1\n#define regSQ_LDS_CLK_CTRL                                                                              0x5090\n#define regSQ_LDS_CLK_CTRL_BASE_IDX                                                                     1\n#define regICG_SP_CLK_CTRL                                                                              0x5093\n#define regICG_SP_CLK_CTRL_BASE_IDX                                                                     1\n#define regTA_CGTT_CTRL                                                                                 0x509d\n#define regTA_CGTT_CTRL_BASE_IDX                                                                        1\n#define regDB_CGTT_CLK_CTRL_0                                                                           0x50a4\n#define regDB_CGTT_CLK_CTRL_0_BASE_IDX                                                                  1\n#define regCB_CGTT_SCLK_CTRL                                                                            0x50a8\n#define regCB_CGTT_SCLK_CTRL_BASE_IDX                                                                   1\n#define regGFX_ICG_GL2A_CTRL                                                                            0x50ac\n#define regGFX_ICG_GL2A_CTRL_BASE_IDX                                                                   1\n#define regCGTT_CP_CLK_CTRL                                                                             0x50b0\n#define regCGTT_CP_CLK_CTRL_BASE_IDX                                                                    1\n#define regCGTT_CPF_CLK_CTRL                                                                            0x50b1\n#define regCGTT_CPF_CLK_CTRL_BASE_IDX                                                                   1\n#define regCGTT_CPC_CLK_CTRL                                                                            0x50b2\n#define regCGTT_CPC_CLK_CTRL_BASE_IDX                                                                   1\n#define regCGTT_RLC_CLK_CTRL                                                                            0x50b5\n#define regCGTT_RLC_CLK_CTRL_BASE_IDX                                                                   1\n#define regCGTT_SC_CLK_CTRL3                                                                            0x50bc\n#define regCGTT_SC_CLK_CTRL3_BASE_IDX                                                                   1\n#define regCGTT_SC_CLK_CTRL4                                                                            0x50bd\n#define regCGTT_SC_CLK_CTRL4_BASE_IDX                                                                   1\n#define regGCEA_ICG_CTRL                                                                                0x50c4\n#define regGCEA_ICG_CTRL_BASE_IDX                                                                       1\n#define regGL1I_GL1R_MGCG_OVERRIDE                                                                      0x50e4\n#define regGL1I_GL1R_MGCG_OVERRIDE_BASE_IDX                                                             1\n#define regGL1H_ICG_CTRL                                                                                0x50e8\n#define regGL1H_ICG_CTRL_BASE_IDX                                                                       1\n#define regCHI_CHR_MGCG_OVERRIDE                                                                        0x50e9\n#define regCHI_CHR_MGCG_OVERRIDE_BASE_IDX                                                               1\n#define regICG_GL1C_CLK_CTRL                                                                            0x50ec\n#define regICG_GL1C_CLK_CTRL_BASE_IDX                                                                   1\n#define regICG_GL1A_CTRL                                                                                0x50f0\n#define regICG_GL1A_CTRL_BASE_IDX                                                                       1\n#define regICG_CHA_CTRL                                                                                 0x50f1\n#define regICG_CHA_CTRL_BASE_IDX                                                                        1\n#define regGUS_ICG_CTRL                                                                                 0x50f4\n#define regGUS_ICG_CTRL_BASE_IDX                                                                        1\n#define regCGTT_PH_CLK_CTRL0                                                                            0x50f8\n#define regCGTT_PH_CLK_CTRL0_BASE_IDX                                                                   1\n#define regCGTT_PH_CLK_CTRL1                                                                            0x50f9\n#define regCGTT_PH_CLK_CTRL1_BASE_IDX                                                                   1\n#define regCGTT_PH_CLK_CTRL2                                                                            0x50fa\n#define regCGTT_PH_CLK_CTRL2_BASE_IDX                                                                   1\n#define regCGTT_PH_CLK_CTRL3                                                                            0x50fb\n#define regCGTT_PH_CLK_CTRL3_BASE_IDX                                                                   1\n#define regGFX_ICG_GL2C_CTRL                                                                            0x50fc\n#define regGFX_ICG_GL2C_CTRL_BASE_IDX                                                                   1\n#define regGFX_ICG_GL2C_CTRL1                                                                           0x50fd\n#define regGFX_ICG_GL2C_CTRL1_BASE_IDX                                                                  1\n#define regICG_LDS_CLK_CTRL                                                                             0x5114\n#define regICG_LDS_CLK_CTRL_BASE_IDX                                                                    1\n#define regGFX_ICG_UTCL1_CTRL                                                                           0x511c\n#define regGFX_ICG_UTCL1_CTRL_BASE_IDX                                                                  1\n#define regICG_CHC_CLK_CTRL                                                                             0x5140\n#define regICG_CHC_CLK_CTRL_BASE_IDX                                                                    1\n#define regICG_CHCG_CLK_CTRL                                                                            0x5144\n#define regICG_CHCG_CLK_CTRL_BASE_IDX                                                                   1\n\n\n\n\n#define regCP_MES_DM_INDEX_ADDR                                                                         0x5c00\n#define regCP_MES_DM_INDEX_ADDR_BASE_IDX                                                                1\n#define regCP_MES_DM_INDEX_DATA                                                                         0x5c01\n#define regCP_MES_DM_INDEX_DATA_BASE_IDX                                                                1\n#define regCP_MEC_DM_INDEX_ADDR                                                                         0x5c02\n#define regCP_MEC_DM_INDEX_ADDR_BASE_IDX                                                                1\n#define regCP_MEC_DM_INDEX_DATA                                                                         0x5c03\n#define regCP_MEC_DM_INDEX_DATA_BASE_IDX                                                                1\n#define regCP_GFX_RS64_DM_INDEX_ADDR                                                                    0x5c04\n#define regCP_GFX_RS64_DM_INDEX_ADDR_BASE_IDX                                                           1\n#define regCP_GFX_RS64_DM_INDEX_DATA                                                                    0x5c05\n#define regCP_GFX_RS64_DM_INDEX_DATA_BASE_IDX                                                           1\n#define regCPG_PSP_DEBUG                                                                                0x5c10\n#define regCPG_PSP_DEBUG_BASE_IDX                                                                       1\n#define regCPC_PSP_DEBUG                                                                                0x5c11\n#define regCPC_PSP_DEBUG_BASE_IDX                                                                       1\n#define regGRBM_IOV_ERROR_FIFO                                                                          0x5e07\n#define regGRBM_IOV_ERROR_FIFO_BASE_IDX                                                                 1\n#define regGRBM_SEC_CNTL                                                                                0x5e0d\n#define regGRBM_SEC_CNTL_BASE_IDX                                                                       1\n#define regGRBM_CAM_INDEX                                                                               0x5e10\n#define regGRBM_CAM_INDEX_BASE_IDX                                                                      1\n#define regGRBM_HYP_CAM_INDEX                                                                           0x5e10\n#define regGRBM_HYP_CAM_INDEX_BASE_IDX                                                                  1\n#define regGRBM_CAM_DATA                                                                                0x5e11\n#define regGRBM_CAM_DATA_BASE_IDX                                                                       1\n#define regGRBM_HYP_CAM_DATA                                                                            0x5e11\n#define regGRBM_HYP_CAM_DATA_BASE_IDX                                                                   1\n#define regGRBM_CAM_DATA_UPPER                                                                          0x5e12\n#define regGRBM_CAM_DATA_UPPER_BASE_IDX                                                                 1\n#define regGRBM_HYP_CAM_DATA_UPPER                                                                      0x5e12\n#define regGRBM_HYP_CAM_DATA_UPPER_BASE_IDX                                                             1\n#define regRLC_FWL_FIRST_VIOL_ADDR                                                                      0x5f26\n#define regRLC_FWL_FIRST_VIOL_ADDR_BASE_IDX                                                             1\n\n\n\n\n#define regGFX_IMU_C2PMSG_0                                                                             0x4000\n#define regGFX_IMU_C2PMSG_0_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_1                                                                             0x4001\n#define regGFX_IMU_C2PMSG_1_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_2                                                                             0x4002\n#define regGFX_IMU_C2PMSG_2_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_3                                                                             0x4003\n#define regGFX_IMU_C2PMSG_3_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_4                                                                             0x4004\n#define regGFX_IMU_C2PMSG_4_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_5                                                                             0x4005\n#define regGFX_IMU_C2PMSG_5_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_6                                                                             0x4006\n#define regGFX_IMU_C2PMSG_6_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_7                                                                             0x4007\n#define regGFX_IMU_C2PMSG_7_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_8                                                                             0x4008\n#define regGFX_IMU_C2PMSG_8_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_9                                                                             0x4009\n#define regGFX_IMU_C2PMSG_9_BASE_IDX                                                                    1\n#define regGFX_IMU_C2PMSG_10                                                                            0x400a\n#define regGFX_IMU_C2PMSG_10_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_11                                                                            0x400b\n#define regGFX_IMU_C2PMSG_11_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_12                                                                            0x400c\n#define regGFX_IMU_C2PMSG_12_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_13                                                                            0x400d\n#define regGFX_IMU_C2PMSG_13_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_14                                                                            0x400e\n#define regGFX_IMU_C2PMSG_14_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_15                                                                            0x400f\n#define regGFX_IMU_C2PMSG_15_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_16                                                                            0x4010\n#define regGFX_IMU_C2PMSG_16_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_17                                                                            0x4011\n#define regGFX_IMU_C2PMSG_17_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_18                                                                            0x4012\n#define regGFX_IMU_C2PMSG_18_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_19                                                                            0x4013\n#define regGFX_IMU_C2PMSG_19_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_20                                                                            0x4014\n#define regGFX_IMU_C2PMSG_20_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_21                                                                            0x4015\n#define regGFX_IMU_C2PMSG_21_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_22                                                                            0x4016\n#define regGFX_IMU_C2PMSG_22_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_23                                                                            0x4017\n#define regGFX_IMU_C2PMSG_23_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_24                                                                            0x4018\n#define regGFX_IMU_C2PMSG_24_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_25                                                                            0x4019\n#define regGFX_IMU_C2PMSG_25_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_26                                                                            0x401a\n#define regGFX_IMU_C2PMSG_26_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_27                                                                            0x401b\n#define regGFX_IMU_C2PMSG_27_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_28                                                                            0x401c\n#define regGFX_IMU_C2PMSG_28_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_29                                                                            0x401d\n#define regGFX_IMU_C2PMSG_29_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_30                                                                            0x401e\n#define regGFX_IMU_C2PMSG_30_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_31                                                                            0x401f\n#define regGFX_IMU_C2PMSG_31_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_32                                                                            0x4020\n#define regGFX_IMU_C2PMSG_32_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_33                                                                            0x4021\n#define regGFX_IMU_C2PMSG_33_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_34                                                                            0x4022\n#define regGFX_IMU_C2PMSG_34_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_35                                                                            0x4023\n#define regGFX_IMU_C2PMSG_35_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_36                                                                            0x4024\n#define regGFX_IMU_C2PMSG_36_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_37                                                                            0x4025\n#define regGFX_IMU_C2PMSG_37_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_38                                                                            0x4026\n#define regGFX_IMU_C2PMSG_38_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_39                                                                            0x4027\n#define regGFX_IMU_C2PMSG_39_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_40                                                                            0x4028\n#define regGFX_IMU_C2PMSG_40_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_41                                                                            0x4029\n#define regGFX_IMU_C2PMSG_41_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_42                                                                            0x402a\n#define regGFX_IMU_C2PMSG_42_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_43                                                                            0x402b\n#define regGFX_IMU_C2PMSG_43_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_44                                                                            0x402c\n#define regGFX_IMU_C2PMSG_44_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_45                                                                            0x402d\n#define regGFX_IMU_C2PMSG_45_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_46                                                                            0x402e\n#define regGFX_IMU_C2PMSG_46_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_47                                                                            0x402f\n#define regGFX_IMU_C2PMSG_47_BASE_IDX                                                                   1\n#define regGFX_IMU_MSG_FLAGS                                                                            0x403f\n#define regGFX_IMU_MSG_FLAGS_BASE_IDX                                                                   1\n#define regGFX_IMU_C2PMSG_ACCESS_CTRL0                                                                  0x4040\n#define regGFX_IMU_C2PMSG_ACCESS_CTRL0_BASE_IDX                                                         1\n#define regGFX_IMU_C2PMSG_ACCESS_CTRL1                                                                  0x4041\n#define regGFX_IMU_C2PMSG_ACCESS_CTRL1_BASE_IDX                                                         1\n#define regGFX_IMU_PWRMGT_IRQ_CTRL                                                                      0x4042\n#define regGFX_IMU_PWRMGT_IRQ_CTRL_BASE_IDX                                                             1\n#define regGFX_IMU_MP1_MUTEX                                                                            0x4043\n#define regGFX_IMU_MP1_MUTEX_BASE_IDX                                                                   1\n#define regGFX_IMU_RLC_DATA_4                                                                           0x4046\n#define regGFX_IMU_RLC_DATA_4_BASE_IDX                                                                  1\n#define regGFX_IMU_RLC_DATA_3                                                                           0x4047\n#define regGFX_IMU_RLC_DATA_3_BASE_IDX                                                                  1\n#define regGFX_IMU_RLC_DATA_2                                                                           0x4048\n#define regGFX_IMU_RLC_DATA_2_BASE_IDX                                                                  1\n#define regGFX_IMU_RLC_DATA_1                                                                           0x4049\n#define regGFX_IMU_RLC_DATA_1_BASE_IDX                                                                  1\n#define regGFX_IMU_RLC_DATA_0                                                                           0x404a\n#define regGFX_IMU_RLC_DATA_0_BASE_IDX                                                                  1\n#define regGFX_IMU_RLC_CMD                                                                              0x404b\n#define regGFX_IMU_RLC_CMD_BASE_IDX                                                                     1\n#define regGFX_IMU_RLC_MUTEX                                                                            0x404c\n#define regGFX_IMU_RLC_MUTEX_BASE_IDX                                                                   1\n#define regGFX_IMU_RLC_MSG_STATUS                                                                       0x404f\n#define regGFX_IMU_RLC_MSG_STATUS_BASE_IDX                                                              1\n#define regRLC_GFX_IMU_DATA_0                                                                           0x4052\n#define regRLC_GFX_IMU_DATA_0_BASE_IDX                                                                  1\n#define regRLC_GFX_IMU_CMD                                                                              0x4053\n#define regRLC_GFX_IMU_CMD_BASE_IDX                                                                     1\n#define regGFX_IMU_RLC_STATUS                                                                           0x4054\n#define regGFX_IMU_RLC_STATUS_BASE_IDX                                                                  1\n#define regGFX_IMU_STATUS                                                                               0x4055\n#define regGFX_IMU_STATUS_BASE_IDX                                                                      1\n#define regGFX_IMU_SOC_DATA                                                                             0x4059\n#define regGFX_IMU_SOC_DATA_BASE_IDX                                                                    1\n#define regGFX_IMU_SOC_ADDR                                                                             0x405a\n#define regGFX_IMU_SOC_ADDR_BASE_IDX                                                                    1\n#define regGFX_IMU_SOC_REQ                                                                              0x405b\n#define regGFX_IMU_SOC_REQ_BASE_IDX                                                                     1\n#define regGFX_IMU_VF_CTRL                                                                              0x405c\n#define regGFX_IMU_VF_CTRL_BASE_IDX                                                                     1\n#define regGFX_IMU_TELEMETRY                                                                            0x4060\n#define regGFX_IMU_TELEMETRY_BASE_IDX                                                                   1\n#define regGFX_IMU_TELEMETRY_DATA                                                                       0x4061\n#define regGFX_IMU_TELEMETRY_DATA_BASE_IDX                                                              1\n#define regGFX_IMU_TELEMETRY_TEMPERATURE                                                                0x4062\n#define regGFX_IMU_TELEMETRY_TEMPERATURE_BASE_IDX                                                       1\n#define regGFX_IMU_SCRATCH_0                                                                            0x4068\n#define regGFX_IMU_SCRATCH_0_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_1                                                                            0x4069\n#define regGFX_IMU_SCRATCH_1_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_2                                                                            0x406a\n#define regGFX_IMU_SCRATCH_2_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_3                                                                            0x406b\n#define regGFX_IMU_SCRATCH_3_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_4                                                                            0x406c\n#define regGFX_IMU_SCRATCH_4_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_5                                                                            0x406d\n#define regGFX_IMU_SCRATCH_5_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_6                                                                            0x406e\n#define regGFX_IMU_SCRATCH_6_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_7                                                                            0x406f\n#define regGFX_IMU_SCRATCH_7_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_8                                                                            0x4070\n#define regGFX_IMU_SCRATCH_8_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_9                                                                            0x4071\n#define regGFX_IMU_SCRATCH_9_BASE_IDX                                                                   1\n#define regGFX_IMU_SCRATCH_10                                                                           0x4072\n#define regGFX_IMU_SCRATCH_10_BASE_IDX                                                                  1\n#define regGFX_IMU_SCRATCH_11                                                                           0x4073\n#define regGFX_IMU_SCRATCH_11_BASE_IDX                                                                  1\n#define regGFX_IMU_SCRATCH_12                                                                           0x4074\n#define regGFX_IMU_SCRATCH_12_BASE_IDX                                                                  1\n#define regGFX_IMU_SCRATCH_13                                                                           0x4075\n#define regGFX_IMU_SCRATCH_13_BASE_IDX                                                                  1\n#define regGFX_IMU_SCRATCH_14                                                                           0x4076\n#define regGFX_IMU_SCRATCH_14_BASE_IDX                                                                  1\n#define regGFX_IMU_SCRATCH_15                                                                           0x4077\n#define regGFX_IMU_SCRATCH_15_BASE_IDX                                                                  1\n#define regGFX_IMU_FW_GTS_LO                                                                            0x4078\n#define regGFX_IMU_FW_GTS_LO_BASE_IDX                                                                   1\n#define regGFX_IMU_FW_GTS_HI                                                                            0x4079\n#define regGFX_IMU_FW_GTS_HI_BASE_IDX                                                                   1\n#define regGFX_IMU_GTS_OFFSET_LO                                                                        0x407a\n#define regGFX_IMU_GTS_OFFSET_LO_BASE_IDX                                                               1\n#define regGFX_IMU_GTS_OFFSET_HI                                                                        0x407b\n#define regGFX_IMU_GTS_OFFSET_HI_BASE_IDX                                                               1\n#define regGFX_IMU_RLC_GTS_OFFSET_LO                                                                    0x407c\n#define regGFX_IMU_RLC_GTS_OFFSET_LO_BASE_IDX                                                           1\n#define regGFX_IMU_RLC_GTS_OFFSET_HI                                                                    0x407d\n#define regGFX_IMU_RLC_GTS_OFFSET_HI_BASE_IDX                                                           1\n#define regGFX_IMU_CORE_INT_STATUS                                                                      0x407f\n#define regGFX_IMU_CORE_INT_STATUS_BASE_IDX                                                             1\n#define regGFX_IMU_PIC_INT_MASK                                                                         0x4080\n#define regGFX_IMU_PIC_INT_MASK_BASE_IDX                                                                1\n#define regGFX_IMU_PIC_INT_LVL                                                                          0x4081\n#define regGFX_IMU_PIC_INT_LVL_BASE_IDX                                                                 1\n#define regGFX_IMU_PIC_INT_EDGE                                                                         0x4082\n#define regGFX_IMU_PIC_INT_EDGE_BASE_IDX                                                                1\n#define regGFX_IMU_PIC_INT_PRI_0                                                                        0x4083\n#define regGFX_IMU_PIC_INT_PRI_0_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_1                                                                        0x4084\n#define regGFX_IMU_PIC_INT_PRI_1_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_2                                                                        0x4085\n#define regGFX_IMU_PIC_INT_PRI_2_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_3                                                                        0x4086\n#define regGFX_IMU_PIC_INT_PRI_3_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_4                                                                        0x4087\n#define regGFX_IMU_PIC_INT_PRI_4_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_5                                                                        0x4088\n#define regGFX_IMU_PIC_INT_PRI_5_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_6                                                                        0x4089\n#define regGFX_IMU_PIC_INT_PRI_6_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_PRI_7                                                                        0x408a\n#define regGFX_IMU_PIC_INT_PRI_7_BASE_IDX                                                               1\n#define regGFX_IMU_PIC_INT_STATUS                                                                       0x408b\n#define regGFX_IMU_PIC_INT_STATUS_BASE_IDX                                                              1\n#define regGFX_IMU_PIC_INTR                                                                             0x408c\n#define regGFX_IMU_PIC_INTR_BASE_IDX                                                                    1\n#define regGFX_IMU_PIC_INTR_ID                                                                          0x408d\n#define regGFX_IMU_PIC_INTR_ID_BASE_IDX                                                                 1\n#define regGFX_IMU_IH_CTRL_1                                                                            0x4090\n#define regGFX_IMU_IH_CTRL_1_BASE_IDX                                                                   1\n#define regGFX_IMU_IH_CTRL_2                                                                            0x4091\n#define regGFX_IMU_IH_CTRL_2_BASE_IDX                                                                   1\n#define regGFX_IMU_IH_CTRL_3                                                                            0x4092\n#define regGFX_IMU_IH_CTRL_3_BASE_IDX                                                                   1\n#define regGFX_IMU_IH_STATUS                                                                            0x4093\n#define regGFX_IMU_IH_STATUS_BASE_IDX                                                                   1\n#define regGFX_IMU_FUSESTRAP                                                                            0x4094\n#define regGFX_IMU_FUSESTRAP_BASE_IDX                                                                   1\n#define regGFX_IMU_SMUIO_VIDCHG_CTRL                                                                    0x4098\n#define regGFX_IMU_SMUIO_VIDCHG_CTRL_BASE_IDX                                                           1\n#define regGFX_IMU_GFXCLK_BYPASS_CTRL                                                                   0x409c\n#define regGFX_IMU_GFXCLK_BYPASS_CTRL_BASE_IDX                                                          1\n#define regGFX_IMU_CLK_CTRL                                                                             0x409d\n#define regGFX_IMU_CLK_CTRL_BASE_IDX                                                                    1\n#define regGFX_IMU_DOORBELL_CONTROL                                                                     0x409e\n#define regGFX_IMU_DOORBELL_CONTROL_BASE_IDX                                                            1\n#define regGFX_IMU_RLC_CG_CTRL                                                                          0x40a0\n#define regGFX_IMU_RLC_CG_CTRL_BASE_IDX                                                                 1\n#define regGFX_IMU_RLC_THROTTLE_GFX                                                                     0x40a1\n#define regGFX_IMU_RLC_THROTTLE_GFX_BASE_IDX                                                            1\n#define regGFX_IMU_RLC_RESET_VECTOR                                                                     0x40a2\n#define regGFX_IMU_RLC_RESET_VECTOR_BASE_IDX                                                            1\n#define regGFX_IMU_RLC_OVERRIDE                                                                         0x40a3\n#define regGFX_IMU_RLC_OVERRIDE_BASE_IDX                                                                1\n#define regGFX_IMU_DPM_CONTROL                                                                          0x40a8\n#define regGFX_IMU_DPM_CONTROL_BASE_IDX                                                                 1\n#define regGFX_IMU_DPM_ACC                                                                              0x40a9\n#define regGFX_IMU_DPM_ACC_BASE_IDX                                                                     1\n#define regGFX_IMU_DPM_REF_COUNTER                                                                      0x40aa\n#define regGFX_IMU_DPM_REF_COUNTER_BASE_IDX                                                             1\n#define regGFX_IMU_RLC_RAM_INDEX                                                                        0x40ac\n#define regGFX_IMU_RLC_RAM_INDEX_BASE_IDX                                                               1\n#define regGFX_IMU_RLC_RAM_ADDR_HIGH                                                                    0x40ad\n#define regGFX_IMU_RLC_RAM_ADDR_HIGH_BASE_IDX                                                           1\n#define regGFX_IMU_RLC_RAM_ADDR_LOW                                                                     0x40ae\n#define regGFX_IMU_RLC_RAM_ADDR_LOW_BASE_IDX                                                            1\n#define regGFX_IMU_RLC_RAM_DATA                                                                         0x40af\n#define regGFX_IMU_RLC_RAM_DATA_BASE_IDX                                                                1\n#define regGFX_IMU_FENCE_CTRL                                                                           0x40b0\n#define regGFX_IMU_FENCE_CTRL_BASE_IDX                                                                  1\n#define regGFX_IMU_FENCE_LOG_INIT                                                                       0x40b1\n#define regGFX_IMU_FENCE_LOG_INIT_BASE_IDX                                                              1\n#define regGFX_IMU_FENCE_LOG_ADDR                                                                       0x40b2\n#define regGFX_IMU_FENCE_LOG_ADDR_BASE_IDX                                                              1\n#define regGFX_IMU_PROGRAM_CTR                                                                          0x40b5\n#define regGFX_IMU_PROGRAM_CTR_BASE_IDX                                                                 1\n#define regGFX_IMU_CORE_CTRL                                                                            0x40b6\n#define regGFX_IMU_CORE_CTRL_BASE_IDX                                                                   1\n#define regGFX_IMU_CORE_STATUS                                                                          0x40b7\n#define regGFX_IMU_CORE_STATUS_BASE_IDX                                                                 1\n#define regGFX_IMU_PWROKRAW                                                                             0x40b8\n#define regGFX_IMU_PWROKRAW_BASE_IDX                                                                    1\n#define regGFX_IMU_PWROK                                                                                0x40b9\n#define regGFX_IMU_PWROK_BASE_IDX                                                                       1\n#define regGFX_IMU_GAP_PWROK                                                                            0x40ba\n#define regGFX_IMU_GAP_PWROK_BASE_IDX                                                                   1\n#define regGFX_IMU_RESETn                                                                               0x40bb\n#define regGFX_IMU_RESETn_BASE_IDX                                                                      1\n#define regGFX_IMU_GFX_RESET_CTRL                                                                       0x40bc\n#define regGFX_IMU_GFX_RESET_CTRL_BASE_IDX                                                              1\n#define regGFX_IMU_AEB_OVERRIDE                                                                         0x40bd\n#define regGFX_IMU_AEB_OVERRIDE_BASE_IDX                                                                1\n#define regGFX_IMU_VDCI_RESET_CTRL                                                                      0x40be\n#define regGFX_IMU_VDCI_RESET_CTRL_BASE_IDX                                                             1\n#define regGFX_IMU_GFX_ISO_CTRL                                                                         0x40bf\n#define regGFX_IMU_GFX_ISO_CTRL_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER0_CTRL0                                                                         0x40c0\n#define regGFX_IMU_TIMER0_CTRL0_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER0_CTRL1                                                                         0x40c1\n#define regGFX_IMU_TIMER0_CTRL1_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER0_CMP_AUTOINC                                                                   0x40c2\n#define regGFX_IMU_TIMER0_CMP_AUTOINC_BASE_IDX                                                          1\n#define regGFX_IMU_TIMER0_CMP_INTEN                                                                     0x40c3\n#define regGFX_IMU_TIMER0_CMP_INTEN_BASE_IDX                                                            1\n#define regGFX_IMU_TIMER0_CMP0                                                                          0x40c4\n#define regGFX_IMU_TIMER0_CMP0_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER0_CMP1                                                                          0x40c5\n#define regGFX_IMU_TIMER0_CMP1_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER0_CMP3                                                                          0x40c7\n#define regGFX_IMU_TIMER0_CMP3_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER0_VALUE                                                                         0x40c8\n#define regGFX_IMU_TIMER0_VALUE_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER1_CTRL0                                                                         0x40c9\n#define regGFX_IMU_TIMER1_CTRL0_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER1_CTRL1                                                                         0x40ca\n#define regGFX_IMU_TIMER1_CTRL1_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER1_CMP_AUTOINC                                                                   0x40cb\n#define regGFX_IMU_TIMER1_CMP_AUTOINC_BASE_IDX                                                          1\n#define regGFX_IMU_TIMER1_CMP_INTEN                                                                     0x40cc\n#define regGFX_IMU_TIMER1_CMP_INTEN_BASE_IDX                                                            1\n#define regGFX_IMU_TIMER1_CMP0                                                                          0x40cd\n#define regGFX_IMU_TIMER1_CMP0_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER1_CMP1                                                                          0x40ce\n#define regGFX_IMU_TIMER1_CMP1_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER1_CMP3                                                                          0x40d0\n#define regGFX_IMU_TIMER1_CMP3_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER1_VALUE                                                                         0x40d1\n#define regGFX_IMU_TIMER1_VALUE_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER2_CTRL0                                                                         0x40d2\n#define regGFX_IMU_TIMER2_CTRL0_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER2_CTRL1                                                                         0x40d3\n#define regGFX_IMU_TIMER2_CTRL1_BASE_IDX                                                                1\n#define regGFX_IMU_TIMER2_CMP_AUTOINC                                                                   0x40d4\n#define regGFX_IMU_TIMER2_CMP_AUTOINC_BASE_IDX                                                          1\n#define regGFX_IMU_TIMER2_CMP_INTEN                                                                     0x40d5\n#define regGFX_IMU_TIMER2_CMP_INTEN_BASE_IDX                                                            1\n#define regGFX_IMU_TIMER2_CMP0                                                                          0x40d6\n#define regGFX_IMU_TIMER2_CMP0_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER2_CMP1                                                                          0x40d7\n#define regGFX_IMU_TIMER2_CMP1_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER2_CMP3                                                                          0x40d9\n#define regGFX_IMU_TIMER2_CMP3_BASE_IDX                                                                 1\n#define regGFX_IMU_TIMER2_VALUE                                                                         0x40da\n#define regGFX_IMU_TIMER2_VALUE_BASE_IDX                                                                1\n#define regGFX_IMU_FUSE_CTRL                                                                            0x40e0\n#define regGFX_IMU_FUSE_CTRL_BASE_IDX                                                                   1\n#define regGFX_IMU_D_RAM_ADDR                                                                           0x40fc\n#define regGFX_IMU_D_RAM_ADDR_BASE_IDX                                                                  1\n#define regGFX_IMU_D_RAM_DATA                                                                           0x40fd\n#define regGFX_IMU_D_RAM_DATA_BASE_IDX                                                                  1\n#define regGFX_IMU_GFX_IH_GASKET_CTRL                                                                   0x40ff\n#define regGFX_IMU_GFX_IH_GASKET_CTRL_BASE_IDX                                                          1\n\n\n\n\n#define regGFX_IMU_RLC_BOOTLOADER_ADDR_HI                                                               0x5f81\n#define regGFX_IMU_RLC_BOOTLOADER_ADDR_HI_BASE_IDX                                                      1\n#define regGFX_IMU_RLC_BOOTLOADER_ADDR_LO                                                               0x5f82\n#define regGFX_IMU_RLC_BOOTLOADER_ADDR_LO_BASE_IDX                                                      1\n#define regGFX_IMU_RLC_BOOTLOADER_SIZE                                                                  0x5f83\n#define regGFX_IMU_RLC_BOOTLOADER_SIZE_BASE_IDX                                                         1\n#define regGFX_IMU_I_RAM_ADDR                                                                           0x5f90\n#define regGFX_IMU_I_RAM_ADDR_BASE_IDX                                                                  1\n#define regGFX_IMU_I_RAM_DATA                                                                           0x5f91\n#define regGFX_IMU_I_RAM_DATA_BASE_IDX                                                                  1\n\n\n\n\n#define ixGC_CAC_ID                                                                                    0x0000\n#define ixGC_CAC_CNTL                                                                                  0x0001\n#define ixGC_CAC_ACC_CP0                                                                               0x0010\n#define ixGC_CAC_ACC_CP1                                                                               0x0011\n#define ixGC_CAC_ACC_CP2                                                                               0x0012\n#define ixGC_CAC_ACC_EA0                                                                               0x0013\n#define ixGC_CAC_ACC_EA1                                                                               0x0014\n#define ixGC_CAC_ACC_EA2                                                                               0x0015\n#define ixGC_CAC_ACC_EA3                                                                               0x0016\n#define ixGC_CAC_ACC_EA4                                                                               0x0017\n#define ixGC_CAC_ACC_EA5                                                                               0x0018\n#define ixGC_CAC_ACC_UTCL2_ROUTER0                                                                     0x0019\n#define ixGC_CAC_ACC_UTCL2_ROUTER1                                                                     0x001a\n#define ixGC_CAC_ACC_UTCL2_ROUTER2                                                                     0x001b\n#define ixGC_CAC_ACC_UTCL2_ROUTER3                                                                     0x001c\n#define ixGC_CAC_ACC_UTCL2_ROUTER4                                                                     0x001d\n#define ixGC_CAC_ACC_UTCL2_ROUTER5                                                                     0x001e\n#define ixGC_CAC_ACC_UTCL2_ROUTER6                                                                     0x001f\n#define ixGC_CAC_ACC_UTCL2_ROUTER7                                                                     0x0020\n#define ixGC_CAC_ACC_UTCL2_ROUTER8                                                                     0x0021\n#define ixGC_CAC_ACC_UTCL2_ROUTER9                                                                     0x0022\n#define ixGC_CAC_ACC_UTCL2_VML20                                                                       0x0023\n#define ixGC_CAC_ACC_UTCL2_VML21                                                                       0x0024\n#define ixGC_CAC_ACC_UTCL2_VML22                                                                       0x0025\n#define ixGC_CAC_ACC_UTCL2_VML23                                                                       0x0026\n#define ixGC_CAC_ACC_UTCL2_VML24                                                                       0x0027\n#define ixGC_CAC_ACC_UTCL2_WALKER0                                                                     0x0028\n#define ixGC_CAC_ACC_UTCL2_WALKER1                                                                     0x0029\n#define ixGC_CAC_ACC_UTCL2_WALKER2                                                                     0x002a\n#define ixGC_CAC_ACC_UTCL2_WALKER3                                                                     0x002b\n#define ixGC_CAC_ACC_UTCL2_WALKER4                                                                     0x002c\n#define ixGC_CAC_ACC_GDS0                                                                              0x002d\n#define ixGC_CAC_ACC_GDS1                                                                              0x002e\n#define ixGC_CAC_ACC_GDS2                                                                              0x002f\n#define ixGC_CAC_ACC_GDS3                                                                              0x0030\n#define ixGC_CAC_ACC_GDS4                                                                              0x0031\n#define ixGC_CAC_ACC_GE0                                                                               0x0032\n#define ixGC_CAC_ACC_GE1                                                                               0x0033\n#define ixGC_CAC_ACC_GE2                                                                               0x0034\n#define ixGC_CAC_ACC_GE3                                                                               0x0035\n#define ixGC_CAC_ACC_GE4                                                                               0x0036\n#define ixGC_CAC_ACC_GE5                                                                               0x0037\n#define ixGC_CAC_ACC_GE6                                                                               0x0038\n#define ixGC_CAC_ACC_GE7                                                                               0x0039\n#define ixGC_CAC_ACC_GE8                                                                               0x003a\n#define ixGC_CAC_ACC_GE9                                                                               0x003b\n#define ixGC_CAC_ACC_GE10                                                                              0x003c\n#define ixGC_CAC_ACC_GE11                                                                              0x003d\n#define ixGC_CAC_ACC_GE12                                                                              0x003e\n#define ixGC_CAC_ACC_GE13                                                                              0x003f\n#define ixGC_CAC_ACC_GE14                                                                              0x0040\n#define ixGC_CAC_ACC_GE15                                                                              0x0041\n#define ixGC_CAC_ACC_GE16                                                                              0x0042\n#define ixGC_CAC_ACC_GE17                                                                              0x0043\n#define ixGC_CAC_ACC_GE18                                                                              0x0044\n#define ixGC_CAC_ACC_GE19                                                                              0x0045\n#define ixGC_CAC_ACC_GE20                                                                              0x0046\n#define ixGC_CAC_ACC_PMM0                                                                              0x0047\n#define ixGC_CAC_ACC_GL2C0                                                                             0x0048\n#define ixGC_CAC_ACC_GL2C1                                                                             0x0049\n#define ixGC_CAC_ACC_GL2C2                                                                             0x004a\n#define ixGC_CAC_ACC_GL2C3                                                                             0x004b\n#define ixGC_CAC_ACC_GL2C4                                                                             0x004c\n#define ixGC_CAC_ACC_PH0                                                                               0x004d\n#define ixGC_CAC_ACC_PH1                                                                               0x004e\n#define ixGC_CAC_ACC_PH2                                                                               0x004f\n#define ixGC_CAC_ACC_PH3                                                                               0x0050\n#define ixGC_CAC_ACC_PH4                                                                               0x0051\n#define ixGC_CAC_ACC_PH5                                                                               0x0052\n#define ixGC_CAC_ACC_PH6                                                                               0x0053\n#define ixGC_CAC_ACC_PH7                                                                               0x0054\n#define ixGC_CAC_ACC_SDMA0                                                                             0x0055\n#define ixGC_CAC_ACC_SDMA1                                                                             0x0056\n#define ixGC_CAC_ACC_SDMA2                                                                             0x0057\n#define ixGC_CAC_ACC_SDMA3                                                                             0x0058\n#define ixGC_CAC_ACC_SDMA4                                                                             0x0059\n#define ixGC_CAC_ACC_SDMA5                                                                             0x005a\n#define ixGC_CAC_ACC_SDMA6                                                                             0x005b\n#define ixGC_CAC_ACC_SDMA7                                                                             0x005c\n#define ixGC_CAC_ACC_SDMA8                                                                             0x005d\n#define ixGC_CAC_ACC_SDMA9                                                                             0x005e\n#define ixGC_CAC_ACC_SDMA10                                                                            0x005f\n#define ixGC_CAC_ACC_SDMA11                                                                            0x0060\n#define ixGC_CAC_ACC_CHC0                                                                              0x0061\n#define ixGC_CAC_ACC_CHC1                                                                              0x0062\n#define ixGC_CAC_ACC_CHC2                                                                              0x0063\n#define ixGC_CAC_ACC_GUS0                                                                              0x0064\n#define ixGC_CAC_ACC_GUS1                                                                              0x0065\n#define ixGC_CAC_ACC_GUS2                                                                              0x0066\n#define ixGC_CAC_ACC_RLC0                                                                              0x0067\n#define ixGC_CAC_ACC_UTCL2_ATCL20                                                                      0x0068\n#define ixGC_CAC_ACC_UTCL2_ATCL21                                                                      0x0069\n#define ixGC_CAC_ACC_UTCL2_ATCL22                                                                      0x006a\n#define ixGC_CAC_ACC_UTCL2_ATCL23                                                                      0x006b\n#define ixGC_CAC_ACC_UTCL2_ATCL24                                                                      0x006c\n#define ixRELEASE_TO_STALL_LUT_1_8                                                                     0x0100\n#define ixRELEASE_TO_STALL_LUT_9_16                                                                    0x0101\n#define ixRELEASE_TO_STALL_LUT_17_20                                                                   0x0102\n#define ixSTALL_TO_RELEASE_LUT_1_4                                                                     0x0103\n#define ixSTALL_TO_RELEASE_LUT_5_7                                                                     0x0104\n#define ixSTALL_TO_PWRBRK_LUT_1_4                                                                      0x0105\n#define ixSTALL_TO_PWRBRK_LUT_5_7                                                                      0x0106\n#define ixPWRBRK_STALL_TO_RELEASE_LUT_1_4                                                              0x0107\n#define ixPWRBRK_STALL_TO_RELEASE_LUT_5_7                                                              0x0108\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_1_8                                                              0x0109\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_9_16                                                             0x010a\n#define ixPWRBRK_RELEASE_TO_STALL_LUT_17_20                                                            0x010b\n#define ixFIXED_PATTERN_PERF_COUNTER_1                                                                 0x010c\n#define ixFIXED_PATTERN_PERF_COUNTER_2                                                                 0x010d\n#define ixFIXED_PATTERN_PERF_COUNTER_3                                                                 0x010e\n#define ixFIXED_PATTERN_PERF_COUNTER_4                                                                 0x010f\n#define ixFIXED_PATTERN_PERF_COUNTER_5                                                                 0x0110\n#define ixFIXED_PATTERN_PERF_COUNTER_6                                                                 0x0111\n#define ixFIXED_PATTERN_PERF_COUNTER_7                                                                 0x0112\n#define ixFIXED_PATTERN_PERF_COUNTER_8                                                                 0x0113\n#define ixFIXED_PATTERN_PERF_COUNTER_9                                                                 0x0114\n#define ixFIXED_PATTERN_PERF_COUNTER_10                                                                0x0115\n#define ixHW_LUT_UPDATE_STATUS                                                                         0x0116\n\n\n\n\n#define ixSE_CAC_ID                                                                                    0x0000\n#define ixSE_CAC_CNTL                                                                                  0x0001\n\n\n\n\n#define ixRTAVFS_REG0                                                                                  0x0000\n#define ixRTAVFS_REG1                                                                                  0x0001\n#define ixRTAVFS_REG2                                                                                  0x0002\n#define ixRTAVFS_REG3                                                                                  0x0003\n#define ixRTAVFS_REG4                                                                                  0x0004\n#define ixRTAVFS_REG5                                                                                  0x0005\n#define ixRTAVFS_REG6                                                                                  0x0006\n#define ixRTAVFS_REG7                                                                                  0x0007\n#define ixRTAVFS_REG8                                                                                  0x0008\n#define ixRTAVFS_REG9                                                                                  0x0009\n#define ixRTAVFS_REG10                                                                                 0x000a\n#define ixRTAVFS_REG11                                                                                 0x000b\n#define ixRTAVFS_REG12                                                                                 0x000c\n#define ixRTAVFS_REG13                                                                                 0x000d\n#define ixRTAVFS_REG14                                                                                 0x000e\n#define ixRTAVFS_REG15                                                                                 0x000f\n#define ixRTAVFS_REG16                                                                                 0x0010\n#define ixRTAVFS_REG17                                                                                 0x0011\n#define ixRTAVFS_REG18                                                                                 0x0012\n#define ixRTAVFS_REG19                                                                                 0x0013\n#define ixRTAVFS_REG20                                                                                 0x0014\n#define ixRTAVFS_REG21                                                                                 0x0015\n#define ixRTAVFS_REG22                                                                                 0x0016\n#define ixRTAVFS_REG23                                                                                 0x0017\n#define ixRTAVFS_REG24                                                                                 0x0018\n#define ixRTAVFS_REG25                                                                                 0x0019\n#define ixRTAVFS_REG26                                                                                 0x001a\n#define ixRTAVFS_REG27                                                                                 0x001b\n#define ixRTAVFS_REG28                                                                                 0x001c\n#define ixRTAVFS_REG29                                                                                 0x001d\n#define ixRTAVFS_REG30                                                                                 0x001e\n#define ixRTAVFS_REG31                                                                                 0x001f\n#define ixRTAVFS_REG32                                                                                 0x0020\n#define ixRTAVFS_REG33                                                                                 0x0021\n#define ixRTAVFS_REG34                                                                                 0x0022\n#define ixRTAVFS_REG35                                                                                 0x0023\n#define ixRTAVFS_REG36                                                                                 0x0024\n#define ixRTAVFS_REG37                                                                                 0x0025\n#define ixRTAVFS_REG38                                                                                 0x0026\n#define ixRTAVFS_REG39                                                                                 0x0027\n#define ixRTAVFS_REG40                                                                                 0x0028\n#define ixRTAVFS_REG41                                                                                 0x0029\n#define ixRTAVFS_REG42                                                                                 0x002a\n#define ixRTAVFS_REG43                                                                                 0x002b\n#define ixRTAVFS_REG44                                                                                 0x002c\n#define ixRTAVFS_REG45                                                                                 0x002d\n#define ixRTAVFS_REG46                                                                                 0x002e\n#define ixRTAVFS_REG47                                                                                 0x002f\n#define ixRTAVFS_REG48                                                                                 0x0030\n#define ixRTAVFS_REG49                                                                                 0x0031\n#define ixRTAVFS_REG50                                                                                 0x0032\n#define ixRTAVFS_REG51                                                                                 0x0033\n#define ixRTAVFS_REG52                                                                                 0x0034\n#define ixRTAVFS_REG53                                                                                 0x0035\n#define ixRTAVFS_REG54                                                                                 0x0036\n#define ixRTAVFS_REG55                                                                                 0x0037\n#define ixRTAVFS_REG56                                                                                 0x0038\n#define ixRTAVFS_REG57                                                                                 0x0039\n#define ixRTAVFS_REG58                                                                                 0x003a\n#define ixRTAVFS_REG59                                                                                 0x003b\n#define ixRTAVFS_REG60                                                                                 0x003c\n#define ixRTAVFS_REG61                                                                                 0x003d\n#define ixRTAVFS_REG62                                                                                 0x003e\n#define ixRTAVFS_REG63                                                                                 0x003f\n#define ixRTAVFS_REG64                                                                                 0x0040\n#define ixRTAVFS_REG65                                                                                 0x0041\n#define ixRTAVFS_REG66                                                                                 0x0042\n#define ixRTAVFS_REG67                                                                                 0x0043\n#define ixRTAVFS_REG68                                                                                 0x0044\n#define ixRTAVFS_REG69                                                                                 0x0045\n#define ixRTAVFS_REG70                                                                                 0x0046\n#define ixRTAVFS_REG71                                                                                 0x0047\n#define ixRTAVFS_REG72                                                                                 0x0048\n#define ixRTAVFS_REG73                                                                                 0x0049\n#define ixRTAVFS_REG74                                                                                 0x004a\n#define ixRTAVFS_REG75                                                                                 0x004b\n#define ixRTAVFS_REG76                                                                                 0x004c\n#define ixRTAVFS_REG77                                                                                 0x004d\n#define ixRTAVFS_REG78                                                                                 0x004e\n#define ixRTAVFS_REG79                                                                                 0x004f\n#define ixRTAVFS_REG80                                                                                 0x0050\n#define ixRTAVFS_REG81                                                                                 0x0051\n#define ixRTAVFS_REG82                                                                                 0x0052\n#define ixRTAVFS_REG83                                                                                 0x0053\n#define ixRTAVFS_REG84                                                                                 0x0054\n#define ixRTAVFS_REG85                                                                                 0x0055\n#define ixRTAVFS_REG86                                                                                 0x0056\n#define ixRTAVFS_REG87                                                                                 0x0057\n#define ixRTAVFS_REG88                                                                                 0x0058\n#define ixRTAVFS_REG89                                                                                 0x0059\n#define ixRTAVFS_REG90                                                                                 0x005a\n#define ixRTAVFS_REG91                                                                                 0x005b\n#define ixRTAVFS_REG92                                                                                 0x005c\n#define ixRTAVFS_REG93                                                                                 0x005d\n#define ixRTAVFS_REG94                                                                                 0x005e\n#define ixRTAVFS_REG95                                                                                 0x005f\n#define ixRTAVFS_REG96                                                                                 0x0060\n#define ixRTAVFS_REG97                                                                                 0x0061\n#define ixRTAVFS_REG98                                                                                 0x0062\n#define ixRTAVFS_REG99                                                                                 0x0063\n#define ixRTAVFS_REG100                                                                                0x0064\n#define ixRTAVFS_REG101                                                                                0x0065\n#define ixRTAVFS_REG102                                                                                0x0066\n#define ixRTAVFS_REG103                                                                                0x0067\n#define ixRTAVFS_REG104                                                                                0x0068\n#define ixRTAVFS_REG105                                                                                0x0069\n#define ixRTAVFS_REG106                                                                                0x006a\n#define ixRTAVFS_REG107                                                                                0x006b\n#define ixRTAVFS_REG108                                                                                0x006c\n#define ixRTAVFS_REG109                                                                                0x006d\n#define ixRTAVFS_REG110                                                                                0x006e\n#define ixRTAVFS_REG111                                                                                0x006f\n#define ixRTAVFS_REG112                                                                                0x0070\n#define ixRTAVFS_REG113                                                                                0x0071\n#define ixRTAVFS_REG114                                                                                0x0072\n#define ixRTAVFS_REG115                                                                                0x0073\n#define ixRTAVFS_REG116                                                                                0x0074\n#define ixRTAVFS_REG117                                                                                0x0075\n#define ixRTAVFS_REG118                                                                                0x0076\n#define ixRTAVFS_REG119                                                                                0x0077\n#define ixRTAVFS_REG120                                                                                0x0078\n#define ixRTAVFS_REG121                                                                                0x0079\n#define ixRTAVFS_REG122                                                                                0x007a\n#define ixRTAVFS_REG123                                                                                0x007b\n#define ixRTAVFS_REG124                                                                                0x007c\n#define ixRTAVFS_REG125                                                                                0x007d\n#define ixRTAVFS_REG126                                                                                0x007e\n#define ixRTAVFS_REG127                                                                                0x007f\n#define ixRTAVFS_REG128                                                                                0x0080\n#define ixRTAVFS_REG129                                                                                0x0081\n#define ixRTAVFS_REG130                                                                                0x0082\n#define ixRTAVFS_REG131                                                                                0x0083\n#define ixRTAVFS_REG132                                                                                0x0084\n#define ixRTAVFS_REG133                                                                                0x0085\n#define ixRTAVFS_REG134                                                                                0x0086\n#define ixRTAVFS_REG135                                                                                0x0087\n#define ixRTAVFS_REG136                                                                                0x0088\n#define ixRTAVFS_REG137                                                                                0x0089\n#define ixRTAVFS_REG138                                                                                0x008a\n#define ixRTAVFS_REG139                                                                                0x008b\n#define ixRTAVFS_REG140                                                                                0x008c\n#define ixRTAVFS_REG141                                                                                0x008d\n#define ixRTAVFS_REG142                                                                                0x008e\n#define ixRTAVFS_REG143                                                                                0x008f\n#define ixRTAVFS_REG144                                                                                0x0090\n#define ixRTAVFS_REG145                                                                                0x0091\n#define ixRTAVFS_REG146                                                                                0x0092\n#define ixRTAVFS_REG147                                                                                0x0093\n#define ixRTAVFS_REG148                                                                                0x0094\n#define ixRTAVFS_REG149                                                                                0x0095\n#define ixRTAVFS_REG150                                                                                0x0096\n#define ixRTAVFS_REG151                                                                                0x0097\n#define ixRTAVFS_REG152                                                                                0x0098\n#define ixRTAVFS_REG153                                                                                0x0099\n#define ixRTAVFS_REG154                                                                                0x009a\n#define ixRTAVFS_REG155                                                                                0x009b\n#define ixRTAVFS_REG156                                                                                0x009c\n#define ixRTAVFS_REG157                                                                                0x009d\n#define ixRTAVFS_REG158                                                                                0x009e\n#define ixRTAVFS_REG159                                                                                0x009f\n#define ixRTAVFS_REG160                                                                                0x00a0\n#define ixRTAVFS_REG161                                                                                0x00a1\n#define ixRTAVFS_REG162                                                                                0x00a2\n#define ixRTAVFS_REG163                                                                                0x00a3\n#define ixRTAVFS_REG164                                                                                0x00a4\n#define ixRTAVFS_REG165                                                                                0x00a5\n#define ixRTAVFS_REG166                                                                                0x00a6\n#define ixRTAVFS_REG167                                                                                0x00a7\n#define ixRTAVFS_REG168                                                                                0x00a8\n#define ixRTAVFS_REG169                                                                                0x00a9\n#define ixRTAVFS_REG170                                                                                0x00aa\n#define ixRTAVFS_REG171                                                                                0x00ab\n#define ixRTAVFS_REG172                                                                                0x00ac\n#define ixRTAVFS_REG173                                                                                0x00ad\n#define ixRTAVFS_REG174                                                                                0x00ae\n#define ixRTAVFS_REG175                                                                                0x00af\n#define ixRTAVFS_REG176                                                                                0x00b0\n#define ixRTAVFS_REG177                                                                                0x00b1\n#define ixRTAVFS_REG178                                                                                0x00b2\n#define ixRTAVFS_REG179                                                                                0x00b3\n#define ixRTAVFS_REG180                                                                                0x00b4\n#define ixRTAVFS_REG181                                                                                0x00b5\n#define ixRTAVFS_REG182                                                                                0x00b6\n#define ixRTAVFS_REG183                                                                                0x00b7\n#define ixRTAVFS_REG184                                                                                0x00b8\n#define ixRTAVFS_REG185                                                                                0x00b9\n#define ixRTAVFS_REG186                                                                                0x00ba\n#define ixRTAVFS_REG187                                                                                0x00bb\n#define ixRTAVFS_REG189                                                                                0x00bd\n#define ixRTAVFS_REG190                                                                                0x00be\n#define ixRTAVFS_REG191                                                                                0x00bf\n#define ixRTAVFS_REG192                                                                                0x00c0\n#define ixRTAVFS_REG193                                                                                0x00c1\n#define ixRTAVFS_REG194                                                                                0x00c2\n\n\n\n\n#define ixSQ_DEBUG_STS_LOCAL                                                                           0x0008\n#define ixSQ_DEBUG_CTRL_LOCAL                                                                          0x0009\n#define ixSQ_WAVE_ACTIVE                                                                               0x000a\n#define ixSQ_WAVE_VALID_AND_IDLE                                                                       0x000b\n#define ixSQ_WAVE_MODE                                                                                 0x0101\n#define ixSQ_WAVE_STATUS                                                                               0x0102\n#define ixSQ_WAVE_TRAPSTS                                                                              0x0103\n#define ixSQ_WAVE_GPR_ALLOC                                                                            0x0105\n#define ixSQ_WAVE_LDS_ALLOC                                                                            0x0106\n#define ixSQ_WAVE_IB_STS                                                                               0x0107\n#define ixSQ_WAVE_PC_LO                                                                                0x0108\n#define ixSQ_WAVE_PC_HI                                                                                0x0109\n#define ixSQ_WAVE_IB_DBG1                                                                              0x010d\n#define ixSQ_WAVE_FLUSH_IB                                                                             0x010e\n#define ixSQ_WAVE_FLAT_SCRATCH_LO                                                                      0x0114\n#define ixSQ_WAVE_FLAT_SCRATCH_HI                                                                      0x0115\n#define ixSQ_WAVE_HW_ID1                                                                               0x0117\n#define ixSQ_WAVE_HW_ID2                                                                               0x0118\n#define ixSQ_WAVE_POPS_PACKER                                                                          0x0119\n#define ixSQ_WAVE_SCHED_MODE                                                                           0x011a\n#define ixSQ_WAVE_IB_STS2                                                                              0x011c\n#define ixSQ_WAVE_SHADER_CYCLES                                                                        0x011d\n#define ixSQ_WAVE_TTMP0                                                                                0x026c\n#define ixSQ_WAVE_TTMP1                                                                                0x026d\n#define ixSQ_WAVE_TTMP2                                                                                0x026e\n#define ixSQ_WAVE_TTMP3                                                                                0x026f\n#define ixSQ_WAVE_TTMP4                                                                                0x0270\n#define ixSQ_WAVE_TTMP5                                                                                0x0271\n#define ixSQ_WAVE_TTMP6                                                                                0x0272\n#define ixSQ_WAVE_TTMP7                                                                                0x0273\n#define ixSQ_WAVE_TTMP8                                                                                0x0274\n#define ixSQ_WAVE_TTMP9                                                                                0x0275\n#define ixSQ_WAVE_TTMP10                                                                               0x0276\n#define ixSQ_WAVE_TTMP11                                                                               0x0277\n#define ixSQ_WAVE_TTMP12                                                                               0x0278\n#define ixSQ_WAVE_TTMP13                                                                               0x0279\n#define ixSQ_WAVE_TTMP14                                                                               0x027a\n#define ixSQ_WAVE_TTMP15                                                                               0x027b\n#define ixSQ_WAVE_M0                                                                                   0x027d\n#define ixSQ_WAVE_EXEC_LO                                                                              0x027e\n#define ixSQ_WAVE_EXEC_HI                                                                              0x027f\n\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}