/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  wire [3:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_4z;
  wire [24:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [19:0] celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(_00_ ? celloutsig_0_5z[23] : celloutsig_0_4z[9]);
  assign celloutsig_0_1z = !(in_data[23] ? in_data[43] : in_data[71]);
  assign celloutsig_1_0z = in_data[165] | in_data[169];
  reg [3:0] _07_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 4'h0;
    else _07_ <= { _01_, celloutsig_0_0z };
  assign { _02_[3], _00_, _02_[1:0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 7'h00;
    else _03_ <= in_data[162:156];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= { in_data[69:68], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[11:7] === in_data[19:15];
  assign celloutsig_1_19z = celloutsig_1_7z[8:1] === celloutsig_1_4z[7:0];
  assign celloutsig_1_1z = ! in_data[157:149];
  assign celloutsig_1_7z = - { celloutsig_1_3z[7:0], celloutsig_1_0z };
  assign celloutsig_1_18z = _03_[6:1] !== celloutsig_1_3z[19:14];
  assign celloutsig_0_5z = in_data[65:41] >> { in_data[69:46], celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[138:122], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >> { in_data[127:109], celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[14:1] <<< { celloutsig_1_3z[17:8], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[28:18], _01_, _01_ } ~^ { celloutsig_0_1z, celloutsig_0_0z, _01_, _01_, _01_, celloutsig_0_0z, celloutsig_0_0z, _01_, celloutsig_0_0z };
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[56:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
