// Seed: 1019077294
module module_0 ();
  supply0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_7;
  specify
    (id_8 *> id_9) = (1'b0);
    (id_10 *> id_11) = (id_10  : id_11  : id_9);
  endspecify
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  real id_12;
  assign id_2 = id_3;
  wire id_13;
  assign id_10 = 1'b0;
  integer id_14 = 1;
endmodule
