$date
	Thu Nov 16 12:42:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module shift_reg_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module shift_reg_tb $end
$var reg 1 " signal $end
$upscope $end
$scope module shift_reg_tb $end
$var wire 2 # val [1:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx #
1"
0!
$end
#10
0"
#20
bx0 #
1!
#40
0!
#60
b0 #
1!
#80
0!
#100
1!
#120
0!
#140
1!
#160
0!
#180
1!
#200
0!
#220
1!
#240
0!
#260
1!
#280
0!
#300
1!
#310
1"
#320
0!
#340
b1 #
1!
#360
0!
#380
b11 #
1!
#400
0!
#420
1!
#440
0!
#460
1!
#480
0!
#500
1!
#520
0!
#540
1!
#560
0!
#580
1!
#600
0!
#610
0"
#620
b10 #
1!
#640
0!
#660
b0 #
1!
#680
0!
#700
1!
#720
0!
#740
1!
#760
0!
#780
1!
#800
0!
#820
1!
#840
0!
#860
1!
#880
0!
#900
1!
#910
1"
#920
0!
#940
b1 #
1!
#960
0!
#980
b11 #
1!
#1000
0!
#1020
1!
#1040
0!
#1060
1!
#1080
0!
#1100
1!
#1120
0!
#1140
1!
#1160
0!
#1180
1!
#1200
0!
#1210
0"
#1220
b10 #
1!
#1240
0!
#1260
b0 #
1!
#1280
0!
#1300
1!
#1320
0!
#1340
1!
#1360
0!
#1380
1!
#1400
0!
#1420
1!
#1440
0!
#1460
1!
#1480
0!
#1500
1!
#1510
1"
#1520
0!
#1540
b1 #
1!
#1560
0!
#1580
b11 #
1!
#1600
0!
#1620
1!
#1640
0!
#1660
1!
#1680
0!
#1700
1!
#1720
0!
#1740
1!
#1760
0!
#1780
1!
#1800
0!
#1810
