
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.59

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.07 source latency bit_counter[0]$_SDFFE_PN0P_/CK ^
  -0.07 target latency state[2]$_DFF_P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   19.60    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.00    0.01    0.09    0.16 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.16 v _154_/A1 (NAND2_X1)
     1    1.80    0.01    0.01    0.17 ^ _154_/ZN (NAND2_X1)
                                         _051_ (net)
                  0.01    0.00    0.17 ^ _155_/B2 (AOI21_X1)
     1    1.27    0.01    0.01    0.19 v _155_/ZN (AOI21_X1)
                                         _021_ (net)
                  0.01    0.00    0.19 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    4.19    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_1_0__f_clk/A (CLKBUF_X3)
    14   19.60    0.02    0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk (net)
                  0.02    0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    3.74    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   20.75    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X1)
     1    6.77    0.02    0.07    0.29 ^ _192_/ZN (AND4_X1)
                                         _077_ (net)
                  0.02    0.00    0.29 ^ _193_/A (BUF_X8)
    10   25.41    0.01    0.03    0.32 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.32 ^ _194_/A (AOI21_X4)
     5   13.66    0.01    0.02    0.34 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.34 v _202_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.42 v _202_/ZN (OR3_X1)
                                         _085_ (net)
                  0.01    0.00    0.42 v _203_/B2 (AOI21_X1)
     1    1.40    0.02    0.03    0.45 ^ _203_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.45 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   20.06    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    3.74    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   20.75    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X1)
     1    6.77    0.02    0.07    0.29 ^ _192_/ZN (AND4_X1)
                                         _077_ (net)
                  0.02    0.00    0.29 ^ _193_/A (BUF_X8)
    10   25.41    0.01    0.03    0.32 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.32 ^ _194_/A (AOI21_X4)
     5   13.66    0.01    0.02    0.34 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.34 v _202_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.42 v _202_/ZN (OR3_X1)
                                         _085_ (net)
                  0.01    0.00    0.42 v _203_/B2 (AOI21_X1)
     1    1.40    0.02    0.03    0.45 ^ _203_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.45 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1    4.19    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     2    4.36    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_1_1__f_clk/A (CLKBUF_X3)
    15   20.06    0.02    0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
                                         clknet_1_1__leaf_clk (net)
                  0.02    0.00    1.07 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.07   clock reconvergence pessimism
                         -0.03    1.04   library setup time
                                  1.04   data required time
-----------------------------------------------------------------------------
                                  1.04   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.16828984022140503

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8477

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.32589054107666

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8942

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ clk_div_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.15 ^ clk_div_counter[1]$_SDFFE_PN0P_/QN (DFF_X1)
   0.04    0.18 ^ _206_/CO (HA_X1)
   0.07    0.26 ^ _192_/ZN (AND4_X1)
   0.03    0.29 ^ _193_/Z (BUF_X8)
   0.02    0.30 v _194_/ZN (AOI21_X4)
   0.08    0.38 v _202_/ZN (OR3_X1)
   0.03    0.41 ^ _203_/ZN (AOI21_X1)
   0.00    0.41 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.41   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    1.07 ^ clkbuf_1_1__f_clk/Z (CLKBUF_X3)
   0.00    1.07 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.07   clock reconvergence pessimism
  -0.03    1.04   library setup time
           1.04   data required time
---------------------------------------------------------
           1.04   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.16 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.17 ^ _154_/ZN (NAND2_X1)
   0.01    0.19 v _155_/ZN (AOI21_X1)
   0.00    0.19 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_1_0__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.07   library hold time
           0.07   data required time
---------------------------------------------------------
           0.07   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0699

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0699

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4502

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5875

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
130.497557

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.91e-04   4.19e-06   2.18e-06   1.98e-04  60.6%
Combinational          2.12e-05   1.85e-05   2.94e-06   4.27e-05  13.1%
Clock                  3.26e-05   5.33e-05   1.06e-07   8.60e-05  26.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.45e-04   7.60e-05   5.23e-06   3.26e-04 100.0%
                          75.1%      23.3%       1.6%
