{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 16:11:35 2011 " "Info: Processing started: Tue Nov 08 16:11:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50_I register VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] register VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\] 12.221 ns " "Info: Slack time is 12.221 ns for clock \"CLOCK_50_I\" between source register \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]\" and destination register \"VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "128.55 MHz 7.779 ns " "Info: Fmax is 128.55 MHz (period= 7.779 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.770 ns + Largest register register " "Info: + Largest register to register requirement is 19.770 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.016 ns + Largest " "Info: + Largest clock skew is -0.016 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.675 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.675 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\] 3 REG LCFF_X29_Y12_N23 3 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X29_Y12_N23; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.42 % ) " "Info: Total cell delay = 1.536 ns ( 57.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 42.58 % ) " "Info: Total interconnect delay = 1.139 ns ( 42.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.691 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50_I\" to source register is 2.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.537 ns) 2.691 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 3 REG LCFF_X30_Y15_N1 7 " "Info: 3: + IC(1.037 ns) + CELL(0.537 ns) = 2.691 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.08 % ) " "Info: Total cell delay = 1.536 ns ( 57.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 42.92 % ) " "Info: Total interconnect delay = 1.155 ns ( 42.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.549 ns - Longest register register " "Info: - Longest register to register delay is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 1 REG LCFF_X30_Y15_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y15_N1; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.393 ns) 1.405 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1 2 COMB LCCOMB_X30_Y14_N6 2 " "Info: 2: + IC(1.012 ns) + CELL(0.393 ns) = 1.405 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.405 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.476 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3 3 COMB LCCOMB_X30_Y14_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.476 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.547 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5 4 COMB LCCOMB_X30_Y14_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.547 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.618 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7 5 COMB LCCOMB_X30_Y14_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.618 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.777 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9 6 COMB LCCOMB_X30_Y14_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.777 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.848 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11 7 COMB LCCOMB_X30_Y14_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.848 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.258 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12 8 COMB LCCOMB_X30_Y14_N18 4 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.258 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 4; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.437 ns) 4.025 ns VGA_SRAM_interface:VGA_unit\|always0~4 9 COMB LCCOMB_X30_Y13_N12 1 " "Info: 9: + IC(1.330 ns) + CELL(0.437 ns) = 4.025 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 4.737 ns VGA_SRAM_interface:VGA_unit\|always0~5 10 COMB LCCOMB_X30_Y13_N14 1 " "Info: 10: + IC(0.274 ns) + CELL(0.438 ns) = 4.737 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { VGA_SRAM_interface:VGA_unit|always0~4 VGA_SRAM_interface:VGA_unit|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 5.409 ns VGA_SRAM_interface:VGA_unit\|always0~6 11 COMB LCCOMB_X30_Y13_N8 2 " "Info: 11: + IC(0.252 ns) + CELL(0.420 ns) = 5.409 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 5.943 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56 12 COMB LCCOMB_X30_Y13_N2 16 " "Info: 12: + IC(0.259 ns) + CELL(0.275 ns) = 5.943 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 16; COMB Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.660 ns) 7.549 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\] 13 REG LCFF_X29_Y12_N23 3 " "Info: 13: + IC(0.946 ns) + CELL(0.660 ns) = 7.549 ns; Loc. = LCFF_X29_Y12_N23; Fanout = 3; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.476 ns ( 46.05 % ) " "Info: Total cell delay = 3.476 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.073 ns ( 53.95 % ) " "Info: Total interconnect delay = 4.073 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|always0~4 VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 {} VGA_SRAM_interface:VGA_unit|always0~4 {} VGA_SRAM_interface:VGA_unit|always0~5 {} VGA_SRAM_interface:VGA_unit|always0~6 {} VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.330ns 0.274ns 0.252ns 0.259ns 0.946ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.437ns 0.438ns 0.420ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.675 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 0.000ns 0.118ns 1.021ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.691 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.691 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} } { 0.000ns 0.000ns 0.118ns 1.037ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|always0~4 VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[17] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 {} VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 {} VGA_SRAM_interface:VGA_unit|always0~4 {} VGA_SRAM_interface:VGA_unit|always0~5 {} VGA_SRAM_interface:VGA_unit|always0~6 {} VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 {} VGA_SRAM_interface:VGA_unit|SRAM_address[17] {} } { 0.000ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.330ns 0.274ns 0.252ns 0.259ns 0.946ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.437ns 0.438ns 0.420ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50_I register VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] register VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50_I\" between source register \"VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]\" and destination register \"VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] 1 REG LCFF_X29_Y14_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_SRAM_interface:VGA_unit\|VGA_red~34 2 COMB LCCOMB_X29_Y14_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y14_N0; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red~34'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_SRAM_interface:VGA_unit|VGA_red[1] VGA_SRAM_interface:VGA_unit|VGA_red~34 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_SRAM_interface:VGA_unit|VGA_red~34 VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_red[1] VGA_SRAM_interface:VGA_unit|VGA_red~34 VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_red[1] {} VGA_SRAM_interface:VGA_unit|VGA_red~34 {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50_I 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50_I\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.687 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.687 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns VGA_SRAM_interface:VGA_unit\|VGA_red\[1\] 3 REG LCFF_X29_Y14_N1 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X29_Y14_N1; Fanout = 2; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_red\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_red[1] VGA_SRAM_interface:VGA_unit|VGA_red~34 VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_SRAM_interface:VGA_unit|VGA_red[1] {} VGA_SRAM_interface:VGA_unit|VGA_red~34 {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCK_50_I CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_red[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} VGA_SRAM_interface:VGA_unit|VGA_red[1] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "UART_rx_initialize UART_RX_I CLOCK_50_I 6.064 ns register " "Info: tsu for register \"UART_rx_initialize\" (data pin = \"UART_RX_I\", clock pin = \"CLOCK_50_I\") is 6.064 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.733 ns + Longest pin register " "Info: + Longest pin to register delay is 8.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RX_I 1 PIN PIN_C25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 2; PIN Node = 'UART_RX_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.649 ns) + CELL(0.436 ns) 7.967 ns Selector3~0 2 COMB LCCOMB_X36_Y10_N0 3 " "Info: 2: + IC(6.649 ns) + CELL(0.436 ns) = 7.967 ns; Loc. = LCCOMB_X36_Y10_N0; Fanout = 3; COMB Node = 'Selector3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.085 ns" { UART_RX_I Selector3~0 } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.419 ns) 8.649 ns Selector1~0 3 COMB LCCOMB_X36_Y10_N16 1 " "Info: 3: + IC(0.263 ns) + CELL(0.419 ns) = 8.649 ns; Loc. = LCCOMB_X36_Y10_N16; Fanout = 1; COMB Node = 'Selector1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { Selector3~0 Selector1~0 } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.733 ns UART_rx_initialize 4 REG LCFF_X36_Y10_N17 38 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.733 ns; Loc. = LCFF_X36_Y10_N17; Fanout = 38; REG Node = 'UART_rx_initialize'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector1~0 UART_rx_initialize } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.821 ns ( 20.85 % ) " "Info: Total cell delay = 1.821 ns ( 20.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.912 ns ( 79.15 % ) " "Info: Total interconnect delay = 6.912 ns ( 79.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.733 ns" { UART_RX_I Selector3~0 Selector1~0 UART_rx_initialize } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.733 ns" { UART_RX_I {} UART_RX_I~combout {} Selector3~0 {} Selector1~0 {} UART_rx_initialize {} } { 0.000ns 0.000ns 6.649ns 0.263ns 0.000ns } { 0.000ns 0.882ns 0.436ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "project.v" "" { Text "Z:/Project/project/project.v" 74 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.633 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.633 ns UART_rx_initialize 3 REG LCFF_X36_Y10_N17 38 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X36_Y10_N17; Fanout = 38; REG Node = 'UART_rx_initialize'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { CLOCK_50_I~clkctrl UART_rx_initialize } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.34 % ) " "Info: Total cell delay = 1.536 ns ( 58.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 41.66 % ) " "Info: Total interconnect delay = 1.097 ns ( 41.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_50_I CLOCK_50_I~clkctrl UART_rx_initialize } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} UART_rx_initialize {} } { 0.000ns 0.000ns 0.118ns 0.979ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.733 ns" { UART_RX_I Selector3~0 Selector1~0 UART_rx_initialize } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.733 ns" { UART_RX_I {} UART_RX_I~combout {} Selector3~0 {} Selector1~0 {} UART_rx_initialize {} } { 0.000ns 0.000ns 6.649ns 0.263ns 0.000ns } { 0.000ns 0.882ns 0.436ns 0.419ns 0.084ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_50_I CLOCK_50_I~clkctrl UART_rx_initialize } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} UART_rx_initialize {} } { 0.000ns 0.000ns 0.118ns 0.979ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50_I SEVEN_SEGMENT_N_O\[2\]\[2\] top_state\[1\] 12.106 ns register " "Info: tco from clock \"CLOCK_50_I\" to destination pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" through register \"top_state\[1\]\" is 12.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.633 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50_I\" to source register is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50_I~clkctrl 2 COMB CLKCTRL_G2 340 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.537 ns) 2.633 ns top_state\[1\] 3 REG LCFF_X36_Y10_N23 26 " "Info: 3: + IC(0.979 ns) + CELL(0.537 ns) = 2.633 ns; Loc. = LCFF_X36_Y10_N23; Fanout = 26; REG Node = 'top_state\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.34 % ) " "Info: Total cell delay = 1.536 ns ( 58.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 41.66 % ) " "Info: Total interconnect delay = 1.097 ns ( 41.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[1] {} } { 0.000ns 0.000ns 0.118ns 0.979ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "project.v" "" { Text "Z:/Project/project/project.v" 166 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.223 ns + Longest register pin " "Info: + Longest register to pin delay is 9.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_state\[1\] 1 REG LCFF_X36_Y10_N23 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N23; Fanout = 26; REG Node = 'top_state\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_state[1] } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 166 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.307 ns) + CELL(0.420 ns) 1.727 ns SRAM_address\[13\]~28 2 COMB LCCOMB_X32_Y8_N10 8 " "Info: 2: + IC(1.307 ns) + CELL(0.420 ns) = 1.727 ns; Loc. = LCCOMB_X32_Y8_N10; Fanout = 8; COMB Node = 'SRAM_address\[13\]~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.727 ns" { top_state[1] SRAM_address[13]~28 } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.275 ns) 2.766 ns convert_hex_to_seven_segment:unit2\|WideOr4~0 3 COMB LCCOMB_X32_Y8_N20 1 " "Info: 3: + IC(0.764 ns) + CELL(0.275 ns) = 2.766 ns; Loc. = LCCOMB_X32_Y8_N20; Fanout = 1; COMB Node = 'convert_hex_to_seven_segment:unit2\|WideOr4~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { SRAM_address[13]~28 convert_hex_to_seven_segment:unit2|WideOr4~0 } "NODE_NAME" } } { "convert_hex_to_seven_segment.v" "" { Text "Z:/Project/project/convert_hex_to_seven_segment.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.235 ns) + CELL(3.222 ns) 9.223 ns SEVEN_SEGMENT_N_O\[2\]\[2\] 4 PIN PIN_AC25 0 " "Info: 4: + IC(3.235 ns) + CELL(3.222 ns) = 9.223 ns; Loc. = PIN_AC25; Fanout = 0; PIN Node = 'SEVEN_SEGMENT_N_O\[2\]\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { convert_hex_to_seven_segment:unit2|WideOr4~0 SEVEN_SEGMENT_N_O[2][2] } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.917 ns ( 42.47 % ) " "Info: Total cell delay = 3.917 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.306 ns ( 57.53 % ) " "Info: Total interconnect delay = 5.306 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.223 ns" { top_state[1] SRAM_address[13]~28 convert_hex_to_seven_segment:unit2|WideOr4~0 SEVEN_SEGMENT_N_O[2][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.223 ns" { top_state[1] {} SRAM_address[13]~28 {} convert_hex_to_seven_segment:unit2|WideOr4~0 {} SEVEN_SEGMENT_N_O[2][2] {} } { 0.000ns 1.307ns 0.764ns 3.235ns } { 0.000ns 0.420ns 0.275ns 3.222ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { CLOCK_50_I CLOCK_50_I~clkctrl top_state[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} CLOCK_50_I~clkctrl {} top_state[1] {} } { 0.000ns 0.000ns 0.118ns 0.979ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.223 ns" { top_state[1] SRAM_address[13]~28 convert_hex_to_seven_segment:unit2|WideOr4~0 SEVEN_SEGMENT_N_O[2][2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.223 ns" { top_state[1] {} SRAM_address[13]~28 {} convert_hex_to_seven_segment:unit2|WideOr4~0 {} SEVEN_SEGMENT_N_O[2][2] {} } { 0.000ns 1.307ns 0.764ns 3.235ns } { 0.000ns 0.420ns 0.275ns 3.222ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SWITCH_I\[17\] LED_GREEN_O\[8\] 11.112 ns Longest " "Info: Longest tpd from source pin \"SWITCH_I\[17\]\" to destination pin \"LED_GREEN_O\[8\]\" is 11.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SWITCH_I\[17\] 1 PIN PIN_V2 54 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 54; PIN Node = 'SWITCH_I\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SWITCH_I[17] } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.642 ns) + CELL(0.149 ns) 6.643 ns resetn 2 COMB LCCOMB_X27_Y8_N16 2 " "Info: 2: + IC(5.642 ns) + CELL(0.149 ns) = 6.643 ns; Loc. = LCCOMB_X27_Y8_N16; Fanout = 2; COMB Node = 'resetn'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { SWITCH_I[17] resetn } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(3.318 ns) 11.112 ns LED_GREEN_O\[8\] 3 PIN PIN_Y12 0 " "Info: 3: + IC(1.151 ns) + CELL(3.318 ns) = 11.112 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'LED_GREEN_O\[8\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.469 ns" { resetn LED_GREEN_O[8] } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.319 ns ( 38.87 % ) " "Info: Total cell delay = 4.319 ns ( 38.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.793 ns ( 61.13 % ) " "Info: Total interconnect delay = 6.793 ns ( 61.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.112 ns" { SWITCH_I[17] resetn LED_GREEN_O[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.112 ns" { SWITCH_I[17] {} SWITCH_I[17]~combout {} resetn {} LED_GREEN_O[8] {} } { 0.000ns 0.000ns 5.642ns 1.151ns } { 0.000ns 0.852ns 0.149ns 3.318ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O CLOCK_50_I CLOCK_50_I -2.637 ns register " "Info: th for register \"SRAM_Controller:SRAM_unit\|SRAM_LB_N_O\" (data pin = \"CLOCK_50_I\", clock pin = \"CLOCK_50_I\") is -2.637 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50_I SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50_I\" and output clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.651 ns + Longest register " "Info: + Longest clock path from clock \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.651 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X28_Y8_N11 2 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X28_Y8_N11; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "Z:/Project/project/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.26 % ) " "Info: Total cell delay = 0.537 ns ( 20.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.114 ns ( 79.74 % ) " "Info: Total interconnect delay = 2.114 ns ( 79.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SRAM_Controller.v" "" { Text "Z:/Project/project/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.196 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.196 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50_I 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.963 ns) + CELL(0.150 ns) 3.112 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 2 COMB LCCOMB_X28_Y8_N10 1 " "Info: 2: + IC(1.963 ns) + CELL(0.150 ns) = 3.112 ns; Loc. = LCCOMB_X28_Y8_N10; Fanout = 1; COMB Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.113 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "Z:/Project/project/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.196 ns SRAM_Controller:SRAM_unit\|SRAM_LB_N_O 3 REG LCFF_X28_Y8_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.196 ns; Loc. = LCFF_X28_Y8_N11; Fanout = 2; REG Node = 'SRAM_Controller:SRAM_unit\|SRAM_LB_N_O'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "SRAM_Controller.v" "" { Text "Z:/Project/project/SRAM_Controller.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 38.58 % ) " "Info: Total cell delay = 1.233 ns ( 38.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.963 ns ( 61.42 % ) " "Info: Total interconnect delay = 1.963 ns ( 61.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.963ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 {} SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 1.091ns 1.023ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.196 ns" { CLOCK_50_I SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 SRAM_Controller:SRAM_unit|SRAM_LB_N_O } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.196 ns" { CLOCK_50_I {} CLOCK_50_I~combout {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 {} SRAM_Controller:SRAM_unit|SRAM_LB_N_O {} } { 0.000ns 0.000ns 1.963ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 16:11:37 2011 " "Info: Processing ended: Tue Nov 08 16:11:37 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
