Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jun  2 03:35:15 2023
| Host         : LAPTOP-4TN2N2PV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  4           
TIMING-20  Warning   Non-clocked latch              1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DNN_0/inst/ap_CS_fsm_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/nn_ctrl_0/inst/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.461    -8014.436                   1911                24074        0.041        0.000                      0                24074        3.750        0.000                       0                 13034  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -10.461    -8014.436                   1911                24074        0.041        0.000                      0                24074        3.750        0.000                       0                 13034  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         1911  Failing Endpoints,  Worst Slack      -10.461ns,  Total Violation    -8014.435ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[38]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 10.618ns (56.830%)  route 8.066ns (43.170%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.873    21.887    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[38])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[39]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 10.618ns (56.830%)  route 8.066ns (43.170%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.873    21.887    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[39])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.461ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[44]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 10.618ns (56.830%)  route 8.066ns (43.170%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.873    21.887    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[44])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                -10.461    

Slack (VIOLATED) :        -10.438ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[46]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.661ns  (logic 10.618ns (56.900%)  route 8.043ns (43.100%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.850    21.864    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[46])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.864    
  -------------------------------------------------------------------
                         slack                                -10.438    

Slack (VIOLATED) :        -10.398ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[36]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.620ns  (logic 10.618ns (57.024%)  route 8.002ns (42.976%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.810    21.823    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[36]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[36])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                -10.398    

Slack (VIOLATED) :        -10.398ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[45]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.620ns  (logic 10.618ns (57.024%)  route 8.002ns (42.976%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.810    21.823    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[45])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.823    
  -------------------------------------------------------------------
                         slack                                -10.398    

Slack (VIOLATED) :        -10.365ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 10.618ns (57.126%)  route 7.969ns (42.874%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.776    21.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                -10.365    

Slack (VIOLATED) :        -10.365ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.587ns  (logic 10.618ns (57.126%)  route 7.969ns (42.874%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.776    21.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.790    
  -------------------------------------------------------------------
                         slack                                -10.365    

Slack (VIOLATED) :        -10.356ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.579ns  (logic 10.618ns (57.152%)  route 7.961ns (42.848%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.768    21.782    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.782    
  -------------------------------------------------------------------
                         slack                                -10.356    

Slack (VIOLATED) :        -10.355ns  (required time - arrival time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.578ns  (logic 10.618ns (57.155%)  route 7.960ns (42.845%))
  Logic Levels:           23  (CARRY4=11 DSP48E1=3 LUT4=3 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 13.034 - 10.000 ) 
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.909     3.203    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/ap_clk
    SLICE_X87Y114        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y114        FDRE (Prop_fdre_C_Q)         0.456     3.659 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/din1_buf1_reg[0]/Q
                         net (fo=5, routed)           0.851     4.510    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/s_axis_a_tdata[0]
    SLICE_X89Y115        LUT4 (Prop_lut4_I2_O)        0.124     4.634 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.634    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2_n_8
    SLICE_X89Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.166 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     5.166    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[4]
    SLICE_X89Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.437 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.299     5.736    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/zero_det_in[5]
    SLICE_X86Y116        LUT4 (Prop_lut4_I3_O)        0.373     6.109 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_comp/O
                         net (fo=1, routed)           0.916     7.025    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_8_n_8
    SLICE_X91Y113        LUT5 (Prop_lut5_I4_O)        0.124     7.149 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0_i_3/O
                         net (fo=1, routed)           0.000     7.149    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zero_det_unreg[1]_2[1]
    SLICE_X91Y113        MUXF7 (Prop_muxf7_I1_O)      0.245     7.394 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX0/O
                         net (fo=1, routed)           0.000     7.394    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/mux0_0
    SLICE_X91Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     7.498 f  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.444     7.942    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/zeros_pz
    SLICE_X93Y114        LUT5 (Prop_lut5_I4_O)        0.316     8.258 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.258    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_bit_mod_pr0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.790 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.790    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.904 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.904    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.018 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.018    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.132 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.132    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.246 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.246    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.360 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.360    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.474 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.474    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.588 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.588    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_8
    SLICE_X93Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.827 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=6, routed)           0.627    10.454    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/round_op_pr[34]
    SLICE_X97Y120        LUT6 (Prop_lut6_I3_O)        0.302    10.756 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b5__0_i_2_comp/O
                         net (fo=7, routed)           0.836    11.591    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/din1_buf1_reg[23]_23
    SLICE_X98Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.715 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/g0_b3__0/O
                         net (fo=1, routed)           0.593    12.308    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/B[3]
    DSP48_X4Y48          DSP48E1 (Prop_dsp48e1_B[3]_P[10])
                                                      2.057    14.365 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[10]
                         net (fo=38, routed)          0.959    15.325    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_3[10]
    DSP48_X4Y49          DSP48E1 (Prop_dsp48e1_C[36]_P[5])
                                                      1.820    17.145 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[5]
                         net (fo=24, routed)          1.265    18.410    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[2]
    SLICE_X94Y122        LUT4 (Prop_lut4_I1_O)        0.124    18.534 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP_i_17__0/O
                         net (fo=1, routed)           0.403    18.937    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/mem[19]
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_A[9]_P[35])
                                                      2.077    21.014 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/P[35]
                         net (fo=13, routed)          0.767    21.781    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/P[35]
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       1.855    13.034    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.247    13.281    
                         clock uncertainty           -0.154    13.126    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -1.701    11.425    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948/fexp_32ns_32ns_32_4_full_dsp_1_U234/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -21.781    
  -------------------------------------------------------------------
                         slack                                -10.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.877%)  route 0.301ns (68.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.609     0.945    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X101Y98        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y98        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[24]/Q
                         net (fo=1, routed)           0.301     1.387    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/grp_fu_1568_p1[24]
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.963     1.329    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/ap_clk
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[24]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X98Y107        FDRE (Hold_fdre_C_D)         0.052     1.346    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.628%)  route 0.296ns (61.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.552     0.888    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/ap_clk
    SLICE_X52Y95         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/mul_reg_777_reg[31]/Q
                         net (fo=1, routed)           0.296     1.324    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948_grp_fu_1472_p_din0[31]
    SLICE_X51Y108        LUT4 (Prop_lut4_I2_O)        0.045     1.369 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838/din0_buf1[31]_i_1__31/O
                         net (fo=1, routed)           0.000     1.369    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]_0
    SLICE_X51Y108        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.905     1.271    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/ap_clk
    SLICE_X51Y108        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]/C
                         clock pessimism             -0.035     1.236    
    SLICE_X51Y108        FDRE (Hold_fdre_C_D)         0.092     1.328    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U272/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.164ns (35.860%)  route 0.293ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.609     0.945    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[26]/Q
                         net (fo=1, routed)           0.293     1.402    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/grp_fu_1568_p1[26]
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.963     1.329    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/ap_clk
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[26]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X98Y107        FDRE (Hold_fdre_C_D)         0.063     1.357    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.357    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.301%)  route 0.301ns (64.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.609     0.945    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X100Y99        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y99        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[29]/Q
                         net (fo=1, routed)           0.301     1.409    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/grp_fu_1568_p1[29]
    SLICE_X95Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.962     1.328    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/ap_clk
    SLICE_X95Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[29]/C
                         clock pessimism             -0.035     1.293    
    SLICE_X95Y107        FDRE (Hold_fdre_C_D)         0.066     1.359    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.303%)  route 0.301ns (64.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.609     0.945    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X100Y98        FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y98        FDRE (Prop_fdre_C_Q)         0.164     1.109 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_11_reg_1017_reg[23]/Q
                         net (fo=1, routed)           0.301     1.409    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/grp_fu_1568_p1[23]
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.963     1.329    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/ap_clk
    SLICE_X98Y107        FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[23]/C
                         clock pessimism             -0.035     1.294    
    SLICE_X98Y107        FDRE (Hold_fdre_C_D)         0.059     1.353    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U296/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/din1_buf1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.214%)  route 0.342ns (70.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.607     0.943    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/ap_clk
    SLICE_X97Y96         FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/din1_buf1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y96         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/din1_buf1_reg[16]/Q
                         net (fo=4, routed)           0.342     1.425    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[16]
    SLICE_X101Y104       FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.964     1.330    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X101Y104       FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X101Y104       FDRE (Hold_fdre_C_D)         0.070     1.365    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_0_1_reg_1140_pp0_iter4_reg_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.148ns (30.785%)  route 0.333ns (69.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.552     0.888    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X50Y95         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.148     1.036 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_1_reg_797_reg[4]/Q
                         net (fo=2, routed)           0.333     1.368    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893_grp_fu_1476_p_din1[4]
    SLICE_X46Y101        SRL16E                                       r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_0_1_reg_1140_pp0_iter4_reg_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.911     1.277    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/ap_clk
    SLICE_X46Y101        SRL16E                                       r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_0_1_reg_1140_pp0_iter4_reg_reg[4]_srl2/CLK
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.306    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_0_1_reg_1140_pp0_iter4_reg_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter3_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter4_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.037%)  route 0.204ns (57.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.612     0.948    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/ap_clk
    SLICE_X90Y45         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter3_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y45         FDRE (Prop_fdre_C_Q)         0.148     1.095 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter3_reg_reg[29]/Q
                         net (fo=1, routed)           0.204     1.300    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter3_reg[29]
    SLICE_X91Y50         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter4_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.877     1.243    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/ap_clk
    SLICE_X91Y50         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter4_reg_reg[29]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X91Y50         FDRE (Hold_fdre_C_D)         0.024     1.237    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826/conv2_output_load_2_reg_645_pp0_iter4_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/din1_buf1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.450%)  route 0.268ns (65.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.579     0.915    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/ap_clk
    SLICE_X65Y56         FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/din1_buf1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/din1_buf1_reg[22]/Q
                         net (fo=4, routed)           0.268     1.324    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[22]
    SLICE_X67Y48         FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.854     1.220    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X67Y48         FDRE                                         r  design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X67Y48         FDRE (Hold_fdre_C_D)         0.070     1.260    design_1_i/DNN_0/inst/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_2_1_reg_1170_pp0_iter22_reg_reg[4]_srl20/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.448%)  route 0.338ns (72.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.579     0.915    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/ap_clk
    SLICE_X65Y53         FDRE                                         r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893/mul1_7_reg_917_reg[4]/Q
                         net (fo=3, routed)           0.338     1.381    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790_grp_fu_1500_p_din1[4]
    SLICE_X54Y47         SRLC32E                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_2_1_reg_1170_pp0_iter22_reg_reg[4]_srl20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13072, routed)       0.851     1.217    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/ap_clk
    SLICE_X54Y47         SRLC32E                                      r  design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_2_1_reg_1170_pp0_iter22_reg_reg[4]_srl20/CLK
                         clock pessimism             -0.030     1.187    
    SLICE_X54Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.317    design_1_i/DNN_0/inst/grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802/mul_i_2_1_reg_1170_pp0_iter22_reg_reg[4]_srl20
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y9   design_1_i/DNN_0/inst/conv1_output_U/ram0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y14  design_1_i/DNN_0/inst/conv1_output_U/ram1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y14  design_1_i/DNN_0/inst/conv1_output_U/ram1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y16  design_1_i/DNN_0/inst/conv1_output_U/ram2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y16  design_1_i/DNN_0/inst/conv1_output_U/ram2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y15  design_1_i/DNN_0/inst/conv1_output_U/ram3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y15  design_1_i/DNN_0/inst/conv1_output_U/ram3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20  design_1_i/DNN_0/inst/conv1_output_U/ram4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20  design_1_i/DNN_0/inst/conv1_output_U/ram4_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y21  design_1_i/DNN_0/inst/conv1_output_U/ram5_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y72  design_1_i/DNN_0/inst/fc1_output_U/ram_reg_0_15_11_11/DP/CLK



