- Programmable Look-Ahead Up/Down **Binary Counters**
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

#### SN54LS169B. SN54S169 . . . J OR W PACKAGE SN74LS169B, SN74S169 . . . D OR N PACKAGE

Image /page/0/Picture/7 description: The image shows a top-down view of an integrated circuit (IC) chip with 16 pins. The chip has a notch at the top, indicating the orientation. The pins are labeled as follows: Pin 1: U/D, Pin 2: CLK, Pin 3: A, Pin 4: B, Pin 5: C, Pin 6: D, Pin 7: ENP, Pin 8: GND, Pin 9: LOAD, Pin 10: ENT, Pin 11: QD, Pin 12: QC, Pin 13: QB, Pin 14: QA, Pin 15: RCO, Pin 16: VCC.

#### SN54LS169B, SN54S169 . . . FK PACKAGE

Image /page/0/Figure/9 description: The image shows a top view of an integrated circuit (IC) chip with 20 pins. The pins are labeled with their respective functions. On the top side, from left to right, are pins 3 (CLK), 2 (U/D), 1 (NC), 20 (VCC), and 19 (RCO). On the left side, from top to bottom, are pins 4 (A), 5 (B), 6 (NC), 7 (C), and 8 (D). On the right side, from top to bottom, are pins 18 (QA), 17 (QB), 16 (NC), 15 (QC), and 14 (QD). On the bottom side, from left to right, are pins 9 (ENP), 10 (GND), 11 (NC), 12 (LOAD), and 13 (ENT).

#### description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positivegoing) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

#### NC-No internal connection

| TYPE    | TYPICAL MAXIMUM<br>CLOCK FREQUENCY |                  | TYPICAL<br>POWER<br>DISSIPATION |
|---------|------------------------------------|------------------|---------------------------------|
|         | COUNTING<br>UP                     | COUNTING<br>DOWN |                                 |
| 'LS169B | 35MHz                              | 35MHz            | 100mW                           |
| 'S169   | 70MHz                              | 55MHz            | 500mW                           |

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP, ENT) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, U/D) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Image /page/0/Picture/18 description: The image shows the logo of Texas Instruments. The logo consists of the company's name in bold, uppercase letters, with the word "Texas" above the word "Instruments". To the left of the name is a stylized "ti" symbol. Below the logo is the text "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265".

SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

#### logic symbol<sup>â€ </sup>

Image /page/1/Figure/3 description: The image shows a circuit diagram for a CTRDIV16 integrated circuit. The diagram includes labels for various pins and their functions, such as LOAD, COUNT, UP, DOWN, RCO, ENT, ENP, CLK, A, B, C, D, QA, QB, QC, and QD. The diagram also includes numerical values associated with some of the pins, such as (9) for LOAD, (1) for U/D, (15) for RCO, (10) for ENT, (7) for ENP, (2) for CLK, (3) for A, (4) for B, (5) for C, (6) for D, (14) for QA, (13) for QB, (12) for QC, and (11) for QD. Additionally, the diagram includes logic gates and their associated conditions, such as 3,5CT=15 and 4,5CT=0.

<sup>â€ </sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

Image /page/1/Picture/5 description: The image shows the logo of Texas Instruments. The logo consists of the letters 'ti' inside the shape of the state of Texas, followed by the words 'TEXAS INSTRUMENTS' in a bold, sans-serif font. Below the logo is the text 'POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265'.

logic diagram (positive logic)

Image /page/2/Figure/2 description: The image shows a detailed circuit diagram. The diagram includes logic gates such as AND, NAND, and inverters, along with flip-flops labeled "1D C1". The circuit has several input signals labeled U/D, LOAD, ENP, ENT, CLK, A, B, C, and D. The outputs are labeled QA, QB, QC, QD, and RCO, each with a corresponding number in parentheses indicating a pin number or identifier.

Pin numbers shown are for D, J, N, and W packages.

Image /page/2/Picture/4 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "TEXAS INSTRUMENTS" in a bold font. Below the logo, the text "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265" is printed.

# SN54LS169B, SN54S169<br>SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS<br>SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 19

logic diagram (positive logic)

Image /page/3/Figure/3 description: This image shows a digital logic circuit diagram. The diagram includes several logic gates such as AND, OR, and NOT gates, as well as D flip-flops. The circuit has inputs labeled CLK (2), DATA A (3), LOAD (9), U/D (1), DATA B (4), DATA C (5), DATA D (6), ENP (7), and ENT (10). The outputs are labeled QA (14), QB (13), QC (12), QD (11), and RCO (15). The circuit appears to be a synchronous counter or register with parallel load capability.

Pin numbers shown are for D, J, N, and W packages.

Image /page/3/Picture/5 description: The image shows the logo of Texas Instruments. The logo consists of the company's name in bold, black letters, with the word "Texas" on top of the word "Instruments". To the left of the name is a stylized image of the state of Texas with the letters "ti" inside. Below the logo is the text "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265".

#### typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen

Image /page/4/Figure/7 description: The image shows a timing diagram for a digital circuit, likely a counter. The diagram includes waveforms for various signals such as LOAD, data inputs (A, B, C, D), CLK (clock), U/D (up/down), ENP and ENT (enable signals), QA, QB, QC, QD (counter outputs), and RCO (ripple carry output). The diagram illustrates the behavior of the circuit during different modes of operation, including loading data, counting up, inhibiting counting, and counting down. Numerical values (13, 14, 15, 0, 1, 2) are marked on the time axis to indicate the count values at different points in time.

Image /page/4/Picture/8 description: The image shows the logo of Texas Instruments. Below the logo is the text "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265".

#### SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

ODLS101 - OCTOBER 1976 - REVISED MARCH 1993

#### schematics of inputs and outputs

Image /page/5/Figure/3 description: The image shows four different circuit diagrams. The first diagram is titled "EQUIVALENT OF A, B, C, D INPUTS" and shows a circuit with a VCC connected to a 20 kOhm resistor, which is connected to an input. The input is connected to two diodes, one pointing up and one pointing down, which are connected to ground. The second diagram is titled "EQUIVALENT OF ALL OTHER INPUTS" and shows a circuit with a VCC connected to a resistor labeled "Req". The resistor is connected to a transistor, which is connected to an input. The input is connected to two diodes, one pointing up and one pointing down, which are connected to ground. Below the diagram, there is a table that shows the value of Req for different inputs. The value of Req is 6.5 kOhm for the input "ENT" and 13 kOhm for "Others". The third diagram is titled "TYPICAL OF ALL Q OUTPUTS" and shows a circuit with a VCC connected to a 100 Ohm resistor. The resistor is connected to a transistor, which is connected to an output. The output is connected to a transistor, which is connected to ground. The fourth diagram is titled "TYPICAL OF RCO OUTPUT" and shows a circuit with a VCC connected to a 120 Ohm resistor. The resistor is connected to a transistor, which is connected to an output. The output is connected to a transistor, which is connected to ground.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1)                                    | 7 V             |
|---------------------------------------------------------------------|-----------------|
| Input voltage                                                       | 7 V             |
| Operating free-air temperature range: SN54LS169B                    | - 55Â°C to 125Â°C |
| SN74LS169B                                                          | 0Â°C to 70Â°C     |
| Storage temperature range                                           | - 65Â°C to 150Â°C |
| NOTE 1: Voltage values are with respect to network ground terminal. |                 |

|           |                                                             |                        |  |  | SN54LS169B |     |      | SN74LS169B |     |      | UNIT |
|-----------|-------------------------------------------------------------|------------------------|--|--|------------|-----|------|------------|-----|------|------|
|           |                                                             |                        |  |  | MIN        | NOM | MAX  | MIN        | NOM | MAX  |      |
| VCC       | Supply voltage                                              |                        |  |  | 4.5        | 5   | 5.5  | 4.75       | 5   | 5.25 | V    |
| VIH       | High-level-input voltage                                    |                        |  |  | 2          |     |      | 2          |     |      | V    |
| VIL       | Low-level input voltage                                     |                        |  |  |            |     | 0.7  |            |     | 0.8  | V    |
| IOH       | High-level output current                                   | RCO                    |  |  |            |     | -0.4 |            |     | -0.4 | mA   |
|           |                                                             | Any Q                  |  |  |            |     | -1.2 |            |     | -1.2 | mA   |
| IOL       | Low-level output current                                    | RCO                    |  |  |            |     | 4    |            |     | 8    | mA   |
|           |                                                             | Any Q                  |  |  |            |     | 12   |            |     | 24   | mA   |
| fclock    | Clock frequency                                             |                        |  |  | 0          |     | 20   | 0          |     | 20   | MHz  |
| tw(clock) | Width of clock pulse (high or low) (see Figure 1)           |                        |  |  | 25         |     |      | 25         |     |      | ns   |
|           |                                                             | Data inputs A, B, C, D |  |  | 30         |     |      | 30         |     |      | ns   |
|           |                                                             | ENP or ENT             |  |  | 30         |     |      | 30         |     |      |      |
| tsu       | Setup time, (see Figure 1)                                  | Load                   |  |  | 35         |     |      | 35         |     |      | ns   |
|           |                                                             | U/D                    |  |  | 35         |     |      | 35         |     |      |      |
| th        | Hold time at any input with respect to clock (see Figure 1) |                        |  |  | 0          |     |      | 0          |     |      | ns   |
| TA        | Operating free-air temperature                              |                        |  |  | -55        |     | 125  | 0          |     | 70   | Â°C   |

Image /page/5/Picture/8 description: The image shows the logo of Texas Instruments. The logo consists of the letters 'ti' inside the shape of the state of Texas, followed by the words 'TEXAS INSTRUMENTS' in a bold, sans-serif font. Below the logo is the text 'POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265'.

SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONSâ€                                                |       |                                   | SN54LS169B |      |      |     | SN74LS169B |      |    | UNIT |
|-----------|--|----------------------------------------------------------------|-------|-----------------------------------|------------|------|------|-----|------------|------|----|------|
|           |  |                                                                |       |                                   | MIN        | TYPâ€¡ | MAX  | MIN | TYPâ€¡       | MAX  |    |      |
| VIK       |  | $V_{CC} = MIN$ , $I_1 = -18 \text{ mA}$                        |       |                                   |            |      | -1.5 |     |            | -1.5 | V  |      |
| VOH       |  | $V_{\rm CC} = \text{MIN}$ , $V_{IH} = 2 V$ ,<br>$V_{IL} = MAX$ | RCO   | $I_{\text{OH}} = -0.4 \text{ mA}$ | 2.5        | 3.4  |      | 2.7 | 3.4        |      | V  |      |
|           |  |                                                                | Any Q | $I_{\text{OH}} = -1.2 \text{ mA}$ | 2.4        | 3.2  |      | 2.4 | 3.2        |      |    |      |
| VOL       |  | $V_{\rm CC} = \text{MIN}$ , $V_{IH} = 2 V$ ,<br>$V_{IL} = MAX$ | RCO   | $I_{\text{OH}} = 4 \text{ mA}$    |            | 0.25 | 0.4  |     | 0.25       | 0.4  |    |      |
|           |  |                                                                | RCO   | $I_{OL} = 8 \text{ mA}$           |            | 0.35 | 0.5  | V   |            |      |    |      |
|           |  |                                                                | Any Q | $I_{OL} = 12 \text{ mA}$          |            | 0.25 | 0.4  |     | 0.25       | 0.4  |    |      |
|           |  |                                                                | Any Q | $I_{OL} = 24 \text{ mA}$          |            | 0.35 | 0.5  |     |            |      |    |      |
| I1        |  | $V_{\text{CC}} = \text{MAX}, \quad V_{\text{I}} = 7 \text{ V}$ |       |                                   |            |      | 0.1  |     |            | 0.1  | mA |      |
| IIH       |  | $V_{\text{CC}} = \text{MAX}$ , $V_{\text{I}} = 2.7 \text{ V}$  |       |                                   |            |      | 20   |     |            | 20   | Î¼Î‘ |      |
| IIL       |  | $V_{\text{CC}} = \text{MAX}$ , $V_{\text{I}} = 0.4 \text{ V}$  |       | U/D, LOAD, ENP, CLK               |            |      | -0.2 |     |            | -0.2 |    |      |
|           |  |                                                                |       | All other inputs                  |            |      | -0.4 |     |            | -0.4 | mA |      |
| IOSÂ§      |  | $V_{\text{CC}} = \text{MAX}, \quad V_{\text{O}} = 0 \text{ V}$ | RCO   |                                   | -20        |      | -100 | -20 |            | -100 |    |      |
|           |  |                                                                | Any Q |                                   | -30        |      | -130 | -30 |            | -130 | mA |      |
| ICC       |  | $V_{CC} = MAX$ , See Note 2                                    |       |                                   |            | 28   | 45   |     | 28         | 45   | mA |      |

<sup>â€ </sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25<sup>o</sup>C.SNot more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

|           | FROM              | TO               |                           |  | 'LS169B |     |     |      |
|-----------|-------------------|------------------|---------------------------|--|---------|-----|-----|------|
| PARAMETER | (INPUT)           | (OUTPUT)         | TEST CONDITIONS           |  | MIN     | TYP | MAX | UNIT |
| fmax      |                   |                  |                           |  | 20      | 35  |     | MHz  |
| tPLH      | CLK               | $\overline{RCO}$ |                           |  |         | 26  | 40  | ns   |
| tPHL      | CLK               | $\overline{RCO}$ |                           |  |         | 17  | 25  | ns   |
| tPLH      | $\overline{ENT}$  | $\overline{RCO}$ | RL = 2 kÎ©,<br>CL = 15 pF  |  |         | 15  | 25  | ns   |
| tPHL      | $\overline{ENT}$  | $\overline{RCO}$ |                           |  |         |     | 11  | 20   |
| tPLH      | U/ $\overline{D}$ | $\overline{RCO}$ |                           |  |         | 23  | 35  | ns   |
| tPHL      | U/ $\overline{D}$ | $\overline{RCO}$ |                           |  |         | 15  | 25  | ns   |
| tPLH      | CLK               | Any Q            | RL = 667 Î©,<br>CL = 45 pF |  |         | 16  | 25  | ns   |
| tPHL      | CLK               | Any Q            |                           |  |         |     | 17  | 25   |

ðŸ–ž Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transistion will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Image /page/6/Picture/12 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters "ti" inside it, followed by the words "TEXAS INSTRUMENTS" in bold, and the address "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265" below it.

#### SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

SDLS134 - OCTOBER 1976 - REVISED MARCH 1

#### schematics of inputs and outputs

Image /page/7/Figure/3 description: The image shows two circuit diagrams. The diagram on the left is labeled "EQUIVALENT OF EACH INPUT" and shows a circuit with a voltage source labeled "Vcc" connected to a resistor labeled "Req". There is also a resistor labeled "20 kÎ© NOM (LOAD INPUT ONLY)" connected to the input. The diagram also includes diodes. Below the diagram, there are three lines of text: "ENT input: Req = 1.4 kÎ© NOM", "LOAD input: Req = 3.5 kÎ© NOM", and "All other inputs: Req = 2.8 kÎ© NOM". The diagram on the right is labeled "TYPICAL OF ALL OUTPUTS" and shows a circuit with a voltage source labeled "Vcc" connected to a resistor labeled "50 Î© NOM". The diagram also includes transistors and resistors, and the output is labeled "OUTPUT".

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (See Note 4)                            | 7 V            |
|-------------------------------------------------------------|----------------|
| Input voltage                                               | 5.5 V          |
| Interemitter voltage (see Note 5)                           | 5.5 V          |
| Operating free-air temperature range: SN54S169 (see Note 6) | -55Â°C to 125Â°C |
| SN74S169                                                    | 0Â°C to 70Â°C    |
| Storage temperature range                                   | -65Â°C to 150Â°C |

#### recommended operating conditions

|                                                                    |                        |       | SN54S169 |      | SN74S169 | UNIT |      |     |
|--------------------------------------------------------------------|------------------------|-------|----------|------|----------|------|------|-----|
|                                                                    |                        | MIN   | NOM      | MAX  | MIN      | NOM  | MAX  |     |
| Supply voltage, VCC                                                |                        | 4.5   | 5        | 5.5  | 4.75     | 5    | 5.25 | V   |
| High-level output current, IOH                                     |                        |       |          | $-1$ |          |      | $-1$ | mA  |
| Low-level output current, IOL                                      |                        |       |          | 20   |          |      | 20   | mA  |
| Clock frequency, fclock                                            |                        | 0     |          | 40   | 0        |      | 40   | MHz |
| Width of clock pulse, tw(clock) (high or low) (see Figure 1)       |                        | 10    |          |      | 10       |      |      | ns  |
|                                                                    | Data inputs A, B, C, D | 4     |          |      | 4        |      |      |     |
|                                                                    | ENP or ENT             | 14    |          |      | 14       |      |      | ns  |
| Setup time, $t_{SU}$ (see Figure 1)                                | Load                   | 9     |          |      | 6        |      |      |     |
|                                                                    | U/D                    | 20    |          |      | 20       |      |      |     |
| Hold time at any input with respect to clock, $t_w$ (see Figure 1) |                        | 1     |          |      | 1        |      |      | ns  |
| Operating free-air temperature, $T_A$ (see Note 6)                 |                        | $-55$ |          | 125  | 0        |      | 70   | Â°C  |

NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs  $\overline{\text{ENP}}$  and  $\overline{\text{ENT}}.$
- 6. A SN54S169 in the W package operating at free-air temperatures above 91 Â°C requires a heat sink that provides a thermal resistance from case to free-air,  $R_{\theta CA},$  of not more than 26 Â°C/W.

Image /page/7/Picture/11 description: The image shows the logo of Texas Instruments, followed by the text "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265".

SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|                                           |                                   |              |                                          |     | SN54S169 |      |     | SN74S169 |      |    | UNIT |
|-------------------------------------------|-----------------------------------|--------------|------------------------------------------|-----|----------|------|-----|----------|------|----|------|
| PARAMETER                                 |                                   |              | TEST CONDITIONSâ€                          | MIN | TYPâ€¡     | MAX  | MIN | TYPâ€¡     | MAX  |    |      |
| VIH High-level input voltage              |                                   |              |                                          | 2   |          |      | 2   |          |      | V  |      |
| VIL Low-level input voltage               |                                   |              |                                          |     |          | 0.8  |     |          | 0.8  | V  |      |
| VIK Input clamp voltage                   |                                   |              | VCC = MIN,<br>II = -18 mA                |     |          | -1.2 |     |          | -1.2 | V  |      |
| VOH High-level output voltage             |                                   |              | VCC = MIN,<br>VIH = 2 V,<br>VIL = 0.8 V, | 2.5 | 3.4      |      | 2.7 | 3.4      |      | V  |      |
| VOL Low-level output voltage              |                                   |              | VCC = MIN,<br>VIH = 2 V,<br>VIL = 0.8 V, |     |          | 0.5  |     |          | 0.5  | V  |      |
| II Input current at maximum input voltage |                                   |              | VCC = MAX,<br>VI = 5.5 V                 |     |          | 1    |     |          | 1    | mA |      |
|                                           | IIH High-level input current      | ENT          |                                          |     |          | 100  |     |          | 100  |    |      |
|                                           |                                   | Load         | VCC = MAX,<br>VI = 2.7 V                 | -10 |          | -200 | -10 |          | -200 | Î¼A |      |
|                                           |                                   | Other inputs |                                          |     |          | 50   |     |          | 50   |    |      |
|                                           | IIL Low-level input current       | ENT          |                                          |     |          | -4   |     |          | -4   | mA |      |
|                                           |                                   | Other inputs | VCC = MAX,<br>VI = 0.5 V                 |     |          | -2   |     |          | -2   |    |      |
|                                           | IOS Short-circuit output currentÂ§ |              | VCC = MAX,                               | -40 |          | -100 | -40 |          | -100 | mA |      |
|                                           | ICC Supply current                |              | VCC = MAX, See Note 2                    |     | 100      | 160  |     | 100      | 160  | mA |      |

<sup>â€ </sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>â€¡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 Â°C.Â§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I<sub>CC</sub> is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

| PARAMETERÂ¶ | FROM<br>(INPUT)   | TO<br>(OUTPUT)   | TEST CONDITIONS                                                 | U/ $\overline{D}$ - HIGH | U/ $\overline{D}$ - LOW | UNIT |     |     |     |     |
|------------|-------------------|------------------|-----------------------------------------------------------------|--------------------------|-------------------------|------|-----|-----|-----|-----|
| fmax       |                   |                  | CL = 15 pF,<br>RL = 280 Î©,<br>See Figures 2 and 3<br>and Note 3 | MIN                      | TYP                     | MAX  | MIN | TYP | MAX |     |
| tPLH       | CLK               | $\overline{RCO}$ |                                                                 | 40                       | 70                      |      | 40  | 55  |     | MHz |
| tPHL       | CLK               | $\overline{RCO}$ |                                                                 |                          | 14                      | 21   |     | 14  | 21  |     |
| tPLH       | CLK               | Any Q            |                                                                 |                          | 20                      | 28   |     | 20  | 28  |     |
| tPHL       | CLK               | Any Q            |                                                                 |                          | 8                       | 15   |     | 8   | 15  |     |
| tPLH       | CLK               | Any Q            |                                                                 |                          | 11                      | 15   |     | 11  | 15  |     |
| tPHL       | $\overline{ENT}$  | $\overline{RCO}$ |                                                                 |                          | 7.5                     | 11   |     | 6   | 12  |     |
| tPLH       | $\overline{ENT}$  | $\overline{RCO}$ |                                                                 |                          | 15                      | 22   |     | 15  | 25  |     |
| tPLHâ—Š      | U/ $\overline{D}$ | $\overline{RCO}$ |                                                                 |                          | 9                       | 15   |     | 8   | 15  |     |
| tPHLâ—Š      | U/ $\overline{D}$ | $\overline{RCO}$ |                                                                 | 10                       | 15                      |      | 16  | 22  |     | ns  |

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ} \text{C}$

 $t_{\text{max}}$  = maximum clock frequency

tp<sub>LH</sub> = propagation delay time, low-to-high-level output

 $tp_{\text{HL}}$  = propagation delay time, high-to-low-level output

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (O), the ripple carry output transition will be in phase. If the count is maximum (15 for 'S169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

Image /page/8/Picture/15 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters 'ti' inside it, followed by the words 'TEXAS INSTRUMENTS' in bold. Below the logo is the text 'POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265'.

SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

Image /page/9/Figure/2 description: The image shows a timing diagram titled "PARAMETER MEASUREMENT INFORMATION" with voltage waveforms for various input signals. The signals include CLK INPUT, LOAD INPUT, DATA INPUTS (A, B, C, and D), ENP or ENT, and U/D INPUT. Each signal's waveform is plotted against time, showing transitions between voltage levels, marked as 3V and 0V. Key timing parameters such as t\_w(clock), t\_su (setup time), and t\_h (hold time) are indicated with arrows and labels. The reference voltage, V\_ref, is also marked on the waveforms. The diagram includes a note stating that the input pulses are supplied by a generator with specific characteristics: PRR â‰¤ 1 MHz, duty cycle â‰¤ 50%, and Z\_out â‰ˆ 50 Î©.

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, duty cycle  $\leq$  50%, Z<sub>out</sub>  $\approx$  50  $\Omega$ ; for 'LS169B,  $t_f \leq 15$  ns;  $t_f \leq 6$  ns, and for 'S169,  $t_f \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - B. For 'LS169B,  $V_{ref}$  = 1.3 V; for 'S168 and 'S169,  $V_{ref}$  = 1.5 V.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMESImage /page/9/Figure/6 description: The image shows two timing diagrams, one for ENT INPUT and one for RCO. The ENT INPUT diagram shows a signal that transitions from 3V to 0V and then back to 3V. The RCO diagram shows a signal that transitions from VOL to VOH and then back to VOL. The diagrams also show the parameters tPHL and tPLH, which represent the propagation delay from high to low and from low to high, respectively. The diagrams also show the reference voltage, Vref.

VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR  $\leq$  MHz, duty cycle  $\leq$  50%, Z<sub>out</sub>  $\approx$  50  $\Omega$ ; for 'LS169B,  $t_r \leq 15$  ns,  $t_f \leq 5$  ns; and for 'S169,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - B. tpLH and tpHL from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high.
  - C. For 'LS169B,  $V_{\text{ref}}$  = 1.3 V; for 'S169,  $V_{\text{ref}}$  = 1.5 V.
  - D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT

Image /page/9/Picture/13 description: The image shows the logo of Texas Instruments. The logo consists of the state of Texas with the letters 'ti' inside it, followed by the words 'Texas Instruments' in a bold font. Below the logo, there is the text 'POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265'.

SDLS134 â€“ OCTOBER 1976 â€“ REVISED MARCH 1988

Image /page/10/Figure/2 description: The image shows a timing diagram for a digital circuit. The diagram includes waveforms for the clock input (CLK INPUT) and four outputs (OUTPUT QA, OUTPUT QB, OUTPUT QC, OUTPUT QD, and RCO). The diagram also includes labels for the high and low voltage levels (VOH and VOL), as well as labels for the reference voltage (Vref). The diagram also includes labels for the propagation delay times (tPLH and tPHL). The diagram shows the timing relationships between the clock input and the outputs.

# PARAMETER MEASUREMENT INFORMATION

#### **UP-COUNT VOLTAGE WAVEFORMS**

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR â‰¤ 1 MHz, duty cycle â‰¤50%,  $Z_{\text{out}} \approx 50 \ \Omega$ ; for 'LS169B,  $t_r \le 15 \text{ ns}$ ;  $t_f \le 6 \text{ ns}$ , and 'S169,  $t_r \le 2.5 \text{ ns}$ ,  $t_f \le 2.5 \text{ ns}$ . Vary PRR to measure  $f_{\text{max}}$ .

- B. Outputs Q<sub>D</sub> and carry are tested at  $t_{n+16}$ , where  $t_n$  is the bit-time when all outputs are low. C. For 'LS169B, V<sub>ref</sub> = 1.3 V; for 'S169, V<sub>ref</sub> = 1.5 V.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK

Image /page/10/Picture/9 description: The image shows the logo of Texas Instruments, along with the address "POST OFFICE BOX 655303 â€¢ DALLAS, TEXAS 75265".

Image /page/11/Picture/0 description: The image shows the logo for Texas Instruments. The logo consists of a red stylized "ti" symbol to the left of the words "TEXAS INSTRUMENTS" in black, sans-serif font.

# PACKAGING INFORMATION

| <b>Orderable Device</b> | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)     | Lead finish/<br><b>Ball material</b><br>(6) | MSL Peak Temp<br>(3) | Op Temp (Â°C) | <b>Device Marking</b><br>(4/5) | Samples |
|-------------------------|---------------|--------------|-----------------|------|-------------|---------------------|---------------------------------------------|----------------------|--------------|--------------------------------|---------|
| 80018022A               | ACTIVE        | LCCC         | FK              | 20   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 80018022A<br>SNJ54LS<br>169BFK | Samples |
| 8001802EA               | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802EA<br>SNJ54LS169BJ      | Samples |
| 8001802EA               | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802EA<br>SNJ54LS169BJ      | Samples |
| 8001802FA               | ACTIVE        | CFP          | W               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802FA<br>SNJ54LS169BW      | Samples |
| 8001802FA               | ACTIVE        | CFP          | W               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802FA<br>SNJ54LS169BW      | Samples |
| SN54LS169BJ             | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SN54LS169BJ                    | Samples |
| SN54LS169BJ             | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SN54LS169BJ                    | Samples |
| SN54S169J               | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SN54S169J                      | Samples |
| SN54S169J               | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SN54S169J                      | Samples |
| SN74LS169BD             | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM   | 0 to 70      | LS169B                         | Samples |
| SN74LS169BD             | ACTIVE        | SOIC         | D               | 16   | 40          | RoHS & Green        | NIPDAU                                      | Level-1-260C-UNLIM   | 0 to 70      | LS169B                         | Samples |
| SN74LS169BN             | ACTIVE        | PDIP         | N               | 16   | 25          | RoHS & Green        | NIPDAU                                      | N / A for Pkg Type   | 0 to 70      | SN74LS169BN                    | Samples |
| SN74LS169BN             | ACTIVE        | PDIP         | N               | 16   | 25          | RoHS & Green        | NIPDAU                                      | N / A for Pkg Type   | 0 to 70      | SN74LS169BN                    | Samples |
| SNJ54LS169BFK           | ACTIVE        | LCCC         | FK              | 20   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 80018022A<br>SNJ54LS<br>169BFK | Samples |
| SNJ54LS169BFK           | ACTIVE        | LCCC         | FK              | 20   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 80018022A<br>SNJ54LS<br>169BFK | Samples |
| SNJ54LS169BJ            | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802EA<br>SNJ54LS169BJ      | Samples |
| Orderable Device        | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)     | Lead finish/<br>Ball material<br>(6)        | MSL Peak Temp<br>(3) | Op Temp (Â°C) | Device Marking<br>(4/5)        | Samples |
| SNJ54LS169BJ            | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802EA<br>SNJ54LS169BJ      | Samples |
| SNJ54LS169BW            | ACTIVE        | CFP          | W               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802FA<br>SNJ54LS169BW      | Samples |
| SNJ54LS169BW            | ACTIVE        | CFP          | W               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | 8001802FA<br>SNJ54LS169BW      | Samples |
| SNJ54S169J              | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SNJ54S169J                     | Samples |
| SNJ54S169J              | ACTIVE        | CDIP         | J               | 16   | 1           | Non-RoHS<br>& Green | SNPB                                        | N / A for Pkg Type   | -55 to 125   | SNJ54S169J                     | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq$ =1000ppm threshold requirement.

(3) MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Image /page/13/Picture/0 description: The image shows the Texas Instruments logo. On the left is a red graphic that resembles the state of Texas with the letters 'ti' in white. To the right of the graphic is the text 'TEXAS INSTRUMENTS' in a bold, sans-serif font.

# PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS169B, SN74LS169B :

- Catalog : SN74LS169B
- Military : SN54LS169B

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# Texas NSTRUMENTS

www.ti.com

25-Aug-2023

## TUBE

Image /page/14/Figure/5 description: The image shows a diagram of a tube with labeled dimensions. On the left is a cross-sectional view of the tube, with arrows indicating the tube's height (T) and width (W). To the right is a side view of the tube, with arrows indicating the tube's length (L). The tube is depicted as being cut in the middle, indicating that the length (L) can vary.

# B - Alignment groove width

#### \*All dimensions are nominal

| Device        | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (Âµm) | B (mm) |
|---------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| 80018022A     | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| 8001802FA     | W            | CFP          | 16   | 1   | 506.98 | 26.16  | 6220   | NA     |
| SN74LS169BD   | D            | SOIC         | 16   | 40  | 507    | 8      | 3940   | 4.32   |
| SN74LS169BN   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SN74LS169BN   | N            | PDIP         | 16   | 25  | 506    | 13.97  | 11230  | 4.32   |
| SNJ54LS169BFK | FK           | LCCC         | 20   | 1   | 506.98 | 12.06  | 2030   | NA     |
| SNJ54LS169BW  | W            | CFP          | 16   | 1   | 506.98 | 26.16  | 6220   | NA     |

W (R-GDFP-F16)CERAMIC DUAL FLATPACKImage /page/15/Figure/3 description: The image is a technical drawing of an electronic component, showing its dimensions and layout. The drawing includes various measurements in both inches and millimeters, such as 0.045 (1,14), 0.026 (0,66), 0.080 (2,03), 0.055 (1,40), 0.430 (10,92), 0.370 (9,40), 0.360 (9,14), 0.250 (6,35), 0.285 (7,24), 0.245 (6,22), 0.305 (7,75) MAX, 0.008 (0,20), 0.004 (0,10), 0.019 (0,48), 0.015 (0,38), 0.050 (1,27), and 0.005 (0,13) MIN. The drawing also indicates the base and seating plane, and labels specific pins or points on the component with numbers 1, 16, 8, and 9. The note at the bottom states that all linear dimensions are in inches (millimeters). The drawing is labeled as 4040180-3/F 04/14.

- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16

Image /page/15/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the letters "ti" stacked on top of each other on the left, followed by the words "TEXAS INSTRUMENTS" on the right. Below the words "TEXAS INSTRUMENTS" is the website address "www.ti.com".

# FK 20

# 8.89 x 8.89, 1.27 mm pitch

# **GENERIC PACKAGE VIEW**

# LCCC - 2.03 mm max height

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

Image /page/16/Picture/6 description: The image shows two integrated circuit chips. The chip on the left is gold-colored and has the Texas Instruments logo printed on it. The chip on the right is gray and has gold contacts on the top and sides.

Image /page/16/Picture/7 description: The image shows the Texas Instruments logo. The logo consists of the state of Texas with the letters 'TI' inside, followed by the words 'TEXAS INSTRUMENTS' in bold, and the website address 'www.ti.com' below.

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE

Image /page/17/Figure/2 description: This image shows a technical drawing of an integrated circuit package. The drawing includes top, side, and end views with detailed dimensions in both inches and millimeters. A table provides dimensional specifications for different pin counts (14, 16, 18, and 20 pins), including the width (A), length (B), and height (C) of the package. The drawing also specifies the lead spacing, lead thickness, and overall height of the package. The dimensions are given as both maximum and minimum values where applicable. The drawing includes notes indicating that all linear dimensions are in inches (millimeters) and a reference number (4040083/F 03/03) in the bottom right corner.

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN

Image /page/18/Figure/4 description: The image shows a technical drawing of an electronic component, likely an integrated circuit (IC) package. The drawing includes multiple views of the component, including a top view, a side view, and an end view, with detailed dimensions in both inches and millimeters. A table provides dimensional specifications for different pin counts (14, 16, 18, and 20 pins), listing the maximum and minimum values for dimension 'A'. The MS-001 variation is also specified for each pin count (AA, BB, AC, and AD). Additional notes and details are included, such as the seating plane, gauge plane, and pin details. The drawing also includes a revision number and date (4040049/E 12/2002).

NOTES:

- A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice.
- C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- ðŸ›† The 20 pin end lead shoulder width is a vendor option, either half or full width.

Image /page/18/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of the letters 'ti' stacked on top of a stylized outline of the state of Texas. To the right of the logo is the text 'TEXAS INSTRUMENTS' in a bold, sans-serif font. Below that is the website address 'www.ti.com'.

D (R-PDSO-G16)PLASTIC SMALL OUTLINE

Image /page/19/Figure/3 description: The image shows a technical drawing of an electronic component package. The drawing includes multiple views of the package, including a top view, a side view, and a detailed view of the lead. Dimensions are provided in both inches and millimeters. The drawing includes callouts for pin 1 index area, gauge plane, and seating plane. The drawing also includes tolerance and flatness specifications. The drawing is labeled with a part number and revision date.

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- ðŸ›† Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

Image /page/19/Picture/9 description: The image shows the logo for Texas Instruments. The logo consists of a stylized "TI" symbol to the left of the words "TEXAS INSTRUMENTS" in a bold, sans-serif font. Below the company name is the website address "www.ti.com".

4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE $\begin{array}{c} \text{Stencil Openings} \\ \text{(Note D)} \end{array}$ Example Board Layout (Note C) $-16 \times 0,55$ 14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 1,55 Example Solder Mask Opening (See Note E) -0,07

NOTES: A. All linear dimensions are in millimeters.

All Around

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

Image /page/20/Picture/6 description: The image shows the logo for Texas Instruments. The logo consists of the Texas Instruments logo and the text "TEXAS INSTRUMENTS" and "www.ti.com".

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS). APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright Â© 2023, Texas Instruments Incorporated