{"children":[{"children":[{"data":[594280,1182640,3737,1779,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[21940,26048,104,0,0],"details":[{"text":"Global interconnect for 4 global loads and 6 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 4 global loads and 6 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[8769,7794,0,0,349],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[0]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[10]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[11]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[12]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[13]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[14]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[15]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[16]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[17]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[18]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[19]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[1]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[20]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[21]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[22]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[23]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[24]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[25]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[26]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[27]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[28]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[29]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[2]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[30]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[31]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[32]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[33]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[34]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[35]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[36]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[37]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[38]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[39]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[3]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[40]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[41]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[42]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[43]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[44]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[45]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[46]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[47]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[48]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[49]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[4]' (kernel.cpp:225)\n - 'reg' (primitives.hpp:220)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[50]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[51]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[52]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[53]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[54]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[55]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[56]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[57]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[58]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[59]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[5]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[6]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[7]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[8]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextCounts.elements._M_elems[9]' (kernel.cpp:225)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[0]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[10]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[11]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[12]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[13]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[14]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[15]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[16]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[17]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[18]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[19]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[1]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[20]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[21]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[22]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[23]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[24]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[25]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[26]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[27]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[28]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[29]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[2]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[30]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[31]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[32]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[33]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[34]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[35]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[36]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[37]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[38]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[39]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[3]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[40]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[41]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[42]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[43]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[44]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[45]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[46]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[47]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[48]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[49]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[4]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[50]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[51]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[52]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[53]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[54]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[55]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[56]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[57]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[58]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[59]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[5]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[60]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[61]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[62]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[63]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[6]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[7]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[8]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \n - 'reg' (primitives.hpp:163)\n - 'nextElements.elements._M_elems[9]' (kernel.cpp:211)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (kernel.cpp:151)","type":"resource"},{"data":[42,205,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 233 due to a loop initiation interval of 233.","type":"text"}],"text":"1 register of width 32 bits and depth 4","type":"text"},{"text":"Register,\n1 reg, 32 width by 4 depth","type":"brief"}],"name":"Private Variable: \n - 'i' (kernel.cpp:276)","type":"resource"},{"data":[32,128,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 bits","type":"text"},{"text":"Register,\n2 regs, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (primitives.hpp:165)","type":"resource"},{"data":[40,52,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \n - 'i' (primitives.hpp:248)","type":"resource"},{"data":[32,256,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"4 registers of width 32 bits","type":"text"},{"text":"Register,\n4 regs, 32 width","type":"brief"}],"name":"Private Variable: \n - 'reg' (primitives.hpp:163)","type":"resource"},{"data":[0,0,64,0,0],"details":[{"Additional information":[{"text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode.","type":"text"},{"text":"RAM usage is increased from 32 RAMs to 64 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}],"text":"Requested size 3276 bytes, implemented size 4096 bytes, <b>stallable</b>, 32 reads and 17 writes. ","type":"text"},{"text":"Banked on bits 2, 3, 4, 5, 6 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"32 words","Bank width":"32 bits","Implemented size":"4096 bytes","Memory Usage":"64 RAMs","Number of banks":"32 (banked on bits 2, 3, 4, 5, 6)","Number of private copies":"1","Number of replicates":"1","Private memory":"Potentially inefficient configuration","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"3276 bytes","type":"table"},{"text":"Potentially inefficient configuration,\n3276B requested,\n4096B implemented.","type":"brief"}],"name":"kernel.cpp:147 (hashVec)","type":"resource"},{"data":[0,0,128,0,0],"details":[{"Additional information":[{"text":"Shallow memory implemented in RAMs instead of MLABs because MLABs cannot be configured in true dual-port mode.","type":"text"},{"text":"RAM usage is increased from 64 RAMs to 128 RAMs because the width of individual RAM blocks in true dual-port mode is limited to 20 bits.","type":"text"},{"details":[{"text":"Reduce the number of write accesses or fix banking to make this memory system stall-free. Banking may be improved by using compile-time known indexing on lowest array dimension.","type":"text"}],"text":"Requested size 3276 bytes, implemented size 4096 bytes, <b>stallable</b>, 27 reads and 27 writes. ","type":"text"},{"text":"Banked on bits 3, 4, 5, 6, 7 into 32 separate banks.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"16 words","Bank width":"64 bits","Implemented size":"4096 bytes","Memory Usage":"128 RAMs","Number of banks":"32 (banked on bits 3, 4, 5, 6, 7)","Number of private copies":"1","Number of replicates":"1","Private memory":"Potentially inefficient configuration","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"3276 bytes","type":"table"},{"text":"Potentially inefficient configuration,\n3276B requested,\n4096B implemented.","type":"brief"}],"name":"kernel.cpp:148 (countVec)","type":"resource"},{"children":[{"count":12,"data":[5458,23448,35,0,85],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":13,"data":[13,7,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":50,"data":[50,14,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Select","type":"resource"},{"count":24,"data":[2272,768,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"},{"count":9,"data":[9,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":242,"data":[2544,83,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":128,"data":[4096,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[168,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":12,"data":[12,12,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.fanout","type":"resource"}],"data":[14622,24333,35,0,85],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":13,"data":[13,4,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"},{"count":12,"data":[6,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":11,"data":[11,4,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"},{"count":14,"data":[460,14,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[490,22,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":151}]],"name":"handler.hpp:1100 > kernel.cpp:151","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[544,384,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"}],"data":[544,384,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":152}]],"name":"handler.hpp:1100 > kernel.cpp:152","replace_name":true,"type":"resource"},{"children":[{"count":10,"data":[1964,564,0,0,8],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"}],"data":[1964,564,0,0,8],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":153}]],"name":"handler.hpp:1100 > kernel.cpp:153","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,96,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":64,"data":[64,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"}],"data":[64,96,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":214},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":203}]],"name":"handler.hpp:1100 > kernel.cpp:214 > \nprimitives.hpp:203","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1024,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"}],"data":[0,1024,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":228},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":223}]],"name":"handler.hpp:1100 > kernel.cpp:228 > \nprimitives.hpp:223","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[38,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":231},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":248}]],"name":"handler.hpp:1100 > kernel.cpp:231 > \nprimitives.hpp:248","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[176,12,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[176,12,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":231},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":249}]],"name":"handler.hpp:1100 > kernel.cpp:231 > \nprimitives.hpp:249","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[16,4,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"},{"count":89,"data":[89,13,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[182,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[1490,4335,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"},{"count":16,"data":[1024,512,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[2801,4864,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":231},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":251}]],"name":"handler.hpp:1100 > kernel.cpp:231 > \nprimitives.hpp:251","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"},{"count":"1","data":[0,57,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":64,"data":[64,35,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"}],"data":[71,92,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":248},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":203}]],"name":"handler.hpp:1100 > kernel.cpp:248 > \nprimitives.hpp:203","replace_name":true,"type":"resource"},{"children":[{"count":53,"data":[53,17,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":62,"data":[323,102,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"}],"data":[376,119,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":252},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":452}]],"name":"handler.hpp:1100 > kernel.cpp:252 > \nprimitives.hpp:452","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[10,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"},{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":1,"data":[160,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[206,56,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":254}]],"name":"handler.hpp:1100 > kernel.cpp:254","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"}],"data":[60,65,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":255}]],"name":"handler.hpp:1100 > kernel.cpp:255","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"}],"data":[67,65,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":190}]],"name":"handler.hpp:1100 > kernel.cpp:190","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[0,66,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":2,"data":[88,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"64-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"}],"data":[122,99,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":173}]],"name":"handler.hpp:1100 > kernel.cpp:173","replace_name":true,"type":"resource"},{"children":[{"count":12,"data":[12,4,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"},{"count":11,"data":[11,4,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"},{"count":14,"data":[483,14,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[8,6,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Iteration Initiation","type":"resource"}],"data":[514,28,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":276}]],"name":"handler.hpp:1100 > kernel.cpp:276","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[428,656,0,0,12],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"},{"count":3,"data":[4855,10944,36,0,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"}],"data":[5284,11600,36,0,43],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":277}]],"name":"handler.hpp:1100 > kernel.cpp:277","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":10,"data":[770,934,0,0,8],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"},{"count":3,"data":[4855,10944,36,0,31],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Store","type":"resource"}],"data":[5626,11878,36,0,39],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":278}]],"name":"handler.hpp:1100 > kernel.cpp:278","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":4,"data":[9852,15036,64,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"}],"data":[9852,15068,64,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":181},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":547}]],"name":"handler.hpp:1100 > kernel.cpp:181 > \nprimitives.hpp:547","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,10,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":1,"data":[120,81,0,1.5,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[150,76,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"unsigned 32-bit x unsigned 10-bit to 42-bit Integer Multiply","type":"resource"}],"data":[270,167,0,1.5,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":196},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/../helper/helper_kernel.cpp","line":12}]],"name":"handler.hpp:1100 > kernel.cpp:196 > \nhelper_kernel.cpp:12","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[0,33,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":2,"data":[64,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"}],"data":[66,65,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":196}]],"name":"handler.hpp:1100 > kernel.cpp:196","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":203}]],"name":"handler.hpp:1100 > kernel.cpp:203","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":211},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":165}]],"name":"handler.hpp:1100 > kernel.cpp:211 > \nprimitives.hpp:165","replace_name":true,"type":"resource"},{"children":[{"count":16,"data":[160,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[3952,3504,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"}],"data":[4112,3504,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":211},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":168}]],"name":"handler.hpp:1100 > kernel.cpp:211 > \nprimitives.hpp:168","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":56,"data":[56,21,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":7,"data":[7,3,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"}],"data":[63,25,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":223},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":273}]],"name":"handler.hpp:1100 > kernel.cpp:223 > \nprimitives.hpp:273","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":248}]],"name":"handler.hpp:1100 > kernel.cpp:248","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,8,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":56,"data":[56,12,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,3,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Select","type":"resource"}],"data":[64,23,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":249},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":273}]],"name":"handler.hpp:1100 > kernel.cpp:249 > \nprimitives.hpp:273","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"}],"data":[99,33,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":261}]],"name":"handler.hpp:1100 > kernel.cpp:261","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Select","type":"resource"}],"data":[67,33,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":204}]],"name":"handler.hpp:1100 > kernel.cpp:204","replace_name":true,"type":"resource"},{"children":[{"count":64,"data":[2240,64,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[2240,64,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":208},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":570}]],"name":"handler.hpp:1100 > kernel.cpp:208 > \nprimitives.hpp:570","replace_name":true,"type":"resource"},{"children":[{"count":3,"data":[3,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[38,2,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":225},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":165}]],"name":"handler.hpp:1100 > kernel.cpp:225 > \nprimitives.hpp:165","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"1-bit Or","type":"resource"},{"count":16,"data":[160,0,0,0,0],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[3952,3504,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":"1100"}]],"name":"Load","type":"resource"}],"data":[4113,3504,0,0,64],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/kernel.cpp","line":225},{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":168}]],"name":"handler.hpp:1100 > kernel.cpp:225 > \nprimitives.hpp:168","replace_name":true,"type":"resource"}],"data":[39388,53490,136,1.5,282],"debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp","line":1100}]],"name":"/glob/development-tools/versions/oneapi/2023.0.1/oneapi/compiler/2023.0.0/linux/bin-llvm/../include/sycl/handler.hpp:1100","replace_name":"true","type":"resource"}],"compute_units":1,"data":[65388,95725,363,1.5,722],"debug":[[{"filename":"kernel.cpp","line":147}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load2048bit_permanent_v1/./../primitives/primitives.hpp","line":"165"}],"text":"%L with depth 4","type":"text"}],"text":"The following loops are nested at depth greater than 3. Reducing the number and depth of these nested loops will save area:","type":"text"},{"text":"1 compute unit.\n3 loops nested 3 levels deep or more.","type":"brief"}],"name":"kernelV1","total_kernel_resources":[65388,95725,363,1.5,722],"total_percent":[6.42275,4.27748,2.56465,3.09701,0.0347222],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[87330,121844,469,1.5,722],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[681610,1304487,4206,1781,722],"total_percent":[69.8486,37.2969,34.9496,35.8843,30.9201],"type":"module"}