// Seed: 2310902508
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  output id_2;
  output id_1;
  pullup (id_1, id_6[1]);
  tri1 id_6;
  assign id_3 = id_4;
  logic id_7;
  always @(posedge 1) begin
    id_3 <= #1 1;
  end
endmodule
