<stg><name>mlp</name>


<trans_list>

<trans id="3938" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3939" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4399" from="3" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4400" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4387" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4388" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4389" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4390" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4391" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4392" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4393" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4394" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4395" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4396" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4397" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4398" from="15" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3955" from="16" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3956" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4414" from="17" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4415" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4402" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4403" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4404" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4405" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4406" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4407" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4408" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4409" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4410" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4411" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4412" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4413" from="29" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3972" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4429" from="31" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4430" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4417" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4418" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4419" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4420" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4421" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4422" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4423" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4424" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4425" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4426" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4427" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4428" from="43" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3988" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4444" from="45" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4445" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4432" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4433" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4434" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4435" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4436" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4437" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4438" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4439" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4440" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4441" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4442" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4443" from="57" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4003" from="58" to="400">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4004" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4005" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4006" from="59" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4008" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4447" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4448" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4449" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4450" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4451" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4452" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4453" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4454" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4455" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4456" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4457" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4458" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4462" from="73" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4463" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4459" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4460" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4461" from="76" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4039" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4040" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4043" from="79" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4045" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4046" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4047" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4048" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4049" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4050" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4051" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4052" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4053" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4054" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4055" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4056" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4057" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4058" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4059" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4060" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4061" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4062" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4063" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4064" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4065" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4066" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4067" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4068" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4069" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4070" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4071" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4072" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4073" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4074" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4075" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4076" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4534" from="112" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4465" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4466" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4467" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4468" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4469" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4470" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4471" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4472" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4473" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4474" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4475" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4476" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4478" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4479" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4480" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4481" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4482" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4483" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4484" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4485" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4486" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4487" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4488" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4489" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4490" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4491" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4492" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4493" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4494" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4495" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4496" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4497" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4498" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4499" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4500" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4501" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4502" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4503" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4504" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4505" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4506" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4507" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4508" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4509" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4510" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4511" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4512" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4513" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4514" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4515" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4516" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4517" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4518" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4519" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4520" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4521" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4522" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4523" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4524" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4525" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4526" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4527" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4528" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4529" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4530" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4531" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4532" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4533" from="181" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4151" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4152" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4153" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4154" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4155" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4156" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4157" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4158" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4159" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4160" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4161" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4162" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4163" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4164" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4165" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4166" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4167" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4168" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4169" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4170" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4171" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4172" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4173" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4174" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4175" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4176" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4177" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4178" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4179" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4180" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4181" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4182" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4183" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4606" from="215" to="285">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4607" from="215" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4539" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4540" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4541" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4542" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4543" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4544" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4545" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4546" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4547" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4548" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4549" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4550" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4551" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4552" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4553" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4554" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4557" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4558" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4559" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4560" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4561" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4562" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4563" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4564" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4565" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4566" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4567" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4568" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4569" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4570" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4571" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4572" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4573" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4574" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4575" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4576" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4577" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4578" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4579" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4580" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4581" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4582" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4583" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4584" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4585" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4586" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4587" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4588" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4589" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4590" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4591" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4592" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4593" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4598" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4599" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4600" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4601" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4602" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4603" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4604" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4605" from="284" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4258" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4259" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4260" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4261" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4262" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4263" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4264" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4265" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4266" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4267" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4268" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4269" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4270" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4271" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4272" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4273" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4274" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4275" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4276" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4277" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4278" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4279" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4280" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4281" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4282" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4283" from="310" to="311">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4284" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4285" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4286" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4287" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4288" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4289" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4290" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4609" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4610" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4611" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4676" from="321" to="386">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4677" from="321" to="322">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4612" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4613" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4614" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4615" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4616" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="327" to="328">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4619" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4620" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4621" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4626" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4632" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4638" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4639" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4640" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4641" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4642" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4643" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4644" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4645" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4646" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4647" from="357" to="358">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4648" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4649" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4650" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4651" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4652" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4653" from="363" to="364">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4654" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4655" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4656" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4659" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4660" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4661" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4662" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4663" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4664" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4665" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4666" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4667" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4668" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4669" from="379" to="380">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4670" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4671" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4672" from="382" to="383">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4673" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4674" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4675" from="385" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4364" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4691" from="387" to="400">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4692" from="387" to="388">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4679" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4680" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4681" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4682" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4683" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4684" from="393" to="394">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4685" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4686" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4687" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4688" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4689" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4690" from="399" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4385" from="400" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
:0 %new_input = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_input"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
:1 %new_weight = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_weight"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="64">
<![CDATA[
:8 %weights_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_V"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="64">
<![CDATA[
:9 %weights_2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_2_V"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="64">
<![CDATA[
:10 %bias_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="bias_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="64">
<![CDATA[
:11 %buffer_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_1_V"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="64">
<![CDATA[
:12 %buffer_2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_2_V"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="64">
<![CDATA[
:13 %buffer_3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_3_V"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="64">
<![CDATA[
:14 %buffer_4_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_4_V"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %buffer_1_V_addr_1 = getelementptr i12 %buffer_1_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_1"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %buffer_1_V_addr_2 = getelementptr i12 %buffer_1_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_2"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %buffer_1_V_addr_3 = getelementptr i12 %buffer_1_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_3"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %buffer_1_V_addr_4 = getelementptr i12 %buffer_1_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_4"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %buffer_1_V_addr_5 = getelementptr i12 %buffer_1_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_5"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %buffer_1_V_addr_6 = getelementptr i12 %buffer_1_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_6"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %buffer_1_V_addr_7 = getelementptr i12 %buffer_1_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_7"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %buffer_1_V_addr_8 = getelementptr i12 %buffer_1_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_8"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %buffer_1_V_addr_9 = getelementptr i12 %buffer_1_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_9"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %buffer_1_V_addr_10 = getelementptr i12 %buffer_1_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_10"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %buffer_1_V_addr_11 = getelementptr i12 %buffer_1_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_11"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %buffer_1_V_addr_12 = getelementptr i12 %buffer_1_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_12"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %buffer_1_V_addr_13 = getelementptr i12 %buffer_1_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_13"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %buffer_1_V_addr_14 = getelementptr i12 %buffer_1_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_14"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %buffer_1_V_addr_15 = getelementptr i12 %buffer_1_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_15"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %buffer_1_V_addr_16 = getelementptr i12 %buffer_1_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_16"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %buffer_1_V_addr_17 = getelementptr i12 %buffer_1_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_17"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %buffer_1_V_addr_18 = getelementptr i12 %buffer_1_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_18"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %buffer_1_V_addr_19 = getelementptr i12 %buffer_1_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_19"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %buffer_1_V_addr_20 = getelementptr i12 %buffer_1_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_20"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %buffer_1_V_addr_21 = getelementptr i12 %buffer_1_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_21"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %buffer_1_V_addr_22 = getelementptr i12 %buffer_1_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_22"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %buffer_1_V_addr_23 = getelementptr i12 %buffer_1_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_23"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %buffer_1_V_addr_24 = getelementptr i12 %buffer_1_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_24"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %buffer_1_V_addr_25 = getelementptr i12 %buffer_1_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_25"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %buffer_1_V_addr_26 = getelementptr i12 %buffer_1_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_26"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %buffer_1_V_addr_27 = getelementptr i12 %buffer_1_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_27"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %buffer_1_V_addr_28 = getelementptr i12 %buffer_1_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_28"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %buffer_1_V_addr_29 = getelementptr i12 %buffer_1_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_29"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %buffer_1_V_addr_30 = getelementptr i12 %buffer_1_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_30"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %buffer_1_V_addr_31 = getelementptr i12 %buffer_1_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_31"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %buffer_1_V_addr_32 = getelementptr i12 %buffer_1_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_32"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %buffer_1_V_addr_33 = getelementptr i12 %buffer_1_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_33"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %buffer_1_V_addr_34 = getelementptr i12 %buffer_1_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_34"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %buffer_1_V_addr_35 = getelementptr i12 %buffer_1_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_35"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %buffer_1_V_addr_36 = getelementptr i12 %buffer_1_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_36"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %buffer_1_V_addr_37 = getelementptr i12 %buffer_1_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_37"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %buffer_1_V_addr_38 = getelementptr i12 %buffer_1_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_38"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %buffer_1_V_addr_39 = getelementptr i12 %buffer_1_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_39"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %buffer_1_V_addr_40 = getelementptr i12 %buffer_1_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_40"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %buffer_1_V_addr_41 = getelementptr i12 %buffer_1_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_41"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %buffer_1_V_addr_42 = getelementptr i12 %buffer_1_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_42"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %buffer_1_V_addr_43 = getelementptr i12 %buffer_1_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_43"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %buffer_1_V_addr_44 = getelementptr i12 %buffer_1_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_44"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %buffer_1_V_addr_45 = getelementptr i12 %buffer_1_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_45"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %buffer_1_V_addr_46 = getelementptr i12 %buffer_1_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_46"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %buffer_1_V_addr_47 = getelementptr i12 %buffer_1_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_47"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %buffer_1_V_addr_48 = getelementptr i12 %buffer_1_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_48"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %buffer_1_V_addr_49 = getelementptr i12 %buffer_1_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_49"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %buffer_1_V_addr_50 = getelementptr i12 %buffer_1_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_50"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %buffer_1_V_addr_51 = getelementptr i12 %buffer_1_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_51"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %buffer_1_V_addr_52 = getelementptr i12 %buffer_1_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_52"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %buffer_1_V_addr_53 = getelementptr i12 %buffer_1_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_53"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %buffer_1_V_addr_54 = getelementptr i12 %buffer_1_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_54"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %buffer_1_V_addr_55 = getelementptr i12 %buffer_1_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_55"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %buffer_1_V_addr_56 = getelementptr i12 %buffer_1_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_56"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %buffer_1_V_addr_57 = getelementptr i12 %buffer_1_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_57"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %buffer_1_V_addr_58 = getelementptr i12 %buffer_1_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_58"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %buffer_1_V_addr_59 = getelementptr i12 %buffer_1_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_59"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %buffer_1_V_addr_60 = getelementptr i12 %buffer_1_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_60"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %buffer_1_V_addr_61 = getelementptr i12 %buffer_1_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_61"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %buffer_1_V_addr_62 = getelementptr i12 %buffer_1_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_62"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %buffer_1_V_addr_63 = getelementptr i12 %buffer_1_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_63"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %buffer_1_V_addr_64 = getelementptr i12 %buffer_1_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr_64"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %buffer_2_V_addr_1 = getelementptr i12 %buffer_2_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_1"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %buffer_2_V_addr_2 = getelementptr i12 %buffer_2_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %buffer_2_V_addr_3 = getelementptr i12 %buffer_2_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_3"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %buffer_2_V_addr_4 = getelementptr i12 %buffer_2_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_4"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %buffer_2_V_addr_5 = getelementptr i12 %buffer_2_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_5"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %buffer_2_V_addr_6 = getelementptr i12 %buffer_2_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_6"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %buffer_2_V_addr_7 = getelementptr i12 %buffer_2_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_7"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %buffer_2_V_addr_8 = getelementptr i12 %buffer_2_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_8"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %buffer_2_V_addr_9 = getelementptr i12 %buffer_2_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_9"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %buffer_2_V_addr_10 = getelementptr i12 %buffer_2_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_10"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %buffer_2_V_addr_11 = getelementptr i12 %buffer_2_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_11"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %buffer_2_V_addr_12 = getelementptr i12 %buffer_2_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_12"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %buffer_2_V_addr_13 = getelementptr i12 %buffer_2_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_13"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %buffer_2_V_addr_14 = getelementptr i12 %buffer_2_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_14"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %buffer_2_V_addr_15 = getelementptr i12 %buffer_2_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_15"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %buffer_2_V_addr_16 = getelementptr i12 %buffer_2_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_16"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %buffer_2_V_addr_17 = getelementptr i12 %buffer_2_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_17"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %buffer_2_V_addr_18 = getelementptr i12 %buffer_2_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_18"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %buffer_2_V_addr_19 = getelementptr i12 %buffer_2_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_19"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %buffer_2_V_addr_20 = getelementptr i12 %buffer_2_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_20"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %buffer_2_V_addr_21 = getelementptr i12 %buffer_2_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_21"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %buffer_2_V_addr_22 = getelementptr i12 %buffer_2_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_22"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %buffer_2_V_addr_23 = getelementptr i12 %buffer_2_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_23"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %buffer_2_V_addr_24 = getelementptr i12 %buffer_2_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_24"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %buffer_2_V_addr_25 = getelementptr i12 %buffer_2_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_25"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %buffer_2_V_addr_26 = getelementptr i12 %buffer_2_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_26"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %buffer_2_V_addr_27 = getelementptr i12 %buffer_2_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_27"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %buffer_2_V_addr_28 = getelementptr i12 %buffer_2_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_28"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %buffer_2_V_addr_29 = getelementptr i12 %buffer_2_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_29"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %buffer_2_V_addr_30 = getelementptr i12 %buffer_2_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_30"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %buffer_2_V_addr_31 = getelementptr i12 %buffer_2_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_31"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %buffer_2_V_addr_32 = getelementptr i12 %buffer_2_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_32"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %buffer_2_V_addr_33 = getelementptr i12 %buffer_2_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_33"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %buffer_2_V_addr_34 = getelementptr i12 %buffer_2_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_34"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %buffer_2_V_addr_35 = getelementptr i12 %buffer_2_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_35"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %buffer_2_V_addr_36 = getelementptr i12 %buffer_2_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_36"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %buffer_2_V_addr_37 = getelementptr i12 %buffer_2_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_37"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %buffer_2_V_addr_38 = getelementptr i12 %buffer_2_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_38"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %buffer_2_V_addr_39 = getelementptr i12 %buffer_2_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_39"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %buffer_2_V_addr_40 = getelementptr i12 %buffer_2_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_40"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %buffer_2_V_addr_41 = getelementptr i12 %buffer_2_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_41"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %buffer_2_V_addr_42 = getelementptr i12 %buffer_2_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_42"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %buffer_2_V_addr_43 = getelementptr i12 %buffer_2_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_43"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %buffer_2_V_addr_44 = getelementptr i12 %buffer_2_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_44"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %buffer_2_V_addr_45 = getelementptr i12 %buffer_2_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_45"/></StgValue>
</operation>

<operation id="525" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %buffer_2_V_addr_46 = getelementptr i12 %buffer_2_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_46"/></StgValue>
</operation>

<operation id="526" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %buffer_2_V_addr_47 = getelementptr i12 %buffer_2_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_47"/></StgValue>
</operation>

<operation id="527" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %buffer_2_V_addr_48 = getelementptr i12 %buffer_2_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_48"/></StgValue>
</operation>

<operation id="528" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %buffer_2_V_addr_49 = getelementptr i12 %buffer_2_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_49"/></StgValue>
</operation>

<operation id="529" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %buffer_2_V_addr_50 = getelementptr i12 %buffer_2_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_50"/></StgValue>
</operation>

<operation id="530" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %buffer_2_V_addr_51 = getelementptr i12 %buffer_2_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_51"/></StgValue>
</operation>

<operation id="531" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %buffer_2_V_addr_52 = getelementptr i12 %buffer_2_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_52"/></StgValue>
</operation>

<operation id="532" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %buffer_2_V_addr_53 = getelementptr i12 %buffer_2_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_53"/></StgValue>
</operation>

<operation id="533" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132 %buffer_2_V_addr_54 = getelementptr i12 %buffer_2_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_54"/></StgValue>
</operation>

<operation id="534" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %buffer_2_V_addr_55 = getelementptr i12 %buffer_2_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_55"/></StgValue>
</operation>

<operation id="535" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134 %buffer_2_V_addr_56 = getelementptr i12 %buffer_2_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_56"/></StgValue>
</operation>

<operation id="536" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135 %buffer_2_V_addr_57 = getelementptr i12 %buffer_2_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_57"/></StgValue>
</operation>

<operation id="537" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136 %buffer_2_V_addr_58 = getelementptr i12 %buffer_2_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_58"/></StgValue>
</operation>

<operation id="538" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137 %buffer_2_V_addr_59 = getelementptr i12 %buffer_2_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_59"/></StgValue>
</operation>

<operation id="539" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138 %buffer_2_V_addr_60 = getelementptr i12 %buffer_2_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_60"/></StgValue>
</operation>

<operation id="540" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139 %buffer_2_V_addr_61 = getelementptr i12 %buffer_2_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_61"/></StgValue>
</operation>

<operation id="541" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %buffer_2_V_addr_62 = getelementptr i12 %buffer_2_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_62"/></StgValue>
</operation>

<operation id="542" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141 %buffer_2_V_addr_63 = getelementptr i12 %buffer_2_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_63"/></StgValue>
</operation>

<operation id="543" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142 %buffer_2_V_addr_64 = getelementptr i12 %buffer_2_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr_64"/></StgValue>
</operation>

<operation id="544" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143 %buffer_3_V_addr_1 = getelementptr i12 %buffer_3_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144 %buffer_3_V_addr_2 = getelementptr i12 %buffer_3_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_2"/></StgValue>
</operation>

<operation id="546" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145 %buffer_3_V_addr_3 = getelementptr i12 %buffer_3_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_3"/></StgValue>
</operation>

<operation id="547" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146 %buffer_3_V_addr_4 = getelementptr i12 %buffer_3_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_4"/></StgValue>
</operation>

<operation id="548" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147 %buffer_3_V_addr_5 = getelementptr i12 %buffer_3_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_5"/></StgValue>
</operation>

<operation id="549" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148 %buffer_3_V_addr_6 = getelementptr i12 %buffer_3_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_6"/></StgValue>
</operation>

<operation id="550" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149 %buffer_3_V_addr_7 = getelementptr i12 %buffer_3_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_7"/></StgValue>
</operation>

<operation id="551" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150 %buffer_3_V_addr_8 = getelementptr i12 %buffer_3_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_8"/></StgValue>
</operation>

<operation id="552" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151 %buffer_3_V_addr_9 = getelementptr i12 %buffer_3_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_9"/></StgValue>
</operation>

<operation id="553" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152 %buffer_3_V_addr_10 = getelementptr i12 %buffer_3_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_10"/></StgValue>
</operation>

<operation id="554" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153 %buffer_3_V_addr_11 = getelementptr i12 %buffer_3_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_11"/></StgValue>
</operation>

<operation id="555" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154 %buffer_3_V_addr_12 = getelementptr i12 %buffer_3_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_12"/></StgValue>
</operation>

<operation id="556" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %buffer_3_V_addr_13 = getelementptr i12 %buffer_3_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_13"/></StgValue>
</operation>

<operation id="557" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156 %buffer_3_V_addr_14 = getelementptr i12 %buffer_3_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_14"/></StgValue>
</operation>

<operation id="558" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157 %buffer_3_V_addr_15 = getelementptr i12 %buffer_3_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_15"/></StgValue>
</operation>

<operation id="559" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158 %buffer_3_V_addr_16 = getelementptr i12 %buffer_3_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_16"/></StgValue>
</operation>

<operation id="560" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159 %buffer_3_V_addr_17 = getelementptr i12 %buffer_3_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_17"/></StgValue>
</operation>

<operation id="561" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160 %buffer_3_V_addr_18 = getelementptr i12 %buffer_3_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_18"/></StgValue>
</operation>

<operation id="562" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161 %buffer_3_V_addr_19 = getelementptr i12 %buffer_3_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_19"/></StgValue>
</operation>

<operation id="563" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162 %buffer_3_V_addr_20 = getelementptr i12 %buffer_3_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_20"/></StgValue>
</operation>

<operation id="564" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163 %buffer_3_V_addr_21 = getelementptr i12 %buffer_3_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_21"/></StgValue>
</operation>

<operation id="565" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164 %buffer_3_V_addr_22 = getelementptr i12 %buffer_3_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_22"/></StgValue>
</operation>

<operation id="566" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165 %buffer_3_V_addr_23 = getelementptr i12 %buffer_3_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_23"/></StgValue>
</operation>

<operation id="567" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166 %buffer_3_V_addr_24 = getelementptr i12 %buffer_3_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_24"/></StgValue>
</operation>

<operation id="568" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167 %buffer_3_V_addr_25 = getelementptr i12 %buffer_3_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_25"/></StgValue>
</operation>

<operation id="569" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168 %buffer_3_V_addr_26 = getelementptr i12 %buffer_3_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_26"/></StgValue>
</operation>

<operation id="570" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169 %buffer_3_V_addr_27 = getelementptr i12 %buffer_3_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_27"/></StgValue>
</operation>

<operation id="571" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %buffer_3_V_addr_28 = getelementptr i12 %buffer_3_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_28"/></StgValue>
</operation>

<operation id="572" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171 %buffer_3_V_addr_29 = getelementptr i12 %buffer_3_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_29"/></StgValue>
</operation>

<operation id="573" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172 %buffer_3_V_addr_30 = getelementptr i12 %buffer_3_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_30"/></StgValue>
</operation>

<operation id="574" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173 %buffer_3_V_addr_31 = getelementptr i12 %buffer_3_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_31"/></StgValue>
</operation>

<operation id="575" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174 %buffer_3_V_addr_32 = getelementptr i12 %buffer_3_V, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_32"/></StgValue>
</operation>

<operation id="576" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175 %buffer_3_V_addr_33 = getelementptr i12 %buffer_3_V, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_33"/></StgValue>
</operation>

<operation id="577" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176 %buffer_3_V_addr_34 = getelementptr i12 %buffer_3_V, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_34"/></StgValue>
</operation>

<operation id="578" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177 %buffer_3_V_addr_35 = getelementptr i12 %buffer_3_V, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_35"/></StgValue>
</operation>

<operation id="579" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178 %buffer_3_V_addr_36 = getelementptr i12 %buffer_3_V, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_36"/></StgValue>
</operation>

<operation id="580" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179 %buffer_3_V_addr_37 = getelementptr i12 %buffer_3_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_37"/></StgValue>
</operation>

<operation id="581" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180 %buffer_3_V_addr_38 = getelementptr i12 %buffer_3_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_38"/></StgValue>
</operation>

<operation id="582" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181 %buffer_3_V_addr_39 = getelementptr i12 %buffer_3_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_39"/></StgValue>
</operation>

<operation id="583" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182 %buffer_3_V_addr_40 = getelementptr i12 %buffer_3_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_40"/></StgValue>
</operation>

<operation id="584" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183 %buffer_3_V_addr_41 = getelementptr i12 %buffer_3_V, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_41"/></StgValue>
</operation>

<operation id="585" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184 %buffer_3_V_addr_42 = getelementptr i12 %buffer_3_V, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_42"/></StgValue>
</operation>

<operation id="586" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %buffer_3_V_addr_43 = getelementptr i12 %buffer_3_V, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_43"/></StgValue>
</operation>

<operation id="587" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186 %buffer_3_V_addr_44 = getelementptr i12 %buffer_3_V, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_44"/></StgValue>
</operation>

<operation id="588" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187 %buffer_3_V_addr_45 = getelementptr i12 %buffer_3_V, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_45"/></StgValue>
</operation>

<operation id="589" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188 %buffer_3_V_addr_46 = getelementptr i12 %buffer_3_V, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_46"/></StgValue>
</operation>

<operation id="590" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189 %buffer_3_V_addr_47 = getelementptr i12 %buffer_3_V, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_47"/></StgValue>
</operation>

<operation id="591" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190 %buffer_3_V_addr_48 = getelementptr i12 %buffer_3_V, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_48"/></StgValue>
</operation>

<operation id="592" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191 %buffer_3_V_addr_49 = getelementptr i12 %buffer_3_V, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_49"/></StgValue>
</operation>

<operation id="593" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192 %buffer_3_V_addr_50 = getelementptr i12 %buffer_3_V, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_50"/></StgValue>
</operation>

<operation id="594" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193 %buffer_3_V_addr_51 = getelementptr i12 %buffer_3_V, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_51"/></StgValue>
</operation>

<operation id="595" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194 %buffer_3_V_addr_52 = getelementptr i12 %buffer_3_V, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_52"/></StgValue>
</operation>

<operation id="596" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195 %buffer_3_V_addr_53 = getelementptr i12 %buffer_3_V, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_53"/></StgValue>
</operation>

<operation id="597" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196 %buffer_3_V_addr_54 = getelementptr i12 %buffer_3_V, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_54"/></StgValue>
</operation>

<operation id="598" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197 %buffer_3_V_addr_55 = getelementptr i12 %buffer_3_V, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_55"/></StgValue>
</operation>

<operation id="599" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198 %buffer_3_V_addr_56 = getelementptr i12 %buffer_3_V, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_56"/></StgValue>
</operation>

<operation id="600" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199 %buffer_3_V_addr_57 = getelementptr i12 %buffer_3_V, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_57"/></StgValue>
</operation>

<operation id="601" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %buffer_3_V_addr_58 = getelementptr i12 %buffer_3_V, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_58"/></StgValue>
</operation>

<operation id="602" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201 %buffer_3_V_addr_59 = getelementptr i12 %buffer_3_V, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_59"/></StgValue>
</operation>

<operation id="603" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202 %buffer_3_V_addr_60 = getelementptr i12 %buffer_3_V, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_60"/></StgValue>
</operation>

<operation id="604" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203 %buffer_3_V_addr_61 = getelementptr i12 %buffer_3_V, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_61"/></StgValue>
</operation>

<operation id="605" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204 %buffer_3_V_addr_62 = getelementptr i12 %buffer_3_V, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_62"/></StgValue>
</operation>

<operation id="606" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205 %buffer_3_V_addr_63 = getelementptr i12 %buffer_3_V, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_63"/></StgValue>
</operation>

<operation id="607" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206 %buffer_3_V_addr_64 = getelementptr i12 %buffer_3_V, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr_64"/></StgValue>
</operation>

<operation id="608" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:207 %br_ln36 = br void

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="609" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:0 %loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln45 = br void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 0, void, i2 %add_ln45, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1 %add_ln45 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln45 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln45 = br i1 %icmp_ln45, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="2">
<![CDATA[
.split:4 %trunc_ln46 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln46"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="619" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="620" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="621" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="622" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="623" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="624" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="625" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="626" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="627" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="628" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="629" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="trunc_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
.split:0 %new_input_load = load i32 %new_input

]]></Node>
<StgValue><ssdm name="new_input_load"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="trunc_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
.split:1 %new_weight_load_1 = load i32 %new_weight

]]></Node>
<StgValue><ssdm name="new_weight_load_1"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split:3 %params_0 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 0, i1 1

]]></Node>
<StgValue><ssdm name="params_0"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:5 %new_weight_1 = select i1 %trunc_ln46, i32 %params_0, i32 %new_weight_load_1

]]></Node>
<StgValue><ssdm name="new_weight_1"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:6 %params_1_1 = select i1 %trunc_ln46, i32 %new_input_load, i32 %params_0

]]></Node>
<StgValue><ssdm name="params_1_1"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:7 %store_ln46 = store i32 %new_weight_1, i32 %new_weight

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:8 %store_ln46 = store i32 %params_1_1, i32 %new_input

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="639" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:0 %new_weight_load = load i32 %new_weight

]]></Node>
<StgValue><ssdm name="new_weight_load"/></StgValue>
</operation>

<operation id="640" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln52 = icmp_eq  i32 %new_weight_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="641" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln52 = br i1 %icmp_ln52, void %.loopexit669, void %.preheader30.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="642" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
.preheader30.preheader.preheader:0 %br_ln54 = br void %.preheader30.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="643" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader30.preheader:0 %indvar_flatten = phi i16 %add_ln54_1, void %.preheader30, i16 0, void %.preheader30.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader30.preheader:1 %i_1 = phi i10 %select_ln54_1, void %.preheader30, i10 0, void %.preheader30.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader30.preheader:2 %j = phi i7 %add_ln55, void %.preheader30, i7 0, void %.preheader30.preheader.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader30.preheader:3 %add_ln54_1 = add i16 %indvar_flatten, i16 1

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader30.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader30.preheader:5 %icmp_ln54 = icmp_eq  i16 %indvar_flatten, i16 44096

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30.preheader:6 %br_ln54 = br i1 %icmp_ln54, void %.preheader30, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader30:0 %add_ln54 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader30:3 %icmp_ln55 = icmp_eq  i7 %j, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader30:4 %select_ln54 = select i1 %icmp_ln55, i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader30:5 %select_ln54_1 = select i1 %icmp_ln55, i10 %add_ln54, i10 %i_1

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="654" st_id="18" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="655" st_id="19" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="656" st_id="20" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="657" st_id="21" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="658" st_id="22" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="659" st_id="23" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="660" st_id="24" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="661" st_id="25" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="662" st_id="26" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="663" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader30:17 %add_ln55 = add i7 %select_ln54, i7 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="664" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
.preheader30:6 %tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %select_ln54_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="7">
<![CDATA[
.preheader30:8 %zext_ln56 = zext i7 %select_ln54

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="666" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader30:9 %add_ln56 = add i16 %tmp, i16 %zext_ln56

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="667" st_id="27" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="668" st_id="28" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="669" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader30:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_54_3_VITIS_LOOP_55_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="670" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader30:2 %empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 44096, i64 44096, i64 44096

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="671" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader30:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="672" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="16">
<![CDATA[
.preheader30:10 %zext_ln56_1 = zext i16 %add_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="673" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader30:11 %weights_1_V_addr = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="weights_1_V_addr"/></StgValue>
</operation>

<operation id="674" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader30:12 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="675" st_id="29" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader30:13 %tmp_1 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="676" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="32">
<![CDATA[
.preheader30:14 %trunc_ln731 = trunc i32 %tmp_1

]]></Node>
<StgValue><ssdm name="trunc_ln731"/></StgValue>
</operation>

<operation id="677" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader30:15 %shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln731, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="678" st_id="29" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="12" op_1_bw="16">
<![CDATA[
.preheader30:16 %store_ln56 = store i12 %shl_ln, i16 %weights_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="679" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.preheader30:18 %br_ln0 = br void %.preheader30.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="680" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader.preheader:0 %br_ln60 = br void %.preheader29.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="681" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader29.preheader:0 %indvar_flatten7 = phi i9 %add_ln60_1, void %.preheader29, i9 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader29.preheader:1 %i_2 = phi i7 %select_ln60_1, void %.preheader29, i7 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader29.preheader:2 %j_1 = phi i3 %add_ln61, void %.preheader29, i3 0, void %.preheader29.preheader.preheader

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29.preheader:3 %add_ln60_1 = add i9 %indvar_flatten7, i9 1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29.preheader:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29.preheader:5 %icmp_ln60 = icmp_eq  i9 %indvar_flatten7, i9 384

]]></Node>
<StgValue><ssdm name="icmp_ln60"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29.preheader:6 %br_ln60 = br i1 %icmp_ln60, void %.preheader29, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader29:0 %add_ln60 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:3 %icmp_ln61 = icmp_eq  i3 %j_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader29:4 %select_ln60 = select i1 %icmp_ln61, i3 0, i3 %j_1

]]></Node>
<StgValue><ssdm name="select_ln60"/></StgValue>
</operation>

<operation id="691" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader29:5 %select_ln60_1 = select i1 %icmp_ln61, i7 %add_ln60, i7 %i_2

]]></Node>
<StgValue><ssdm name="select_ln60_1"/></StgValue>
</operation>

<operation id="692" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="7">
<![CDATA[
.preheader29:6 %trunc_ln62 = trunc i7 %select_ln60_1

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="693" st_id="32" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="694" st_id="33" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="695" st_id="34" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="696" st_id="35" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="697" st_id="36" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="698" st_id="37" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="699" st_id="38" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="700" st_id="39" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="701" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader29:7 %tmp_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln62, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="702" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader29:8 %tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln60_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="703" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="8">
<![CDATA[
.preheader29:9 %zext_ln62 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="704" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29:10 %sub_ln62 = sub i9 %tmp_3_cast, i9 %zext_ln62

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="705" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="3">
<![CDATA[
.preheader29:12 %zext_ln62_1 = zext i3 %select_ln60

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="706" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader29:13 %add_ln62 = add i9 %sub_ln62, i9 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="707" st_id="40" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="708" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:21 %add_ln61 = add i3 %select_ln60, i3 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="709" st_id="41" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="710" st_id="42" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="711" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_60_5_VITIS_LOOP_61_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="712" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader29:2 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="713" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader29:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="714" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="9">
<![CDATA[
.preheader29:14 %zext_ln62_2 = zext i9 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="715" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader29:15 %weights_2_V_addr = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="weights_2_V_addr"/></StgValue>
</operation>

<operation id="716" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader29:16 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="717" st_id="43" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.preheader29:17 %tmp_2 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="718" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="32">
<![CDATA[
.preheader29:18 %trunc_ln731_1 = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="trunc_ln731_1"/></StgValue>
</operation>

<operation id="719" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.preheader29:19 %shl_ln731_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln731_1, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln731_2"/></StgValue>
</operation>

<operation id="720" st_id="43" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="12" op_1_bw="9">
<![CDATA[
.preheader29:20 %store_ln62 = store i12 %shl_ln731_2, i9 %weights_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="721" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.preheader29:22 %br_ln0 = br void %.preheader29.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="722" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="723" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader28:0 %i_3 = phi i8 %add_ln66, void %.split11, i8 0, void %.preheader28.preheader

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="724" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader28:1 %add_ln66 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="725" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader28:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="726" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader28:3 %icmp_ln66 = icmp_eq  i8 %i_3, i8 198

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="727" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader28:4 %empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 198, i64 198, i64 198

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="728" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:5 %br_ln66 = br i1 %icmp_ln66, void %.split11, void %.loopexit669.loopexit

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="729" st_id="46" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="730" st_id="47" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="731" st_id="48" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="732" st_id="49" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="733" st_id="50" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="734" st_id="51" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="735" st_id="52" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="736" st_id="53" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="737" st_id="54" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="738" st_id="55" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="739" st_id="56" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="740" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="8">
<![CDATA[
.split11:0 %i_3_cast = zext i8 %i_3

]]></Node>
<StgValue><ssdm name="i_3_cast"/></StgValue>
</operation>

<operation id="741" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="742" st_id="57" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split11:2 %tmp_3 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 2, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="743" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="32">
<![CDATA[
.split11:3 %trunc_ln731_2 = trunc i32 %tmp_3

]]></Node>
<StgValue><ssdm name="trunc_ln731_2"/></StgValue>
</operation>

<operation id="744" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
.split11:4 %shl_ln731_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln731_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln731_1"/></StgValue>
</operation>

<operation id="745" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split11:5 %bias_V_addr = getelementptr i12 %bias_V, i64 0, i64 %i_3_cast

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="746" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
.split11:6 %store_ln67 = store i12 %shl_ln731_1, i8 %bias_V_addr

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="747" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.split11:7 %br_ln0 = br void %.preheader28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="748" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
.loopexit669.loopexit:0 %br_ln0 = br void %.loopexit669

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="749" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
.loopexit669:0 %new_input_load_1 = load i32 %new_input

]]></Node>
<StgValue><ssdm name="new_input_load_1"/></StgValue>
</operation>

<operation id="750" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit669:1 %icmp_ln72 = icmp_eq  i32 %new_input_load_1, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="751" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit669:2 %br_ln72 = br i1 %icmp_ln72, void %.loopexit, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="752" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:0 %br_ln73 = br void %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="753" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader27:0 %k = phi i7 %add_ln73, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge, i7 0, void %.preheader27.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="754" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader27:1 %add_ln73 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="755" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader27:2 %icmp_ln73 = icmp_eq  i7 %k, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="756" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader27:3 %empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="757" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:4 %br_ln73 = br i1 %icmp_ln73, void %.split14, void %.preheader25.preheader

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="758" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="7">
<![CDATA[
.split14:0 %zext_ln73 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="759" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:3 %buffer_1_V_addr = getelementptr i12 %buffer_1_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="buffer_1_V_addr"/></StgValue>
</operation>

<operation id="760" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="6">
<![CDATA[
.split14:4 %buffer_1_V_load = load i6 %buffer_1_V_addr

]]></Node>
<StgValue><ssdm name="buffer_1_V_load"/></StgValue>
</operation>

<operation id="761" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:0 %buffer_1_V_load_1 = load i6 %buffer_1_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_1"/></StgValue>
</operation>

<operation id="762" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:2 %buffer_1_V_load_2 = load i6 %buffer_1_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_2"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="763" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="7">
<![CDATA[
.split14:1 %zext_ln73_1 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="764" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:2 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="765" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="6">
<![CDATA[
.split14:4 %buffer_1_V_load = load i6 %buffer_1_V_addr

]]></Node>
<StgValue><ssdm name="buffer_1_V_load"/></StgValue>
</operation>

<operation id="766" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
.split14:5 %br_ln74 = br void %_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="767" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %l = phi i10 0, void %.split14, i10 %add_ln74, void %_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="768" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %add_ln74 = add i10 %l, i10 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="769" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %icmp_ln74 = icmp_eq  i10 %l, i10 561

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="770" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %br_ln74 = br i1 %icmp_ln74, void %_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="771" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="10" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %tmp_99 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %l, i6 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="772" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %add_ln1118_32 = add i16 %tmp_99, i16 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln1118_32"/></StgValue>
</operation>

<operation id="773" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %zext_ln1118_33 = zext i16 %add_ln1118_32

]]></Node>
<StgValue><ssdm name="zext_ln1118_33"/></StgValue>
</operation>

<operation id="774" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %weights_1_V_addr_1 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_33

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_1"/></StgValue>
</operation>

<operation id="775" st_id="61" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %weights_1_V_load = load i16 %weights_1_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_1_V_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="776" st_id="62" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="777" st_id="62" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="12" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %weights_1_V_load = load i16 %weights_1_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_1_V_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="778" st_id="63" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="779" st_id="64" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="780" st_id="65" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="781" st_id="66" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="782" st_id="67" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="783" st_id="68" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="784" st_id="69" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="785" st_id="70" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="786" st_id="71" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="787" st_id="72" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="788" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %lhs = phi i12 %buffer_1_V_load, void %.split14, i12 %add_ln703, void %_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="789" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="790" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 561, i64 561, i64 561

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="791" st_id="73" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %i_op_assign = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 1, i1 0

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="792" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %trunc_ln703 = trunc i32 %i_op_assign

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="793" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %mul_ln703 = mul i12 %weights_1_V_load, i12 %trunc_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="794" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %mul_ln703 = mul i12 %weights_1_V_load, i12 %trunc_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="795" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %mul_ln703 = mul i12 %weights_1_V_load, i12 %trunc_ln703

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="796" st_id="75" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %add_ln703 = add i12 %mul_ln703, i12 %lhs

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="797" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln74"/></StgValue>
</operation>

<operation id="798" st_id="76" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %add_ln703 = add i12 %mul_ln703, i12 %lhs

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="799" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %br_ln0 = br void %_ZN13ap_fixed_baseILi45ELi37ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="800" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="12" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:0 %store_ln703 = store i12 %lhs, i6 %buffer_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="801" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:2 %bias_V_addr_1 = getelementptr i12 %bias_V, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="bias_V_addr_1"/></StgValue>
</operation>

<operation id="802" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:3 %rhs = load i8 %bias_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="803" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:1 %sext_ln703_2 = sext i12 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:3 %rhs = load i8 %bias_V_addr_1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="805" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:4 %sext_ln703_3 = sext i12 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="806" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:5 %sub_ln1265_2 = sub i13 0, i13 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="sub_ln1265_2"/></StgValue>
</operation>

<operation id="807" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:6 %icmp_ln1265 = icmp_eq  i13 %sext_ln703_3, i13 %sub_ln1265_2

]]></Node>
<StgValue><ssdm name="icmp_ln1265"/></StgValue>
</operation>

<operation id="808" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271:7 %br_ln698 = br i1 %icmp_ln1265, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="809" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0">
<![CDATA[
:0 %store_ln698 = store i12 0, i6 %buffer_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln698"/></StgValue>
</operation>

<operation id="810" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln698 = br void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="811" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge:0 %add_ln703_3 = add i12 %rhs, i12 %lhs

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="812" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge:1 %store_ln703 = store i12 %add_ln703_3, i6 %buffer_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="813" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i271._crit_edge:2 %br_ln0 = br void %.preheader27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="814" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:0 %buffer_1_V_load_1 = load i6 %buffer_1_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_1"/></StgValue>
</operation>

<operation id="815" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:2 %buffer_1_V_load_2 = load i6 %buffer_1_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_2"/></StgValue>
</operation>

<operation id="816" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:4 %buffer_1_V_load_3 = load i6 %buffer_1_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_3"/></StgValue>
</operation>

<operation id="817" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:6 %buffer_1_V_load_4 = load i6 %buffer_1_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="818" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:4 %buffer_1_V_load_3 = load i6 %buffer_1_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_3"/></StgValue>
</operation>

<operation id="819" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:6 %buffer_1_V_load_4 = load i6 %buffer_1_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_4"/></StgValue>
</operation>

<operation id="820" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:8 %buffer_1_V_load_5 = load i6 %buffer_1_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_5"/></StgValue>
</operation>

<operation id="821" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:10 %buffer_1_V_load_6 = load i6 %buffer_1_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_6"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="822" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:8 %buffer_1_V_load_5 = load i6 %buffer_1_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_5"/></StgValue>
</operation>

<operation id="823" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:10 %buffer_1_V_load_6 = load i6 %buffer_1_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_6"/></StgValue>
</operation>

<operation id="824" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:12 %buffer_1_V_load_7 = load i6 %buffer_1_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_7"/></StgValue>
</operation>

<operation id="825" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:14 %buffer_1_V_load_8 = load i6 %buffer_1_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_8"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="826" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:12 %buffer_1_V_load_7 = load i6 %buffer_1_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_7"/></StgValue>
</operation>

<operation id="827" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:14 %buffer_1_V_load_8 = load i6 %buffer_1_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_8"/></StgValue>
</operation>

<operation id="828" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:16 %buffer_1_V_load_9 = load i6 %buffer_1_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_9"/></StgValue>
</operation>

<operation id="829" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:18 %buffer_1_V_load_10 = load i6 %buffer_1_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_10"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="830" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:16 %buffer_1_V_load_9 = load i6 %buffer_1_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_9"/></StgValue>
</operation>

<operation id="831" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:18 %buffer_1_V_load_10 = load i6 %buffer_1_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_10"/></StgValue>
</operation>

<operation id="832" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:20 %buffer_1_V_load_11 = load i6 %buffer_1_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_11"/></StgValue>
</operation>

<operation id="833" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:22 %buffer_1_V_load_12 = load i6 %buffer_1_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_12"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="834" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:20 %buffer_1_V_load_11 = load i6 %buffer_1_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_11"/></StgValue>
</operation>

<operation id="835" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:22 %buffer_1_V_load_12 = load i6 %buffer_1_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_12"/></StgValue>
</operation>

<operation id="836" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:24 %buffer_1_V_load_13 = load i6 %buffer_1_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_13"/></StgValue>
</operation>

<operation id="837" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:26 %buffer_1_V_load_14 = load i6 %buffer_1_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="838" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:24 %buffer_1_V_load_13 = load i6 %buffer_1_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_13"/></StgValue>
</operation>

<operation id="839" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:26 %buffer_1_V_load_14 = load i6 %buffer_1_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_14"/></StgValue>
</operation>

<operation id="840" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:28 %buffer_1_V_load_15 = load i6 %buffer_1_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_15"/></StgValue>
</operation>

<operation id="841" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:30 %buffer_1_V_load_16 = load i6 %buffer_1_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_16"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="842" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:28 %buffer_1_V_load_15 = load i6 %buffer_1_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_15"/></StgValue>
</operation>

<operation id="843" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:30 %buffer_1_V_load_16 = load i6 %buffer_1_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_16"/></StgValue>
</operation>

<operation id="844" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:32 %buffer_1_V_load_17 = load i6 %buffer_1_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_17"/></StgValue>
</operation>

<operation id="845" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:34 %buffer_1_V_load_18 = load i6 %buffer_1_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_18"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="846" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:32 %buffer_1_V_load_17 = load i6 %buffer_1_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_17"/></StgValue>
</operation>

<operation id="847" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:34 %buffer_1_V_load_18 = load i6 %buffer_1_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_18"/></StgValue>
</operation>

<operation id="848" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:36 %buffer_1_V_load_19 = load i6 %buffer_1_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_19"/></StgValue>
</operation>

<operation id="849" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:38 %buffer_1_V_load_20 = load i6 %buffer_1_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_20"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="850" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:36 %buffer_1_V_load_19 = load i6 %buffer_1_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_19"/></StgValue>
</operation>

<operation id="851" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:38 %buffer_1_V_load_20 = load i6 %buffer_1_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_20"/></StgValue>
</operation>

<operation id="852" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:40 %buffer_1_V_load_21 = load i6 %buffer_1_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_21"/></StgValue>
</operation>

<operation id="853" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:42 %buffer_1_V_load_22 = load i6 %buffer_1_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_22"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="854" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:40 %buffer_1_V_load_21 = load i6 %buffer_1_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_21"/></StgValue>
</operation>

<operation id="855" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:42 %buffer_1_V_load_22 = load i6 %buffer_1_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_22"/></StgValue>
</operation>

<operation id="856" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:44 %buffer_1_V_load_23 = load i6 %buffer_1_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_23"/></StgValue>
</operation>

<operation id="857" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:46 %buffer_1_V_load_24 = load i6 %buffer_1_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_24"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="858" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:44 %buffer_1_V_load_23 = load i6 %buffer_1_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_23"/></StgValue>
</operation>

<operation id="859" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:46 %buffer_1_V_load_24 = load i6 %buffer_1_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_24"/></StgValue>
</operation>

<operation id="860" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:48 %buffer_1_V_load_25 = load i6 %buffer_1_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_25"/></StgValue>
</operation>

<operation id="861" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:50 %buffer_1_V_load_26 = load i6 %buffer_1_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_26"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="862" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:48 %buffer_1_V_load_25 = load i6 %buffer_1_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_25"/></StgValue>
</operation>

<operation id="863" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:50 %buffer_1_V_load_26 = load i6 %buffer_1_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_26"/></StgValue>
</operation>

<operation id="864" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:52 %buffer_1_V_load_27 = load i6 %buffer_1_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_27"/></StgValue>
</operation>

<operation id="865" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:54 %buffer_1_V_load_28 = load i6 %buffer_1_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_28"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="866" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:52 %buffer_1_V_load_27 = load i6 %buffer_1_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_27"/></StgValue>
</operation>

<operation id="867" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:54 %buffer_1_V_load_28 = load i6 %buffer_1_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_28"/></StgValue>
</operation>

<operation id="868" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:56 %buffer_1_V_load_29 = load i6 %buffer_1_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_29"/></StgValue>
</operation>

<operation id="869" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:58 %buffer_1_V_load_30 = load i6 %buffer_1_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_30"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="870" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:56 %buffer_1_V_load_29 = load i6 %buffer_1_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_29"/></StgValue>
</operation>

<operation id="871" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:58 %buffer_1_V_load_30 = load i6 %buffer_1_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_30"/></StgValue>
</operation>

<operation id="872" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:60 %buffer_1_V_load_31 = load i6 %buffer_1_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_31"/></StgValue>
</operation>

<operation id="873" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:62 %buffer_1_V_load_32 = load i6 %buffer_1_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_32"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="874" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:60 %buffer_1_V_load_31 = load i6 %buffer_1_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_31"/></StgValue>
</operation>

<operation id="875" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:62 %buffer_1_V_load_32 = load i6 %buffer_1_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_32"/></StgValue>
</operation>

<operation id="876" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:64 %buffer_1_V_load_33 = load i6 %buffer_1_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_33"/></StgValue>
</operation>

<operation id="877" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:66 %buffer_1_V_load_34 = load i6 %buffer_1_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_34"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="878" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:64 %buffer_1_V_load_33 = load i6 %buffer_1_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_33"/></StgValue>
</operation>

<operation id="879" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:66 %buffer_1_V_load_34 = load i6 %buffer_1_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_34"/></StgValue>
</operation>

<operation id="880" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:68 %buffer_1_V_load_35 = load i6 %buffer_1_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_35"/></StgValue>
</operation>

<operation id="881" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:70 %buffer_1_V_load_36 = load i6 %buffer_1_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_36"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="882" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:68 %buffer_1_V_load_35 = load i6 %buffer_1_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_35"/></StgValue>
</operation>

<operation id="883" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:70 %buffer_1_V_load_36 = load i6 %buffer_1_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_36"/></StgValue>
</operation>

<operation id="884" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:72 %buffer_1_V_load_37 = load i6 %buffer_1_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_37"/></StgValue>
</operation>

<operation id="885" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:74 %buffer_1_V_load_38 = load i6 %buffer_1_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_38"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="886" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:72 %buffer_1_V_load_37 = load i6 %buffer_1_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_37"/></StgValue>
</operation>

<operation id="887" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:74 %buffer_1_V_load_38 = load i6 %buffer_1_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_38"/></StgValue>
</operation>

<operation id="888" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:76 %buffer_1_V_load_39 = load i6 %buffer_1_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_39"/></StgValue>
</operation>

<operation id="889" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:78 %buffer_1_V_load_40 = load i6 %buffer_1_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_40"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="890" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:76 %buffer_1_V_load_39 = load i6 %buffer_1_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_39"/></StgValue>
</operation>

<operation id="891" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:78 %buffer_1_V_load_40 = load i6 %buffer_1_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_40"/></StgValue>
</operation>

<operation id="892" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:80 %buffer_1_V_load_41 = load i6 %buffer_1_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_41"/></StgValue>
</operation>

<operation id="893" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:82 %buffer_1_V_load_42 = load i6 %buffer_1_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_42"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="894" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:80 %buffer_1_V_load_41 = load i6 %buffer_1_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_41"/></StgValue>
</operation>

<operation id="895" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:82 %buffer_1_V_load_42 = load i6 %buffer_1_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_42"/></StgValue>
</operation>

<operation id="896" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:84 %buffer_1_V_load_43 = load i6 %buffer_1_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_43"/></StgValue>
</operation>

<operation id="897" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:86 %buffer_1_V_load_44 = load i6 %buffer_1_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_44"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="898" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:84 %buffer_1_V_load_43 = load i6 %buffer_1_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_43"/></StgValue>
</operation>

<operation id="899" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:86 %buffer_1_V_load_44 = load i6 %buffer_1_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_44"/></StgValue>
</operation>

<operation id="900" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:88 %buffer_1_V_load_45 = load i6 %buffer_1_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_45"/></StgValue>
</operation>

<operation id="901" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:90 %buffer_1_V_load_46 = load i6 %buffer_1_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_46"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="902" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:88 %buffer_1_V_load_45 = load i6 %buffer_1_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_45"/></StgValue>
</operation>

<operation id="903" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:90 %buffer_1_V_load_46 = load i6 %buffer_1_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_46"/></StgValue>
</operation>

<operation id="904" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:92 %buffer_1_V_load_47 = load i6 %buffer_1_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_47"/></StgValue>
</operation>

<operation id="905" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:94 %buffer_1_V_load_48 = load i6 %buffer_1_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_48"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="906" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:92 %buffer_1_V_load_47 = load i6 %buffer_1_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_47"/></StgValue>
</operation>

<operation id="907" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:94 %buffer_1_V_load_48 = load i6 %buffer_1_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_48"/></StgValue>
</operation>

<operation id="908" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:96 %buffer_1_V_load_49 = load i6 %buffer_1_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_49"/></StgValue>
</operation>

<operation id="909" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:98 %buffer_1_V_load_50 = load i6 %buffer_1_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_50"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="910" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:96 %buffer_1_V_load_49 = load i6 %buffer_1_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_49"/></StgValue>
</operation>

<operation id="911" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:98 %buffer_1_V_load_50 = load i6 %buffer_1_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_50"/></StgValue>
</operation>

<operation id="912" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:100 %buffer_1_V_load_51 = load i6 %buffer_1_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_51"/></StgValue>
</operation>

<operation id="913" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:102 %buffer_1_V_load_52 = load i6 %buffer_1_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_52"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="914" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:100 %buffer_1_V_load_51 = load i6 %buffer_1_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_51"/></StgValue>
</operation>

<operation id="915" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:102 %buffer_1_V_load_52 = load i6 %buffer_1_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_52"/></StgValue>
</operation>

<operation id="916" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:104 %buffer_1_V_load_53 = load i6 %buffer_1_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_53"/></StgValue>
</operation>

<operation id="917" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:106 %buffer_1_V_load_54 = load i6 %buffer_1_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_54"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="918" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:104 %buffer_1_V_load_53 = load i6 %buffer_1_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_53"/></StgValue>
</operation>

<operation id="919" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:106 %buffer_1_V_load_54 = load i6 %buffer_1_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_54"/></StgValue>
</operation>

<operation id="920" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:108 %buffer_1_V_load_55 = load i6 %buffer_1_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_55"/></StgValue>
</operation>

<operation id="921" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:110 %buffer_1_V_load_56 = load i6 %buffer_1_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_56"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="922" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:108 %buffer_1_V_load_55 = load i6 %buffer_1_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_55"/></StgValue>
</operation>

<operation id="923" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:110 %buffer_1_V_load_56 = load i6 %buffer_1_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_56"/></StgValue>
</operation>

<operation id="924" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:112 %buffer_1_V_load_57 = load i6 %buffer_1_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_57"/></StgValue>
</operation>

<operation id="925" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:114 %buffer_1_V_load_58 = load i6 %buffer_1_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_58"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="926" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:112 %buffer_1_V_load_57 = load i6 %buffer_1_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_57"/></StgValue>
</operation>

<operation id="927" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:114 %buffer_1_V_load_58 = load i6 %buffer_1_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_58"/></StgValue>
</operation>

<operation id="928" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:116 %buffer_1_V_load_59 = load i6 %buffer_1_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_59"/></StgValue>
</operation>

<operation id="929" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:118 %buffer_1_V_load_60 = load i6 %buffer_1_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_60"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="930" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:116 %buffer_1_V_load_59 = load i6 %buffer_1_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_59"/></StgValue>
</operation>

<operation id="931" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:118 %buffer_1_V_load_60 = load i6 %buffer_1_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_60"/></StgValue>
</operation>

<operation id="932" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:120 %buffer_1_V_load_61 = load i6 %buffer_1_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_61"/></StgValue>
</operation>

<operation id="933" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:122 %buffer_1_V_load_62 = load i6 %buffer_1_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_62"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="934" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:120 %buffer_1_V_load_61 = load i6 %buffer_1_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_61"/></StgValue>
</operation>

<operation id="935" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:122 %buffer_1_V_load_62 = load i6 %buffer_1_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_62"/></StgValue>
</operation>

<operation id="936" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:124 %buffer_1_V_load_63 = load i6 %buffer_1_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_63"/></StgValue>
</operation>

<operation id="937" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:126 %buffer_1_V_load_64 = load i6 %buffer_1_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_64"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="938" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:1 %sext_ln1192 = sext i12 %buffer_1_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="939" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:3 %sext_ln1192_1 = sext i12 %buffer_1_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="940" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:5 %sext_ln1192_2 = sext i12 %buffer_1_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="941" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:7 %sext_ln1192_3 = sext i12 %buffer_1_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="942" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:9 %sext_ln1192_4 = sext i12 %buffer_1_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="943" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:11 %sext_ln1192_5 = sext i12 %buffer_1_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="944" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:13 %sext_ln1192_6 = sext i12 %buffer_1_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="945" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:15 %sext_ln1192_7 = sext i12 %buffer_1_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="946" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:17 %sext_ln1192_8 = sext i12 %buffer_1_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="947" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:19 %sext_ln1192_9 = sext i12 %buffer_1_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="948" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:21 %sext_ln1192_10 = sext i12 %buffer_1_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="949" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:23 %sext_ln1192_11 = sext i12 %buffer_1_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="950" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:25 %sext_ln1192_12 = sext i12 %buffer_1_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="951" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:27 %sext_ln1192_13 = sext i12 %buffer_1_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_13"/></StgValue>
</operation>

<operation id="952" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:29 %sext_ln1192_14 = sext i12 %buffer_1_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_14"/></StgValue>
</operation>

<operation id="953" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:31 %sext_ln1192_15 = sext i12 %buffer_1_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_15"/></StgValue>
</operation>

<operation id="954" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:33 %sext_ln1192_16 = sext i12 %buffer_1_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_16"/></StgValue>
</operation>

<operation id="955" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:35 %sext_ln1192_17 = sext i12 %buffer_1_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_17"/></StgValue>
</operation>

<operation id="956" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:37 %sext_ln1192_18 = sext i12 %buffer_1_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_18"/></StgValue>
</operation>

<operation id="957" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:39 %sext_ln1192_19 = sext i12 %buffer_1_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_19"/></StgValue>
</operation>

<operation id="958" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:41 %sext_ln1192_20 = sext i12 %buffer_1_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_20"/></StgValue>
</operation>

<operation id="959" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:43 %sext_ln1192_21 = sext i12 %buffer_1_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_21"/></StgValue>
</operation>

<operation id="960" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:45 %sext_ln1192_22 = sext i12 %buffer_1_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_22"/></StgValue>
</operation>

<operation id="961" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:47 %sext_ln1192_23 = sext i12 %buffer_1_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_23"/></StgValue>
</operation>

<operation id="962" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:49 %sext_ln1192_24 = sext i12 %buffer_1_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_24"/></StgValue>
</operation>

<operation id="963" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:51 %sext_ln1192_25 = sext i12 %buffer_1_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_25"/></StgValue>
</operation>

<operation id="964" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:53 %sext_ln1192_26 = sext i12 %buffer_1_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_26"/></StgValue>
</operation>

<operation id="965" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:55 %sext_ln1192_27 = sext i12 %buffer_1_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_27"/></StgValue>
</operation>

<operation id="966" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:57 %sext_ln1192_28 = sext i12 %buffer_1_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_28"/></StgValue>
</operation>

<operation id="967" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:59 %sext_ln1192_29 = sext i12 %buffer_1_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_29"/></StgValue>
</operation>

<operation id="968" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:61 %sext_ln1192_30 = sext i12 %buffer_1_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_30"/></StgValue>
</operation>

<operation id="969" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:63 %sext_ln1192_31 = sext i12 %buffer_1_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_31"/></StgValue>
</operation>

<operation id="970" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:65 %sext_ln1192_32 = sext i12 %buffer_1_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_32"/></StgValue>
</operation>

<operation id="971" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:67 %sext_ln1192_33 = sext i12 %buffer_1_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_33"/></StgValue>
</operation>

<operation id="972" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:69 %sext_ln1192_34 = sext i12 %buffer_1_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1192_34"/></StgValue>
</operation>

<operation id="973" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:71 %sext_ln1192_35 = sext i12 %buffer_1_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_35"/></StgValue>
</operation>

<operation id="974" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:73 %sext_ln1192_36 = sext i12 %buffer_1_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_36"/></StgValue>
</operation>

<operation id="975" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:75 %sext_ln1192_37 = sext i12 %buffer_1_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1192_37"/></StgValue>
</operation>

<operation id="976" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:77 %sext_ln1192_38 = sext i12 %buffer_1_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1192_38"/></StgValue>
</operation>

<operation id="977" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:79 %sext_ln1192_39 = sext i12 %buffer_1_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_39"/></StgValue>
</operation>

<operation id="978" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:81 %sext_ln1192_40 = sext i12 %buffer_1_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1192_40"/></StgValue>
</operation>

<operation id="979" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:83 %sext_ln1192_41 = sext i12 %buffer_1_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_41"/></StgValue>
</operation>

<operation id="980" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:85 %sext_ln1192_42 = sext i12 %buffer_1_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1192_42"/></StgValue>
</operation>

<operation id="981" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:87 %sext_ln1192_43 = sext i12 %buffer_1_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_43"/></StgValue>
</operation>

<operation id="982" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:89 %sext_ln1192_44 = sext i12 %buffer_1_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_44"/></StgValue>
</operation>

<operation id="983" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:91 %sext_ln1192_45 = sext i12 %buffer_1_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1192_45"/></StgValue>
</operation>

<operation id="984" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:93 %sext_ln1192_46 = sext i12 %buffer_1_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_46"/></StgValue>
</operation>

<operation id="985" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:95 %sext_ln1192_47 = sext i12 %buffer_1_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1192_47"/></StgValue>
</operation>

<operation id="986" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:97 %sext_ln1192_48 = sext i12 %buffer_1_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1192_48"/></StgValue>
</operation>

<operation id="987" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:99 %sext_ln1192_49 = sext i12 %buffer_1_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_49"/></StgValue>
</operation>

<operation id="988" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:101 %sext_ln1192_50 = sext i12 %buffer_1_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1192_50"/></StgValue>
</operation>

<operation id="989" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:103 %sext_ln1192_51 = sext i12 %buffer_1_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1192_51"/></StgValue>
</operation>

<operation id="990" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:105 %sext_ln1192_52 = sext i12 %buffer_1_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1192_52"/></StgValue>
</operation>

<operation id="991" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:107 %sext_ln1192_53 = sext i12 %buffer_1_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1192_53"/></StgValue>
</operation>

<operation id="992" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:109 %sext_ln1192_54 = sext i12 %buffer_1_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1192_54"/></StgValue>
</operation>

<operation id="993" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:111 %sext_ln1192_55 = sext i12 %buffer_1_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1192_55"/></StgValue>
</operation>

<operation id="994" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:113 %sext_ln1192_56 = sext i12 %buffer_1_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_56"/></StgValue>
</operation>

<operation id="995" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:115 %sext_ln1192_57 = sext i12 %buffer_1_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_57"/></StgValue>
</operation>

<operation id="996" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:117 %sext_ln1192_58 = sext i12 %buffer_1_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1192_58"/></StgValue>
</operation>

<operation id="997" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:119 %sext_ln1192_59 = sext i12 %buffer_1_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1192_59"/></StgValue>
</operation>

<operation id="998" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:121 %sext_ln1192_60 = sext i12 %buffer_1_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1192_60"/></StgValue>
</operation>

<operation id="999" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:123 %sext_ln1192_61 = sext i12 %buffer_1_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_61"/></StgValue>
</operation>

<operation id="1000" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:124 %buffer_1_V_load_63 = load i6 %buffer_1_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_63"/></StgValue>
</operation>

<operation id="1001" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:125 %sext_ln1192_62 = sext i12 %buffer_1_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1192_62"/></StgValue>
</operation>

<operation id="1002" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="12" op_0_bw="6">
<![CDATA[
.preheader25.preheader:126 %buffer_1_V_load_64 = load i6 %buffer_1_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_1_V_load_64"/></StgValue>
</operation>

<operation id="1003" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="20" op_0_bw="12">
<![CDATA[
.preheader25.preheader:127 %sext_ln1192_63 = sext i12 %buffer_1_V_load_64

]]></Node>
<StgValue><ssdm name="sext_ln1192_63"/></StgValue>
</operation>

<operation id="1004" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:128 %br_ln0 = br void %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1005" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader25:0 %k_1 = phi i7 %add_ln80, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge, i7 0, void %.preheader25.preheader

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="1006" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader25:1 %add_ln80 = add i7 %k_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="1007" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader25:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader25:3 %icmp_ln80 = icmp_eq  i7 %k_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="1009" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:4 %empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1010" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:5 %br_ln80 = br i1 %icmp_ln80, void %.split17, void %.preheader23.preheader

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="1011" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="7">
<![CDATA[
.split17:0 %k_1_cast = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="k_1_cast"/></StgValue>
</operation>

<operation id="1012" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="7">
<![CDATA[
.split17:1 %zext_ln1118 = zext i7 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="1013" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:2 %add_ln1118 = add i16 %zext_ln1118, i16 35904

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="1014" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="16">
<![CDATA[
.split17:3 %zext_ln1118_1 = zext i16 %add_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118_1"/></StgValue>
</operation>

<operation id="1015" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:4 %weights_1_V_addr_2 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_1

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_2"/></StgValue>
</operation>

<operation id="1016" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:5 %tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 281, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1017" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:6 %weights_1_V_addr_3 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_3"/></StgValue>
</operation>

<operation id="1018" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:7 %add_ln1118_1 = add i16 %zext_ln1118, i16 36032

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="1019" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="16">
<![CDATA[
.split17:8 %zext_ln1118_2 = zext i16 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_2"/></StgValue>
</operation>

<operation id="1020" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:9 %weights_1_V_addr_4 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_2

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_4"/></StgValue>
</operation>

<operation id="1021" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:10 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 282, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1022" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:11 %weights_1_V_addr_5 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_5"/></StgValue>
</operation>

<operation id="1023" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:12 %add_ln1118_2 = add i16 %zext_ln1118, i16 36160

]]></Node>
<StgValue><ssdm name="add_ln1118_2"/></StgValue>
</operation>

<operation id="1024" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="16">
<![CDATA[
.split17:13 %zext_ln1118_3 = zext i16 %add_ln1118_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_3"/></StgValue>
</operation>

<operation id="1025" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:14 %weights_1_V_addr_6 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_3

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_6"/></StgValue>
</operation>

<operation id="1026" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:15 %tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 283, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1027" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:16 %weights_1_V_addr_7 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_7"/></StgValue>
</operation>

<operation id="1028" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:17 %add_ln1118_3 = add i16 %zext_ln1118, i16 36288

]]></Node>
<StgValue><ssdm name="add_ln1118_3"/></StgValue>
</operation>

<operation id="1029" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="16">
<![CDATA[
.split17:18 %zext_ln1118_4 = zext i16 %add_ln1118_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_4"/></StgValue>
</operation>

<operation id="1030" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:19 %weights_1_V_addr_8 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_4

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_8"/></StgValue>
</operation>

<operation id="1031" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:20 %tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 284, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1032" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:21 %weights_1_V_addr_9 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_9"/></StgValue>
</operation>

<operation id="1033" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:22 %add_ln1118_4 = add i16 %zext_ln1118, i16 36416

]]></Node>
<StgValue><ssdm name="add_ln1118_4"/></StgValue>
</operation>

<operation id="1034" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="16">
<![CDATA[
.split17:23 %zext_ln1118_5 = zext i16 %add_ln1118_4

]]></Node>
<StgValue><ssdm name="zext_ln1118_5"/></StgValue>
</operation>

<operation id="1035" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:24 %weights_1_V_addr_10 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_5

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_10"/></StgValue>
</operation>

<operation id="1036" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:25 %tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 285, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1037" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:26 %weights_1_V_addr_11 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_11"/></StgValue>
</operation>

<operation id="1038" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:27 %add_ln1118_5 = add i16 %zext_ln1118, i16 36544

]]></Node>
<StgValue><ssdm name="add_ln1118_5"/></StgValue>
</operation>

<operation id="1039" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="16">
<![CDATA[
.split17:28 %zext_ln1118_6 = zext i16 %add_ln1118_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_6"/></StgValue>
</operation>

<operation id="1040" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:29 %weights_1_V_addr_12 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_6

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_12"/></StgValue>
</operation>

<operation id="1041" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:30 %tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 286, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1042" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:31 %weights_1_V_addr_13 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_13"/></StgValue>
</operation>

<operation id="1043" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:32 %add_ln1118_6 = add i16 %zext_ln1118, i16 36672

]]></Node>
<StgValue><ssdm name="add_ln1118_6"/></StgValue>
</operation>

<operation id="1044" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="16">
<![CDATA[
.split17:33 %zext_ln1118_7 = zext i16 %add_ln1118_6

]]></Node>
<StgValue><ssdm name="zext_ln1118_7"/></StgValue>
</operation>

<operation id="1045" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:34 %weights_1_V_addr_14 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_7

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_14"/></StgValue>
</operation>

<operation id="1046" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:35 %tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 287, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1047" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:36 %weights_1_V_addr_15 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_15"/></StgValue>
</operation>

<operation id="1048" st_id="112" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:37 %add_ln1118_7 = add i16 %zext_ln1118, i16 36800

]]></Node>
<StgValue><ssdm name="add_ln1118_7"/></StgValue>
</operation>

<operation id="1049" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="16">
<![CDATA[
.split17:38 %zext_ln1118_8 = zext i16 %add_ln1118_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_8"/></StgValue>
</operation>

<operation id="1050" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:39 %weights_1_V_addr_16 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_8

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_16"/></StgValue>
</operation>

<operation id="1051" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:40 %tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 288, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1052" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:41 %weights_1_V_addr_17 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_17"/></StgValue>
</operation>

<operation id="1053" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:163 %buffer_2_V_addr = getelementptr i12 %buffer_2_V, i64 0, i64 %k_1_cast

]]></Node>
<StgValue><ssdm name="buffer_2_V_addr"/></StgValue>
</operation>

<operation id="1054" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="6">
<![CDATA[
.split17:164 %buffer_2_V_load = load i6 %buffer_2_V_addr

]]></Node>
<StgValue><ssdm name="buffer_2_V_load"/></StgValue>
</operation>

<operation id="1055" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="16">
<![CDATA[
.split17:165 %weights_1_V_load_1 = load i16 %weights_1_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_1_V_load_1"/></StgValue>
</operation>

<operation id="1056" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="16">
<![CDATA[
.split17:170 %weights_1_V_load_2 = load i16 %weights_1_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_1_V_load_2"/></StgValue>
</operation>

<operation id="1057" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="16">
<![CDATA[
.split17:176 %weights_1_V_load_3 = load i16 %weights_1_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_1_V_load_3"/></StgValue>
</operation>

<operation id="1058" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="16">
<![CDATA[
.split17:182 %weights_1_V_load_4 = load i16 %weights_1_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_1_V_load_4"/></StgValue>
</operation>

<operation id="1059" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="16">
<![CDATA[
.split17:188 %weights_1_V_load_5 = load i16 %weights_1_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_1_V_load_5"/></StgValue>
</operation>

<operation id="1060" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="16">
<![CDATA[
.split17:194 %weights_1_V_load_6 = load i16 %weights_1_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_1_V_load_6"/></StgValue>
</operation>

<operation id="1061" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="16">
<![CDATA[
.split17:200 %weights_1_V_load_7 = load i16 %weights_1_V_addr_8

]]></Node>
<StgValue><ssdm name="weights_1_V_load_7"/></StgValue>
</operation>

<operation id="1062" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="16">
<![CDATA[
.split17:206 %weights_1_V_load_8 = load i16 %weights_1_V_addr_9

]]></Node>
<StgValue><ssdm name="weights_1_V_load_8"/></StgValue>
</operation>

<operation id="1063" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="16">
<![CDATA[
.split17:212 %weights_1_V_load_9 = load i16 %weights_1_V_addr_10

]]></Node>
<StgValue><ssdm name="weights_1_V_load_9"/></StgValue>
</operation>

<operation id="1064" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="16">
<![CDATA[
.split17:218 %weights_1_V_load_10 = load i16 %weights_1_V_addr_11

]]></Node>
<StgValue><ssdm name="weights_1_V_load_10"/></StgValue>
</operation>

<operation id="1065" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="16">
<![CDATA[
.split17:224 %weights_1_V_load_11 = load i16 %weights_1_V_addr_12

]]></Node>
<StgValue><ssdm name="weights_1_V_load_11"/></StgValue>
</operation>

<operation id="1066" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="16">
<![CDATA[
.split17:230 %weights_1_V_load_12 = load i16 %weights_1_V_addr_13

]]></Node>
<StgValue><ssdm name="weights_1_V_load_12"/></StgValue>
</operation>

<operation id="1067" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="16">
<![CDATA[
.split17:236 %weights_1_V_load_13 = load i16 %weights_1_V_addr_14

]]></Node>
<StgValue><ssdm name="weights_1_V_load_13"/></StgValue>
</operation>

<operation id="1068" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="16">
<![CDATA[
.split17:242 %weights_1_V_load_14 = load i16 %weights_1_V_addr_15

]]></Node>
<StgValue><ssdm name="weights_1_V_load_14"/></StgValue>
</operation>

<operation id="1069" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="16">
<![CDATA[
.split17:248 %weights_1_V_load_15 = load i16 %weights_1_V_addr_16

]]></Node>
<StgValue><ssdm name="weights_1_V_load_15"/></StgValue>
</operation>

<operation id="1070" st_id="112" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="16">
<![CDATA[
.split17:254 %weights_1_V_load_16 = load i16 %weights_1_V_addr_17

]]></Node>
<StgValue><ssdm name="weights_1_V_load_16"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1071" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:42 %add_ln1118_8 = add i16 %zext_ln1118, i16 36928

]]></Node>
<StgValue><ssdm name="add_ln1118_8"/></StgValue>
</operation>

<operation id="1072" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="16">
<![CDATA[
.split17:43 %zext_ln1118_9 = zext i16 %add_ln1118_8

]]></Node>
<StgValue><ssdm name="zext_ln1118_9"/></StgValue>
</operation>

<operation id="1073" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:44 %weights_1_V_addr_18 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_9

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_18"/></StgValue>
</operation>

<operation id="1074" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:45 %tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 289, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1075" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:46 %weights_1_V_addr_19 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_19"/></StgValue>
</operation>

<operation id="1076" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:47 %add_ln1118_9 = add i16 %zext_ln1118, i16 37056

]]></Node>
<StgValue><ssdm name="add_ln1118_9"/></StgValue>
</operation>

<operation id="1077" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="16">
<![CDATA[
.split17:48 %zext_ln1118_10 = zext i16 %add_ln1118_9

]]></Node>
<StgValue><ssdm name="zext_ln1118_10"/></StgValue>
</operation>

<operation id="1078" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:49 %weights_1_V_addr_20 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_10

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_20"/></StgValue>
</operation>

<operation id="1079" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:50 %tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 290, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1080" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:51 %weights_1_V_addr_21 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_21"/></StgValue>
</operation>

<operation id="1081" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:52 %add_ln1118_10 = add i16 %zext_ln1118, i16 37184

]]></Node>
<StgValue><ssdm name="add_ln1118_10"/></StgValue>
</operation>

<operation id="1082" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="16">
<![CDATA[
.split17:53 %zext_ln1118_11 = zext i16 %add_ln1118_10

]]></Node>
<StgValue><ssdm name="zext_ln1118_11"/></StgValue>
</operation>

<operation id="1083" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:54 %weights_1_V_addr_22 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_11

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_22"/></StgValue>
</operation>

<operation id="1084" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:55 %tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 291, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1085" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:56 %weights_1_V_addr_23 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_23"/></StgValue>
</operation>

<operation id="1086" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:57 %add_ln1118_11 = add i16 %zext_ln1118, i16 37312

]]></Node>
<StgValue><ssdm name="add_ln1118_11"/></StgValue>
</operation>

<operation id="1087" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="16">
<![CDATA[
.split17:58 %zext_ln1118_12 = zext i16 %add_ln1118_11

]]></Node>
<StgValue><ssdm name="zext_ln1118_12"/></StgValue>
</operation>

<operation id="1088" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:59 %weights_1_V_addr_24 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_12

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_24"/></StgValue>
</operation>

<operation id="1089" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:60 %tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 292, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1090" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:61 %weights_1_V_addr_25 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_25"/></StgValue>
</operation>

<operation id="1091" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:62 %add_ln1118_12 = add i16 %zext_ln1118, i16 37440

]]></Node>
<StgValue><ssdm name="add_ln1118_12"/></StgValue>
</operation>

<operation id="1092" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="16">
<![CDATA[
.split17:63 %zext_ln1118_13 = zext i16 %add_ln1118_12

]]></Node>
<StgValue><ssdm name="zext_ln1118_13"/></StgValue>
</operation>

<operation id="1093" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:64 %weights_1_V_addr_26 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_13

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_26"/></StgValue>
</operation>

<operation id="1094" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:65 %tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 293, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1095" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:66 %weights_1_V_addr_27 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_27"/></StgValue>
</operation>

<operation id="1096" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:67 %add_ln1118_13 = add i16 %zext_ln1118, i16 37568

]]></Node>
<StgValue><ssdm name="add_ln1118_13"/></StgValue>
</operation>

<operation id="1097" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="16">
<![CDATA[
.split17:68 %zext_ln1118_14 = zext i16 %add_ln1118_13

]]></Node>
<StgValue><ssdm name="zext_ln1118_14"/></StgValue>
</operation>

<operation id="1098" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:69 %weights_1_V_addr_28 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_14

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_28"/></StgValue>
</operation>

<operation id="1099" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:70 %tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 294, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1100" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:71 %weights_1_V_addr_29 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_29"/></StgValue>
</operation>

<operation id="1101" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:72 %add_ln1118_14 = add i16 %zext_ln1118, i16 37696

]]></Node>
<StgValue><ssdm name="add_ln1118_14"/></StgValue>
</operation>

<operation id="1102" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="16">
<![CDATA[
.split17:73 %zext_ln1118_15 = zext i16 %add_ln1118_14

]]></Node>
<StgValue><ssdm name="zext_ln1118_15"/></StgValue>
</operation>

<operation id="1103" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:74 %weights_1_V_addr_30 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_15

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_30"/></StgValue>
</operation>

<operation id="1104" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:75 %tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 295, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1105" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:76 %weights_1_V_addr_31 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_31"/></StgValue>
</operation>

<operation id="1106" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:77 %add_ln1118_15 = add i16 %zext_ln1118, i16 37824

]]></Node>
<StgValue><ssdm name="add_ln1118_15"/></StgValue>
</operation>

<operation id="1107" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="16">
<![CDATA[
.split17:78 %zext_ln1118_16 = zext i16 %add_ln1118_15

]]></Node>
<StgValue><ssdm name="zext_ln1118_16"/></StgValue>
</operation>

<operation id="1108" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:79 %weights_1_V_addr_32 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_16

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_32"/></StgValue>
</operation>

<operation id="1109" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:80 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 296, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1110" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:81 %weights_1_V_addr_33 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_33"/></StgValue>
</operation>

<operation id="1111" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="6">
<![CDATA[
.split17:164 %buffer_2_V_load = load i6 %buffer_2_V_addr

]]></Node>
<StgValue><ssdm name="buffer_2_V_load"/></StgValue>
</operation>

<operation id="1112" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="12" op_0_bw="16">
<![CDATA[
.split17:165 %weights_1_V_load_1 = load i16 %weights_1_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_1_V_load_1"/></StgValue>
</operation>

<operation id="1113" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="12">
<![CDATA[
.split17:166 %sext_ln1192_128 = sext i12 %weights_1_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_128"/></StgValue>
</operation>

<operation id="1114" st_id="113" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:167 %mul_ln1192 = mul i20 %sext_ln1192_128, i20 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1115" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="12" op_0_bw="16">
<![CDATA[
.split17:170 %weights_1_V_load_2 = load i16 %weights_1_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_1_V_load_2"/></StgValue>
</operation>

<operation id="1116" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="16">
<![CDATA[
.split17:176 %weights_1_V_load_3 = load i16 %weights_1_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_1_V_load_3"/></StgValue>
</operation>

<operation id="1117" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="16">
<![CDATA[
.split17:182 %weights_1_V_load_4 = load i16 %weights_1_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_1_V_load_4"/></StgValue>
</operation>

<operation id="1118" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="16">
<![CDATA[
.split17:188 %weights_1_V_load_5 = load i16 %weights_1_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_1_V_load_5"/></StgValue>
</operation>

<operation id="1119" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="16">
<![CDATA[
.split17:194 %weights_1_V_load_6 = load i16 %weights_1_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_1_V_load_6"/></StgValue>
</operation>

<operation id="1120" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="16">
<![CDATA[
.split17:200 %weights_1_V_load_7 = load i16 %weights_1_V_addr_8

]]></Node>
<StgValue><ssdm name="weights_1_V_load_7"/></StgValue>
</operation>

<operation id="1121" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="16">
<![CDATA[
.split17:206 %weights_1_V_load_8 = load i16 %weights_1_V_addr_9

]]></Node>
<StgValue><ssdm name="weights_1_V_load_8"/></StgValue>
</operation>

<operation id="1122" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="16">
<![CDATA[
.split17:212 %weights_1_V_load_9 = load i16 %weights_1_V_addr_10

]]></Node>
<StgValue><ssdm name="weights_1_V_load_9"/></StgValue>
</operation>

<operation id="1123" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="16">
<![CDATA[
.split17:218 %weights_1_V_load_10 = load i16 %weights_1_V_addr_11

]]></Node>
<StgValue><ssdm name="weights_1_V_load_10"/></StgValue>
</operation>

<operation id="1124" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="16">
<![CDATA[
.split17:224 %weights_1_V_load_11 = load i16 %weights_1_V_addr_12

]]></Node>
<StgValue><ssdm name="weights_1_V_load_11"/></StgValue>
</operation>

<operation id="1125" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="16">
<![CDATA[
.split17:230 %weights_1_V_load_12 = load i16 %weights_1_V_addr_13

]]></Node>
<StgValue><ssdm name="weights_1_V_load_12"/></StgValue>
</operation>

<operation id="1126" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="16">
<![CDATA[
.split17:236 %weights_1_V_load_13 = load i16 %weights_1_V_addr_14

]]></Node>
<StgValue><ssdm name="weights_1_V_load_13"/></StgValue>
</operation>

<operation id="1127" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="16">
<![CDATA[
.split17:242 %weights_1_V_load_14 = load i16 %weights_1_V_addr_15

]]></Node>
<StgValue><ssdm name="weights_1_V_load_14"/></StgValue>
</operation>

<operation id="1128" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="16">
<![CDATA[
.split17:248 %weights_1_V_load_15 = load i16 %weights_1_V_addr_16

]]></Node>
<StgValue><ssdm name="weights_1_V_load_15"/></StgValue>
</operation>

<operation id="1129" st_id="113" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="16">
<![CDATA[
.split17:254 %weights_1_V_load_16 = load i16 %weights_1_V_addr_17

]]></Node>
<StgValue><ssdm name="weights_1_V_load_16"/></StgValue>
</operation>

<operation id="1130" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="16">
<![CDATA[
.split17:260 %weights_1_V_load_17 = load i16 %weights_1_V_addr_18

]]></Node>
<StgValue><ssdm name="weights_1_V_load_17"/></StgValue>
</operation>

<operation id="1131" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="16">
<![CDATA[
.split17:266 %weights_1_V_load_18 = load i16 %weights_1_V_addr_19

]]></Node>
<StgValue><ssdm name="weights_1_V_load_18"/></StgValue>
</operation>

<operation id="1132" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="16">
<![CDATA[
.split17:272 %weights_1_V_load_19 = load i16 %weights_1_V_addr_20

]]></Node>
<StgValue><ssdm name="weights_1_V_load_19"/></StgValue>
</operation>

<operation id="1133" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="16">
<![CDATA[
.split17:278 %weights_1_V_load_20 = load i16 %weights_1_V_addr_21

]]></Node>
<StgValue><ssdm name="weights_1_V_load_20"/></StgValue>
</operation>

<operation id="1134" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="16">
<![CDATA[
.split17:284 %weights_1_V_load_21 = load i16 %weights_1_V_addr_22

]]></Node>
<StgValue><ssdm name="weights_1_V_load_21"/></StgValue>
</operation>

<operation id="1135" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="16">
<![CDATA[
.split17:290 %weights_1_V_load_22 = load i16 %weights_1_V_addr_23

]]></Node>
<StgValue><ssdm name="weights_1_V_load_22"/></StgValue>
</operation>

<operation id="1136" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="16">
<![CDATA[
.split17:296 %weights_1_V_load_23 = load i16 %weights_1_V_addr_24

]]></Node>
<StgValue><ssdm name="weights_1_V_load_23"/></StgValue>
</operation>

<operation id="1137" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="16">
<![CDATA[
.split17:302 %weights_1_V_load_24 = load i16 %weights_1_V_addr_25

]]></Node>
<StgValue><ssdm name="weights_1_V_load_24"/></StgValue>
</operation>

<operation id="1138" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="16">
<![CDATA[
.split17:308 %weights_1_V_load_25 = load i16 %weights_1_V_addr_26

]]></Node>
<StgValue><ssdm name="weights_1_V_load_25"/></StgValue>
</operation>

<operation id="1139" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="16">
<![CDATA[
.split17:314 %weights_1_V_load_26 = load i16 %weights_1_V_addr_27

]]></Node>
<StgValue><ssdm name="weights_1_V_load_26"/></StgValue>
</operation>

<operation id="1140" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="16">
<![CDATA[
.split17:320 %weights_1_V_load_27 = load i16 %weights_1_V_addr_28

]]></Node>
<StgValue><ssdm name="weights_1_V_load_27"/></StgValue>
</operation>

<operation id="1141" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="16">
<![CDATA[
.split17:326 %weights_1_V_load_28 = load i16 %weights_1_V_addr_29

]]></Node>
<StgValue><ssdm name="weights_1_V_load_28"/></StgValue>
</operation>

<operation id="1142" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="16">
<![CDATA[
.split17:332 %weights_1_V_load_29 = load i16 %weights_1_V_addr_30

]]></Node>
<StgValue><ssdm name="weights_1_V_load_29"/></StgValue>
</operation>

<operation id="1143" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="16">
<![CDATA[
.split17:338 %weights_1_V_load_30 = load i16 %weights_1_V_addr_31

]]></Node>
<StgValue><ssdm name="weights_1_V_load_30"/></StgValue>
</operation>

<operation id="1144" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="16">
<![CDATA[
.split17:344 %weights_1_V_load_31 = load i16 %weights_1_V_addr_32

]]></Node>
<StgValue><ssdm name="weights_1_V_load_31"/></StgValue>
</operation>

<operation id="1145" st_id="113" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="16">
<![CDATA[
.split17:350 %weights_1_V_load_32 = load i16 %weights_1_V_addr_33

]]></Node>
<StgValue><ssdm name="weights_1_V_load_32"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1146" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:82 %add_ln1118_16 = add i16 %zext_ln1118, i16 37952

]]></Node>
<StgValue><ssdm name="add_ln1118_16"/></StgValue>
</operation>

<operation id="1147" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="16">
<![CDATA[
.split17:83 %zext_ln1118_17 = zext i16 %add_ln1118_16

]]></Node>
<StgValue><ssdm name="zext_ln1118_17"/></StgValue>
</operation>

<operation id="1148" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:84 %weights_1_V_addr_34 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_17

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_34"/></StgValue>
</operation>

<operation id="1149" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:85 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 297, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1150" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:86 %weights_1_V_addr_35 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_35"/></StgValue>
</operation>

<operation id="1151" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:87 %add_ln1118_17 = add i16 %zext_ln1118, i16 38080

]]></Node>
<StgValue><ssdm name="add_ln1118_17"/></StgValue>
</operation>

<operation id="1152" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="16">
<![CDATA[
.split17:88 %zext_ln1118_18 = zext i16 %add_ln1118_17

]]></Node>
<StgValue><ssdm name="zext_ln1118_18"/></StgValue>
</operation>

<operation id="1153" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:89 %weights_1_V_addr_36 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_18

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_36"/></StgValue>
</operation>

<operation id="1154" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:90 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 298, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1155" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:91 %weights_1_V_addr_37 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_37"/></StgValue>
</operation>

<operation id="1156" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:92 %add_ln1118_18 = add i16 %zext_ln1118, i16 38208

]]></Node>
<StgValue><ssdm name="add_ln1118_18"/></StgValue>
</operation>

<operation id="1157" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="16">
<![CDATA[
.split17:93 %zext_ln1118_19 = zext i16 %add_ln1118_18

]]></Node>
<StgValue><ssdm name="zext_ln1118_19"/></StgValue>
</operation>

<operation id="1158" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:94 %weights_1_V_addr_38 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_19

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_38"/></StgValue>
</operation>

<operation id="1159" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:95 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 299, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1160" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:96 %weights_1_V_addr_39 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_39"/></StgValue>
</operation>

<operation id="1161" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:97 %add_ln1118_19 = add i16 %zext_ln1118, i16 38336

]]></Node>
<StgValue><ssdm name="add_ln1118_19"/></StgValue>
</operation>

<operation id="1162" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="16">
<![CDATA[
.split17:98 %zext_ln1118_20 = zext i16 %add_ln1118_19

]]></Node>
<StgValue><ssdm name="zext_ln1118_20"/></StgValue>
</operation>

<operation id="1163" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:99 %weights_1_V_addr_40 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_20

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_40"/></StgValue>
</operation>

<operation id="1164" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:100 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 300, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1165" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:101 %weights_1_V_addr_41 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_41"/></StgValue>
</operation>

<operation id="1166" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:102 %add_ln1118_20 = add i16 %zext_ln1118, i16 38464

]]></Node>
<StgValue><ssdm name="add_ln1118_20"/></StgValue>
</operation>

<operation id="1167" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="16">
<![CDATA[
.split17:103 %zext_ln1118_21 = zext i16 %add_ln1118_20

]]></Node>
<StgValue><ssdm name="zext_ln1118_21"/></StgValue>
</operation>

<operation id="1168" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:104 %weights_1_V_addr_42 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_21

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_42"/></StgValue>
</operation>

<operation id="1169" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:105 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 301, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1170" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:106 %weights_1_V_addr_43 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_43"/></StgValue>
</operation>

<operation id="1171" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:107 %add_ln1118_21 = add i16 %zext_ln1118, i16 38592

]]></Node>
<StgValue><ssdm name="add_ln1118_21"/></StgValue>
</operation>

<operation id="1172" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="16">
<![CDATA[
.split17:108 %zext_ln1118_22 = zext i16 %add_ln1118_21

]]></Node>
<StgValue><ssdm name="zext_ln1118_22"/></StgValue>
</operation>

<operation id="1173" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:109 %weights_1_V_addr_44 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_22

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_44"/></StgValue>
</operation>

<operation id="1174" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:110 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 302, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1175" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:111 %weights_1_V_addr_45 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_45"/></StgValue>
</operation>

<operation id="1176" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:112 %add_ln1118_22 = add i16 %zext_ln1118, i16 38720

]]></Node>
<StgValue><ssdm name="add_ln1118_22"/></StgValue>
</operation>

<operation id="1177" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="16">
<![CDATA[
.split17:113 %zext_ln1118_23 = zext i16 %add_ln1118_22

]]></Node>
<StgValue><ssdm name="zext_ln1118_23"/></StgValue>
</operation>

<operation id="1178" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:114 %weights_1_V_addr_46 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_23

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_46"/></StgValue>
</operation>

<operation id="1179" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:115 %tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 303, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1180" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:116 %weights_1_V_addr_47 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_47"/></StgValue>
</operation>

<operation id="1181" st_id="114" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:117 %add_ln1118_23 = add i16 %zext_ln1118, i16 38848

]]></Node>
<StgValue><ssdm name="add_ln1118_23"/></StgValue>
</operation>

<operation id="1182" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="16">
<![CDATA[
.split17:118 %zext_ln1118_24 = zext i16 %add_ln1118_23

]]></Node>
<StgValue><ssdm name="zext_ln1118_24"/></StgValue>
</operation>

<operation id="1183" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:119 %weights_1_V_addr_48 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_24

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_48"/></StgValue>
</operation>

<operation id="1184" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:120 %tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 304, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1185" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:121 %weights_1_V_addr_49 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_49"/></StgValue>
</operation>

<operation id="1186" st_id="114" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:167 %mul_ln1192 = mul i20 %sext_ln1192_128, i20 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1187" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="20" op_0_bw="12">
<![CDATA[
.split17:171 %sext_ln1192_129 = sext i12 %weights_1_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_129"/></StgValue>
</operation>

<operation id="1188" st_id="114" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:172 %mul_ln1192_1 = mul i20 %sext_ln1192_129, i20 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1189" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="16">
<![CDATA[
.split17:260 %weights_1_V_load_17 = load i16 %weights_1_V_addr_18

]]></Node>
<StgValue><ssdm name="weights_1_V_load_17"/></StgValue>
</operation>

<operation id="1190" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="12" op_0_bw="16">
<![CDATA[
.split17:266 %weights_1_V_load_18 = load i16 %weights_1_V_addr_19

]]></Node>
<StgValue><ssdm name="weights_1_V_load_18"/></StgValue>
</operation>

<operation id="1191" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="16">
<![CDATA[
.split17:272 %weights_1_V_load_19 = load i16 %weights_1_V_addr_20

]]></Node>
<StgValue><ssdm name="weights_1_V_load_19"/></StgValue>
</operation>

<operation id="1192" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="16">
<![CDATA[
.split17:278 %weights_1_V_load_20 = load i16 %weights_1_V_addr_21

]]></Node>
<StgValue><ssdm name="weights_1_V_load_20"/></StgValue>
</operation>

<operation id="1193" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="16">
<![CDATA[
.split17:284 %weights_1_V_load_21 = load i16 %weights_1_V_addr_22

]]></Node>
<StgValue><ssdm name="weights_1_V_load_21"/></StgValue>
</operation>

<operation id="1194" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="16">
<![CDATA[
.split17:290 %weights_1_V_load_22 = load i16 %weights_1_V_addr_23

]]></Node>
<StgValue><ssdm name="weights_1_V_load_22"/></StgValue>
</operation>

<operation id="1195" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="12" op_0_bw="16">
<![CDATA[
.split17:296 %weights_1_V_load_23 = load i16 %weights_1_V_addr_24

]]></Node>
<StgValue><ssdm name="weights_1_V_load_23"/></StgValue>
</operation>

<operation id="1196" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="12" op_0_bw="16">
<![CDATA[
.split17:302 %weights_1_V_load_24 = load i16 %weights_1_V_addr_25

]]></Node>
<StgValue><ssdm name="weights_1_V_load_24"/></StgValue>
</operation>

<operation id="1197" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="12" op_0_bw="16">
<![CDATA[
.split17:308 %weights_1_V_load_25 = load i16 %weights_1_V_addr_26

]]></Node>
<StgValue><ssdm name="weights_1_V_load_25"/></StgValue>
</operation>

<operation id="1198" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="12" op_0_bw="16">
<![CDATA[
.split17:314 %weights_1_V_load_26 = load i16 %weights_1_V_addr_27

]]></Node>
<StgValue><ssdm name="weights_1_V_load_26"/></StgValue>
</operation>

<operation id="1199" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="16">
<![CDATA[
.split17:320 %weights_1_V_load_27 = load i16 %weights_1_V_addr_28

]]></Node>
<StgValue><ssdm name="weights_1_V_load_27"/></StgValue>
</operation>

<operation id="1200" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="16">
<![CDATA[
.split17:326 %weights_1_V_load_28 = load i16 %weights_1_V_addr_29

]]></Node>
<StgValue><ssdm name="weights_1_V_load_28"/></StgValue>
</operation>

<operation id="1201" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="16">
<![CDATA[
.split17:332 %weights_1_V_load_29 = load i16 %weights_1_V_addr_30

]]></Node>
<StgValue><ssdm name="weights_1_V_load_29"/></StgValue>
</operation>

<operation id="1202" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="16">
<![CDATA[
.split17:338 %weights_1_V_load_30 = load i16 %weights_1_V_addr_31

]]></Node>
<StgValue><ssdm name="weights_1_V_load_30"/></StgValue>
</operation>

<operation id="1203" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="16">
<![CDATA[
.split17:344 %weights_1_V_load_31 = load i16 %weights_1_V_addr_32

]]></Node>
<StgValue><ssdm name="weights_1_V_load_31"/></StgValue>
</operation>

<operation id="1204" st_id="114" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="12" op_0_bw="16">
<![CDATA[
.split17:350 %weights_1_V_load_32 = load i16 %weights_1_V_addr_33

]]></Node>
<StgValue><ssdm name="weights_1_V_load_32"/></StgValue>
</operation>

<operation id="1205" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="16">
<![CDATA[
.split17:356 %weights_1_V_load_33 = load i16 %weights_1_V_addr_34

]]></Node>
<StgValue><ssdm name="weights_1_V_load_33"/></StgValue>
</operation>

<operation id="1206" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="16">
<![CDATA[
.split17:362 %weights_1_V_load_34 = load i16 %weights_1_V_addr_35

]]></Node>
<StgValue><ssdm name="weights_1_V_load_34"/></StgValue>
</operation>

<operation id="1207" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="16">
<![CDATA[
.split17:368 %weights_1_V_load_35 = load i16 %weights_1_V_addr_36

]]></Node>
<StgValue><ssdm name="weights_1_V_load_35"/></StgValue>
</operation>

<operation id="1208" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="16">
<![CDATA[
.split17:374 %weights_1_V_load_36 = load i16 %weights_1_V_addr_37

]]></Node>
<StgValue><ssdm name="weights_1_V_load_36"/></StgValue>
</operation>

<operation id="1209" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="16">
<![CDATA[
.split17:380 %weights_1_V_load_37 = load i16 %weights_1_V_addr_38

]]></Node>
<StgValue><ssdm name="weights_1_V_load_37"/></StgValue>
</operation>

<operation id="1210" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="16">
<![CDATA[
.split17:386 %weights_1_V_load_38 = load i16 %weights_1_V_addr_39

]]></Node>
<StgValue><ssdm name="weights_1_V_load_38"/></StgValue>
</operation>

<operation id="1211" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="16">
<![CDATA[
.split17:392 %weights_1_V_load_39 = load i16 %weights_1_V_addr_40

]]></Node>
<StgValue><ssdm name="weights_1_V_load_39"/></StgValue>
</operation>

<operation id="1212" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="16">
<![CDATA[
.split17:398 %weights_1_V_load_40 = load i16 %weights_1_V_addr_41

]]></Node>
<StgValue><ssdm name="weights_1_V_load_40"/></StgValue>
</operation>

<operation id="1213" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="16">
<![CDATA[
.split17:404 %weights_1_V_load_41 = load i16 %weights_1_V_addr_42

]]></Node>
<StgValue><ssdm name="weights_1_V_load_41"/></StgValue>
</operation>

<operation id="1214" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="16">
<![CDATA[
.split17:410 %weights_1_V_load_42 = load i16 %weights_1_V_addr_43

]]></Node>
<StgValue><ssdm name="weights_1_V_load_42"/></StgValue>
</operation>

<operation id="1215" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="16">
<![CDATA[
.split17:416 %weights_1_V_load_43 = load i16 %weights_1_V_addr_44

]]></Node>
<StgValue><ssdm name="weights_1_V_load_43"/></StgValue>
</operation>

<operation id="1216" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="16">
<![CDATA[
.split17:422 %weights_1_V_load_44 = load i16 %weights_1_V_addr_45

]]></Node>
<StgValue><ssdm name="weights_1_V_load_44"/></StgValue>
</operation>

<operation id="1217" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="16">
<![CDATA[
.split17:428 %weights_1_V_load_45 = load i16 %weights_1_V_addr_46

]]></Node>
<StgValue><ssdm name="weights_1_V_load_45"/></StgValue>
</operation>

<operation id="1218" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="16">
<![CDATA[
.split17:434 %weights_1_V_load_46 = load i16 %weights_1_V_addr_47

]]></Node>
<StgValue><ssdm name="weights_1_V_load_46"/></StgValue>
</operation>

<operation id="1219" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="16">
<![CDATA[
.split17:440 %weights_1_V_load_47 = load i16 %weights_1_V_addr_48

]]></Node>
<StgValue><ssdm name="weights_1_V_load_47"/></StgValue>
</operation>

<operation id="1220" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="16">
<![CDATA[
.split17:446 %weights_1_V_load_48 = load i16 %weights_1_V_addr_49

]]></Node>
<StgValue><ssdm name="weights_1_V_load_48"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1221" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:122 %add_ln1118_24 = add i16 %zext_ln1118, i16 38976

]]></Node>
<StgValue><ssdm name="add_ln1118_24"/></StgValue>
</operation>

<operation id="1222" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="16">
<![CDATA[
.split17:123 %zext_ln1118_25 = zext i16 %add_ln1118_24

]]></Node>
<StgValue><ssdm name="zext_ln1118_25"/></StgValue>
</operation>

<operation id="1223" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:124 %weights_1_V_addr_50 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_25

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_50"/></StgValue>
</operation>

<operation id="1224" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:125 %tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 305, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1225" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:126 %weights_1_V_addr_51 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_51"/></StgValue>
</operation>

<operation id="1226" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:127 %add_ln1118_25 = add i16 %zext_ln1118, i16 39104

]]></Node>
<StgValue><ssdm name="add_ln1118_25"/></StgValue>
</operation>

<operation id="1227" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="16">
<![CDATA[
.split17:128 %zext_ln1118_26 = zext i16 %add_ln1118_25

]]></Node>
<StgValue><ssdm name="zext_ln1118_26"/></StgValue>
</operation>

<operation id="1228" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:129 %weights_1_V_addr_52 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_26

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_52"/></StgValue>
</operation>

<operation id="1229" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:130 %tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 306, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1230" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:131 %weights_1_V_addr_53 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_53"/></StgValue>
</operation>

<operation id="1231" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:132 %add_ln1118_26 = add i16 %zext_ln1118, i16 39232

]]></Node>
<StgValue><ssdm name="add_ln1118_26"/></StgValue>
</operation>

<operation id="1232" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="16">
<![CDATA[
.split17:133 %zext_ln1118_27 = zext i16 %add_ln1118_26

]]></Node>
<StgValue><ssdm name="zext_ln1118_27"/></StgValue>
</operation>

<operation id="1233" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:134 %weights_1_V_addr_54 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_27

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_54"/></StgValue>
</operation>

<operation id="1234" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:135 %tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 307, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1235" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:136 %weights_1_V_addr_55 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_55"/></StgValue>
</operation>

<operation id="1236" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:137 %add_ln1118_27 = add i16 %zext_ln1118, i16 39360

]]></Node>
<StgValue><ssdm name="add_ln1118_27"/></StgValue>
</operation>

<operation id="1237" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="16">
<![CDATA[
.split17:138 %zext_ln1118_28 = zext i16 %add_ln1118_27

]]></Node>
<StgValue><ssdm name="zext_ln1118_28"/></StgValue>
</operation>

<operation id="1238" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:139 %weights_1_V_addr_56 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_28

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_56"/></StgValue>
</operation>

<operation id="1239" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:140 %tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 308, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1240" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:141 %weights_1_V_addr_57 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_57"/></StgValue>
</operation>

<operation id="1241" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:142 %add_ln1118_28 = add i16 %zext_ln1118, i16 39488

]]></Node>
<StgValue><ssdm name="add_ln1118_28"/></StgValue>
</operation>

<operation id="1242" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="16">
<![CDATA[
.split17:143 %zext_ln1118_29 = zext i16 %add_ln1118_28

]]></Node>
<StgValue><ssdm name="zext_ln1118_29"/></StgValue>
</operation>

<operation id="1243" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:144 %weights_1_V_addr_58 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_29

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_58"/></StgValue>
</operation>

<operation id="1244" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:145 %tmp_32 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 309, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1245" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:146 %weights_1_V_addr_59 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_59"/></StgValue>
</operation>

<operation id="1246" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:147 %add_ln1118_29 = add i16 %zext_ln1118, i16 39616

]]></Node>
<StgValue><ssdm name="add_ln1118_29"/></StgValue>
</operation>

<operation id="1247" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="16">
<![CDATA[
.split17:148 %zext_ln1118_30 = zext i16 %add_ln1118_29

]]></Node>
<StgValue><ssdm name="zext_ln1118_30"/></StgValue>
</operation>

<operation id="1248" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:149 %weights_1_V_addr_60 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_30

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_60"/></StgValue>
</operation>

<operation id="1249" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:150 %tmp_33 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 310, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1250" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:151 %weights_1_V_addr_61 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_61"/></StgValue>
</operation>

<operation id="1251" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:152 %add_ln1118_30 = add i16 %zext_ln1118, i16 39744

]]></Node>
<StgValue><ssdm name="add_ln1118_30"/></StgValue>
</operation>

<operation id="1252" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="64" op_0_bw="16">
<![CDATA[
.split17:153 %zext_ln1118_31 = zext i16 %add_ln1118_30

]]></Node>
<StgValue><ssdm name="zext_ln1118_31"/></StgValue>
</operation>

<operation id="1253" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:154 %weights_1_V_addr_62 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_31

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_62"/></StgValue>
</operation>

<operation id="1254" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:155 %tmp_34 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 311, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1255" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:156 %weights_1_V_addr_63 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_34

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_63"/></StgValue>
</operation>

<operation id="1256" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split17:157 %add_ln1118_31 = add i16 %zext_ln1118, i16 39872

]]></Node>
<StgValue><ssdm name="add_ln1118_31"/></StgValue>
</operation>

<operation id="1257" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="16">
<![CDATA[
.split17:158 %zext_ln1118_32 = zext i16 %add_ln1118_31

]]></Node>
<StgValue><ssdm name="zext_ln1118_32"/></StgValue>
</operation>

<operation id="1258" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:159 %weights_1_V_addr_64 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_32

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_64"/></StgValue>
</operation>

<operation id="1259" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split17:160 %tmp_35 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 312, i7 %k_1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1260" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:161 %weights_1_V_addr_65 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_35

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_65"/></StgValue>
</operation>

<operation id="1261" st_id="115" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:167 %mul_ln1192 = mul i20 %sext_ln1192_128, i20 %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="1262" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:168 %shl_ln1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %buffer_2_V_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="1263" st_id="115" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:169 %add_ln1192 = add i20 %shl_ln1, i20 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1264" st_id="115" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:172 %mul_ln1192_1 = mul i20 %sext_ln1192_129, i20 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1265" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="20" op_0_bw="12">
<![CDATA[
.split17:177 %sext_ln1192_130 = sext i12 %weights_1_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_130"/></StgValue>
</operation>

<operation id="1266" st_id="115" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:178 %mul_ln1192_2 = mul i20 %sext_ln1192_130, i20 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1267" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="16">
<![CDATA[
.split17:356 %weights_1_V_load_33 = load i16 %weights_1_V_addr_34

]]></Node>
<StgValue><ssdm name="weights_1_V_load_33"/></StgValue>
</operation>

<operation id="1268" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="12" op_0_bw="16">
<![CDATA[
.split17:362 %weights_1_V_load_34 = load i16 %weights_1_V_addr_35

]]></Node>
<StgValue><ssdm name="weights_1_V_load_34"/></StgValue>
</operation>

<operation id="1269" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="16">
<![CDATA[
.split17:368 %weights_1_V_load_35 = load i16 %weights_1_V_addr_36

]]></Node>
<StgValue><ssdm name="weights_1_V_load_35"/></StgValue>
</operation>

<operation id="1270" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="16">
<![CDATA[
.split17:374 %weights_1_V_load_36 = load i16 %weights_1_V_addr_37

]]></Node>
<StgValue><ssdm name="weights_1_V_load_36"/></StgValue>
</operation>

<operation id="1271" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="16">
<![CDATA[
.split17:380 %weights_1_V_load_37 = load i16 %weights_1_V_addr_38

]]></Node>
<StgValue><ssdm name="weights_1_V_load_37"/></StgValue>
</operation>

<operation id="1272" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="16">
<![CDATA[
.split17:386 %weights_1_V_load_38 = load i16 %weights_1_V_addr_39

]]></Node>
<StgValue><ssdm name="weights_1_V_load_38"/></StgValue>
</operation>

<operation id="1273" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="16">
<![CDATA[
.split17:392 %weights_1_V_load_39 = load i16 %weights_1_V_addr_40

]]></Node>
<StgValue><ssdm name="weights_1_V_load_39"/></StgValue>
</operation>

<operation id="1274" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="12" op_0_bw="16">
<![CDATA[
.split17:398 %weights_1_V_load_40 = load i16 %weights_1_V_addr_41

]]></Node>
<StgValue><ssdm name="weights_1_V_load_40"/></StgValue>
</operation>

<operation id="1275" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="12" op_0_bw="16">
<![CDATA[
.split17:404 %weights_1_V_load_41 = load i16 %weights_1_V_addr_42

]]></Node>
<StgValue><ssdm name="weights_1_V_load_41"/></StgValue>
</operation>

<operation id="1276" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="16">
<![CDATA[
.split17:410 %weights_1_V_load_42 = load i16 %weights_1_V_addr_43

]]></Node>
<StgValue><ssdm name="weights_1_V_load_42"/></StgValue>
</operation>

<operation id="1277" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="16">
<![CDATA[
.split17:416 %weights_1_V_load_43 = load i16 %weights_1_V_addr_44

]]></Node>
<StgValue><ssdm name="weights_1_V_load_43"/></StgValue>
</operation>

<operation id="1278" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="16">
<![CDATA[
.split17:422 %weights_1_V_load_44 = load i16 %weights_1_V_addr_45

]]></Node>
<StgValue><ssdm name="weights_1_V_load_44"/></StgValue>
</operation>

<operation id="1279" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="16">
<![CDATA[
.split17:428 %weights_1_V_load_45 = load i16 %weights_1_V_addr_46

]]></Node>
<StgValue><ssdm name="weights_1_V_load_45"/></StgValue>
</operation>

<operation id="1280" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="16">
<![CDATA[
.split17:434 %weights_1_V_load_46 = load i16 %weights_1_V_addr_47

]]></Node>
<StgValue><ssdm name="weights_1_V_load_46"/></StgValue>
</operation>

<operation id="1281" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="12" op_0_bw="16">
<![CDATA[
.split17:440 %weights_1_V_load_47 = load i16 %weights_1_V_addr_48

]]></Node>
<StgValue><ssdm name="weights_1_V_load_47"/></StgValue>
</operation>

<operation id="1282" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="16">
<![CDATA[
.split17:446 %weights_1_V_load_48 = load i16 %weights_1_V_addr_49

]]></Node>
<StgValue><ssdm name="weights_1_V_load_48"/></StgValue>
</operation>

<operation id="1283" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="16">
<![CDATA[
.split17:452 %weights_1_V_load_49 = load i16 %weights_1_V_addr_50

]]></Node>
<StgValue><ssdm name="weights_1_V_load_49"/></StgValue>
</operation>

<operation id="1284" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="16">
<![CDATA[
.split17:458 %weights_1_V_load_50 = load i16 %weights_1_V_addr_51

]]></Node>
<StgValue><ssdm name="weights_1_V_load_50"/></StgValue>
</operation>

<operation id="1285" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="16">
<![CDATA[
.split17:464 %weights_1_V_load_51 = load i16 %weights_1_V_addr_52

]]></Node>
<StgValue><ssdm name="weights_1_V_load_51"/></StgValue>
</operation>

<operation id="1286" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="16">
<![CDATA[
.split17:470 %weights_1_V_load_52 = load i16 %weights_1_V_addr_53

]]></Node>
<StgValue><ssdm name="weights_1_V_load_52"/></StgValue>
</operation>

<operation id="1287" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="16">
<![CDATA[
.split17:476 %weights_1_V_load_53 = load i16 %weights_1_V_addr_54

]]></Node>
<StgValue><ssdm name="weights_1_V_load_53"/></StgValue>
</operation>

<operation id="1288" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="16">
<![CDATA[
.split17:482 %weights_1_V_load_54 = load i16 %weights_1_V_addr_55

]]></Node>
<StgValue><ssdm name="weights_1_V_load_54"/></StgValue>
</operation>

<operation id="1289" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="16">
<![CDATA[
.split17:488 %weights_1_V_load_55 = load i16 %weights_1_V_addr_56

]]></Node>
<StgValue><ssdm name="weights_1_V_load_55"/></StgValue>
</operation>

<operation id="1290" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="16">
<![CDATA[
.split17:494 %weights_1_V_load_56 = load i16 %weights_1_V_addr_57

]]></Node>
<StgValue><ssdm name="weights_1_V_load_56"/></StgValue>
</operation>

<operation id="1291" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="16">
<![CDATA[
.split17:500 %weights_1_V_load_57 = load i16 %weights_1_V_addr_58

]]></Node>
<StgValue><ssdm name="weights_1_V_load_57"/></StgValue>
</operation>

<operation id="1292" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="16">
<![CDATA[
.split17:506 %weights_1_V_load_58 = load i16 %weights_1_V_addr_59

]]></Node>
<StgValue><ssdm name="weights_1_V_load_58"/></StgValue>
</operation>

<operation id="1293" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="16">
<![CDATA[
.split17:512 %weights_1_V_load_59 = load i16 %weights_1_V_addr_60

]]></Node>
<StgValue><ssdm name="weights_1_V_load_59"/></StgValue>
</operation>

<operation id="1294" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="16">
<![CDATA[
.split17:518 %weights_1_V_load_60 = load i16 %weights_1_V_addr_61

]]></Node>
<StgValue><ssdm name="weights_1_V_load_60"/></StgValue>
</operation>

<operation id="1295" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="16">
<![CDATA[
.split17:524 %weights_1_V_load_61 = load i16 %weights_1_V_addr_62

]]></Node>
<StgValue><ssdm name="weights_1_V_load_61"/></StgValue>
</operation>

<operation id="1296" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="16">
<![CDATA[
.split17:530 %weights_1_V_load_62 = load i16 %weights_1_V_addr_63

]]></Node>
<StgValue><ssdm name="weights_1_V_load_62"/></StgValue>
</operation>

<operation id="1297" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="16">
<![CDATA[
.split17:536 %weights_1_V_load_63 = load i16 %weights_1_V_addr_64

]]></Node>
<StgValue><ssdm name="weights_1_V_load_63"/></StgValue>
</operation>

<operation id="1298" st_id="115" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="16">
<![CDATA[
.split17:542 %weights_1_V_load_64 = load i16 %weights_1_V_addr_65

]]></Node>
<StgValue><ssdm name="weights_1_V_load_64"/></StgValue>
</operation>

<operation id="1299" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split17:550 %xor_ln84 = xor i7 %k_1, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln84"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1300" st_id="116" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:169 %add_ln1192 = add i20 %shl_ln1, i20 %mul_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="1301" st_id="116" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:172 %mul_ln1192_1 = mul i20 %sext_ln1192_129, i20 %sext_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="1302" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:173 %tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1303" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:174 %shl_ln728_1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_36, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="1304" st_id="116" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:175 %add_ln1192_1 = add i20 %shl_ln728_1, i20 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1305" st_id="116" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:178 %mul_ln1192_2 = mul i20 %sext_ln1192_130, i20 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1306" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="20" op_0_bw="12">
<![CDATA[
.split17:183 %sext_ln1192_131 = sext i12 %weights_1_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_131"/></StgValue>
</operation>

<operation id="1307" st_id="116" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:184 %mul_ln1192_3 = mul i20 %sext_ln1192_131, i20 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1308" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="16">
<![CDATA[
.split17:452 %weights_1_V_load_49 = load i16 %weights_1_V_addr_50

]]></Node>
<StgValue><ssdm name="weights_1_V_load_49"/></StgValue>
</operation>

<operation id="1309" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="16">
<![CDATA[
.split17:458 %weights_1_V_load_50 = load i16 %weights_1_V_addr_51

]]></Node>
<StgValue><ssdm name="weights_1_V_load_50"/></StgValue>
</operation>

<operation id="1310" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="16">
<![CDATA[
.split17:464 %weights_1_V_load_51 = load i16 %weights_1_V_addr_52

]]></Node>
<StgValue><ssdm name="weights_1_V_load_51"/></StgValue>
</operation>

<operation id="1311" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="16">
<![CDATA[
.split17:470 %weights_1_V_load_52 = load i16 %weights_1_V_addr_53

]]></Node>
<StgValue><ssdm name="weights_1_V_load_52"/></StgValue>
</operation>

<operation id="1312" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="16">
<![CDATA[
.split17:476 %weights_1_V_load_53 = load i16 %weights_1_V_addr_54

]]></Node>
<StgValue><ssdm name="weights_1_V_load_53"/></StgValue>
</operation>

<operation id="1313" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="16">
<![CDATA[
.split17:482 %weights_1_V_load_54 = load i16 %weights_1_V_addr_55

]]></Node>
<StgValue><ssdm name="weights_1_V_load_54"/></StgValue>
</operation>

<operation id="1314" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="16">
<![CDATA[
.split17:488 %weights_1_V_load_55 = load i16 %weights_1_V_addr_56

]]></Node>
<StgValue><ssdm name="weights_1_V_load_55"/></StgValue>
</operation>

<operation id="1315" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="12" op_0_bw="16">
<![CDATA[
.split17:494 %weights_1_V_load_56 = load i16 %weights_1_V_addr_57

]]></Node>
<StgValue><ssdm name="weights_1_V_load_56"/></StgValue>
</operation>

<operation id="1316" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="16">
<![CDATA[
.split17:500 %weights_1_V_load_57 = load i16 %weights_1_V_addr_58

]]></Node>
<StgValue><ssdm name="weights_1_V_load_57"/></StgValue>
</operation>

<operation id="1317" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="16">
<![CDATA[
.split17:506 %weights_1_V_load_58 = load i16 %weights_1_V_addr_59

]]></Node>
<StgValue><ssdm name="weights_1_V_load_58"/></StgValue>
</operation>

<operation id="1318" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="16">
<![CDATA[
.split17:512 %weights_1_V_load_59 = load i16 %weights_1_V_addr_60

]]></Node>
<StgValue><ssdm name="weights_1_V_load_59"/></StgValue>
</operation>

<operation id="1319" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="16">
<![CDATA[
.split17:518 %weights_1_V_load_60 = load i16 %weights_1_V_addr_61

]]></Node>
<StgValue><ssdm name="weights_1_V_load_60"/></StgValue>
</operation>

<operation id="1320" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="16">
<![CDATA[
.split17:524 %weights_1_V_load_61 = load i16 %weights_1_V_addr_62

]]></Node>
<StgValue><ssdm name="weights_1_V_load_61"/></StgValue>
</operation>

<operation id="1321" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="16">
<![CDATA[
.split17:530 %weights_1_V_load_62 = load i16 %weights_1_V_addr_63

]]></Node>
<StgValue><ssdm name="weights_1_V_load_62"/></StgValue>
</operation>

<operation id="1322" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="16">
<![CDATA[
.split17:536 %weights_1_V_load_63 = load i16 %weights_1_V_addr_64

]]></Node>
<StgValue><ssdm name="weights_1_V_load_63"/></StgValue>
</operation>

<operation id="1323" st_id="116" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="16">
<![CDATA[
.split17:542 %weights_1_V_load_64 = load i16 %weights_1_V_addr_65

]]></Node>
<StgValue><ssdm name="weights_1_V_load_64"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1324" st_id="117" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:175 %add_ln1192_1 = add i20 %shl_ln728_1, i20 %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="1325" st_id="117" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:178 %mul_ln1192_2 = mul i20 %sext_ln1192_130, i20 %sext_ln1192_2

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="1326" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:179 %tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_1, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1327" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:180 %shl_ln728_2 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_37, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_2"/></StgValue>
</operation>

<operation id="1328" st_id="117" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:181 %add_ln1192_2 = add i20 %shl_ln728_2, i20 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1329" st_id="117" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:184 %mul_ln1192_3 = mul i20 %sext_ln1192_131, i20 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1330" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="12">
<![CDATA[
.split17:189 %sext_ln1192_132 = sext i12 %weights_1_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_132"/></StgValue>
</operation>

<operation id="1331" st_id="117" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:190 %mul_ln1192_4 = mul i20 %sext_ln1192_132, i20 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1332" st_id="118" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:181 %add_ln1192_2 = add i20 %shl_ln728_2, i20 %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="1333" st_id="118" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:184 %mul_ln1192_3 = mul i20 %sext_ln1192_131, i20 %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="1334" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:185 %tmp_38 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_2, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1335" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:186 %shl_ln728_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_38, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_3"/></StgValue>
</operation>

<operation id="1336" st_id="118" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:187 %add_ln1192_3 = add i20 %shl_ln728_3, i20 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1337" st_id="118" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:190 %mul_ln1192_4 = mul i20 %sext_ln1192_132, i20 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="1338" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="20" op_0_bw="12">
<![CDATA[
.split17:195 %sext_ln1192_133 = sext i12 %weights_1_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_133"/></StgValue>
</operation>

<operation id="1339" st_id="118" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:196 %mul_ln1192_5 = mul i20 %sext_ln1192_133, i20 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1340" st_id="119" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:187 %add_ln1192_3 = add i20 %shl_ln728_3, i20 %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="1341" st_id="119" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:190 %mul_ln1192_4 = mul i20 %sext_ln1192_132, i20 %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="1342" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:191 %tmp_39 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_3, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1343" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:192 %shl_ln728_4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_4"/></StgValue>
</operation>

<operation id="1344" st_id="119" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:193 %add_ln1192_4 = add i20 %shl_ln728_4, i20 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1345" st_id="119" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:196 %mul_ln1192_5 = mul i20 %sext_ln1192_133, i20 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="1346" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="20" op_0_bw="12">
<![CDATA[
.split17:201 %sext_ln1192_134 = sext i12 %weights_1_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_134"/></StgValue>
</operation>

<operation id="1347" st_id="119" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:202 %mul_ln1192_6 = mul i20 %sext_ln1192_134, i20 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1348" st_id="120" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:193 %add_ln1192_4 = add i20 %shl_ln728_4, i20 %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="add_ln1192_4"/></StgValue>
</operation>

<operation id="1349" st_id="120" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:196 %mul_ln1192_5 = mul i20 %sext_ln1192_133, i20 %sext_ln1192_5

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="1350" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:197 %tmp_40 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_4, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1351" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:198 %shl_ln728_5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_40, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_5"/></StgValue>
</operation>

<operation id="1352" st_id="120" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:199 %add_ln1192_5 = add i20 %shl_ln728_5, i20 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1353" st_id="120" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:202 %mul_ln1192_6 = mul i20 %sext_ln1192_134, i20 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="1354" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="20" op_0_bw="12">
<![CDATA[
.split17:207 %sext_ln1192_135 = sext i12 %weights_1_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_135"/></StgValue>
</operation>

<operation id="1355" st_id="120" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:208 %mul_ln1192_7 = mul i20 %sext_ln1192_135, i20 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1356" st_id="121" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:199 %add_ln1192_5 = add i20 %shl_ln728_5, i20 %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="add_ln1192_5"/></StgValue>
</operation>

<operation id="1357" st_id="121" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:202 %mul_ln1192_6 = mul i20 %sext_ln1192_134, i20 %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="1358" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:203 %tmp_41 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_5, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1359" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:204 %shl_ln728_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_41, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_6"/></StgValue>
</operation>

<operation id="1360" st_id="121" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:205 %add_ln1192_6 = add i20 %shl_ln728_6, i20 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1361" st_id="121" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:208 %mul_ln1192_7 = mul i20 %sext_ln1192_135, i20 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="1362" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="20" op_0_bw="12">
<![CDATA[
.split17:213 %sext_ln1192_136 = sext i12 %weights_1_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_136"/></StgValue>
</operation>

<operation id="1363" st_id="121" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:214 %mul_ln1192_8 = mul i20 %sext_ln1192_136, i20 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1364" st_id="122" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:205 %add_ln1192_6 = add i20 %shl_ln728_6, i20 %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="add_ln1192_6"/></StgValue>
</operation>

<operation id="1365" st_id="122" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:208 %mul_ln1192_7 = mul i20 %sext_ln1192_135, i20 %sext_ln1192_7

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="1366" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:209 %tmp_42 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_6, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1367" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:210 %shl_ln728_7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_42, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_7"/></StgValue>
</operation>

<operation id="1368" st_id="122" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:211 %add_ln1192_7 = add i20 %shl_ln728_7, i20 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1369" st_id="122" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:214 %mul_ln1192_8 = mul i20 %sext_ln1192_136, i20 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="1370" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="20" op_0_bw="12">
<![CDATA[
.split17:219 %sext_ln1192_137 = sext i12 %weights_1_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_137"/></StgValue>
</operation>

<operation id="1371" st_id="122" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:220 %mul_ln1192_9 = mul i20 %sext_ln1192_137, i20 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1372" st_id="123" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:211 %add_ln1192_7 = add i20 %shl_ln728_7, i20 %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="add_ln1192_7"/></StgValue>
</operation>

<operation id="1373" st_id="123" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:214 %mul_ln1192_8 = mul i20 %sext_ln1192_136, i20 %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="mul_ln1192_8"/></StgValue>
</operation>

<operation id="1374" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:215 %tmp_43 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_7, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1375" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:216 %shl_ln728_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_43, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_8"/></StgValue>
</operation>

<operation id="1376" st_id="123" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:217 %add_ln1192_8 = add i20 %shl_ln728_8, i20 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1377" st_id="123" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:220 %mul_ln1192_9 = mul i20 %sext_ln1192_137, i20 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="1378" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="20" op_0_bw="12">
<![CDATA[
.split17:225 %sext_ln1192_138 = sext i12 %weights_1_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_138"/></StgValue>
</operation>

<operation id="1379" st_id="123" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:226 %mul_ln1192_10 = mul i20 %sext_ln1192_138, i20 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1380" st_id="124" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:217 %add_ln1192_8 = add i20 %shl_ln728_8, i20 %mul_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_8"/></StgValue>
</operation>

<operation id="1381" st_id="124" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:220 %mul_ln1192_9 = mul i20 %sext_ln1192_137, i20 %sext_ln1192_9

]]></Node>
<StgValue><ssdm name="mul_ln1192_9"/></StgValue>
</operation>

<operation id="1382" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:221 %tmp_44 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_8, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1383" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:222 %shl_ln728_9 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_44, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_9"/></StgValue>
</operation>

<operation id="1384" st_id="124" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:223 %add_ln1192_9 = add i20 %shl_ln728_9, i20 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="1385" st_id="124" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:226 %mul_ln1192_10 = mul i20 %sext_ln1192_138, i20 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="1386" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="20" op_0_bw="12">
<![CDATA[
.split17:231 %sext_ln1192_139 = sext i12 %weights_1_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_139"/></StgValue>
</operation>

<operation id="1387" st_id="124" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:232 %mul_ln1192_11 = mul i20 %sext_ln1192_139, i20 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1388" st_id="125" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:223 %add_ln1192_9 = add i20 %shl_ln728_9, i20 %mul_ln1192_9

]]></Node>
<StgValue><ssdm name="add_ln1192_9"/></StgValue>
</operation>

<operation id="1389" st_id="125" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:226 %mul_ln1192_10 = mul i20 %sext_ln1192_138, i20 %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_10"/></StgValue>
</operation>

<operation id="1390" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:227 %tmp_45 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_9, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1391" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:228 %shl_ln728_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_45, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_s"/></StgValue>
</operation>

<operation id="1392" st_id="125" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:229 %add_ln1192_10 = add i20 %shl_ln728_s, i20 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1393" st_id="125" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:232 %mul_ln1192_11 = mul i20 %sext_ln1192_139, i20 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="1394" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="20" op_0_bw="12">
<![CDATA[
.split17:237 %sext_ln1192_140 = sext i12 %weights_1_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_140"/></StgValue>
</operation>

<operation id="1395" st_id="125" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:238 %mul_ln1192_12 = mul i20 %sext_ln1192_140, i20 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1396" st_id="126" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:229 %add_ln1192_10 = add i20 %shl_ln728_s, i20 %mul_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="1397" st_id="126" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:232 %mul_ln1192_11 = mul i20 %sext_ln1192_139, i20 %sext_ln1192_11

]]></Node>
<StgValue><ssdm name="mul_ln1192_11"/></StgValue>
</operation>

<operation id="1398" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:233 %tmp_46 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_10, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1399" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:234 %shl_ln728_10 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_46, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_10"/></StgValue>
</operation>

<operation id="1400" st_id="126" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:235 %add_ln1192_11 = add i20 %shl_ln728_10, i20 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1401" st_id="126" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:238 %mul_ln1192_12 = mul i20 %sext_ln1192_140, i20 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="1402" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="20" op_0_bw="12">
<![CDATA[
.split17:243 %sext_ln1192_141 = sext i12 %weights_1_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_141"/></StgValue>
</operation>

<operation id="1403" st_id="126" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:244 %mul_ln1192_13 = mul i20 %sext_ln1192_141, i20 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1404" st_id="127" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:235 %add_ln1192_11 = add i20 %shl_ln728_10, i20 %mul_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_11"/></StgValue>
</operation>

<operation id="1405" st_id="127" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:238 %mul_ln1192_12 = mul i20 %sext_ln1192_140, i20 %sext_ln1192_12

]]></Node>
<StgValue><ssdm name="mul_ln1192_12"/></StgValue>
</operation>

<operation id="1406" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:239 %tmp_47 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_11, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1407" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:240 %shl_ln728_11 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_47, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_11"/></StgValue>
</operation>

<operation id="1408" st_id="127" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:241 %add_ln1192_12 = add i20 %shl_ln728_11, i20 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1409" st_id="127" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:244 %mul_ln1192_13 = mul i20 %sext_ln1192_141, i20 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="1410" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="20" op_0_bw="12">
<![CDATA[
.split17:249 %sext_ln1192_142 = sext i12 %weights_1_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_142"/></StgValue>
</operation>

<operation id="1411" st_id="127" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:250 %mul_ln1192_14 = mul i20 %sext_ln1192_142, i20 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1412" st_id="128" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:241 %add_ln1192_12 = add i20 %shl_ln728_11, i20 %mul_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="1413" st_id="128" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:244 %mul_ln1192_13 = mul i20 %sext_ln1192_141, i20 %sext_ln1192_13

]]></Node>
<StgValue><ssdm name="mul_ln1192_13"/></StgValue>
</operation>

<operation id="1414" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:245 %tmp_48 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_12, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1415" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:246 %shl_ln728_12 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_48, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_12"/></StgValue>
</operation>

<operation id="1416" st_id="128" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:247 %add_ln1192_13 = add i20 %shl_ln728_12, i20 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1417" st_id="128" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:250 %mul_ln1192_14 = mul i20 %sext_ln1192_142, i20 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="1418" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="20" op_0_bw="12">
<![CDATA[
.split17:255 %sext_ln1192_143 = sext i12 %weights_1_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_143"/></StgValue>
</operation>

<operation id="1419" st_id="128" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:256 %mul_ln1192_15 = mul i20 %sext_ln1192_143, i20 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1420" st_id="129" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:247 %add_ln1192_13 = add i20 %shl_ln728_12, i20 %mul_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_13"/></StgValue>
</operation>

<operation id="1421" st_id="129" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:250 %mul_ln1192_14 = mul i20 %sext_ln1192_142, i20 %sext_ln1192_14

]]></Node>
<StgValue><ssdm name="mul_ln1192_14"/></StgValue>
</operation>

<operation id="1422" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:251 %tmp_49 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_13, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1423" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:252 %shl_ln728_13 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_49, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_13"/></StgValue>
</operation>

<operation id="1424" st_id="129" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:253 %add_ln1192_14 = add i20 %shl_ln728_13, i20 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1425" st_id="129" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:256 %mul_ln1192_15 = mul i20 %sext_ln1192_143, i20 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="1426" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="20" op_0_bw="12">
<![CDATA[
.split17:261 %sext_ln1192_144 = sext i12 %weights_1_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_144"/></StgValue>
</operation>

<operation id="1427" st_id="129" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:262 %mul_ln1192_16 = mul i20 %sext_ln1192_144, i20 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1428" st_id="130" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:253 %add_ln1192_14 = add i20 %shl_ln728_13, i20 %mul_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_14"/></StgValue>
</operation>

<operation id="1429" st_id="130" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:256 %mul_ln1192_15 = mul i20 %sext_ln1192_143, i20 %sext_ln1192_15

]]></Node>
<StgValue><ssdm name="mul_ln1192_15"/></StgValue>
</operation>

<operation id="1430" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:257 %tmp_50 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_14, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1431" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:258 %shl_ln728_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_50, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_14"/></StgValue>
</operation>

<operation id="1432" st_id="130" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:259 %add_ln1192_15 = add i20 %shl_ln728_14, i20 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1433" st_id="130" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:262 %mul_ln1192_16 = mul i20 %sext_ln1192_144, i20 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="1434" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="20" op_0_bw="12">
<![CDATA[
.split17:267 %sext_ln1192_145 = sext i12 %weights_1_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_145"/></StgValue>
</operation>

<operation id="1435" st_id="130" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:268 %mul_ln1192_17 = mul i20 %sext_ln1192_145, i20 %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1436" st_id="131" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:259 %add_ln1192_15 = add i20 %shl_ln728_14, i20 %mul_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_15"/></StgValue>
</operation>

<operation id="1437" st_id="131" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:262 %mul_ln1192_16 = mul i20 %sext_ln1192_144, i20 %sext_ln1192_16

]]></Node>
<StgValue><ssdm name="mul_ln1192_16"/></StgValue>
</operation>

<operation id="1438" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:263 %tmp_51 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_15, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1439" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:264 %shl_ln728_15 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_51, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_15"/></StgValue>
</operation>

<operation id="1440" st_id="131" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:265 %add_ln1192_16 = add i20 %shl_ln728_15, i20 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1441" st_id="131" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:268 %mul_ln1192_17 = mul i20 %sext_ln1192_145, i20 %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="1442" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="20" op_0_bw="12">
<![CDATA[
.split17:273 %sext_ln1192_146 = sext i12 %weights_1_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_146"/></StgValue>
</operation>

<operation id="1443" st_id="131" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:274 %mul_ln1192_18 = mul i20 %sext_ln1192_146, i20 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1444" st_id="132" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:265 %add_ln1192_16 = add i20 %shl_ln728_15, i20 %mul_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_16"/></StgValue>
</operation>

<operation id="1445" st_id="132" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:268 %mul_ln1192_17 = mul i20 %sext_ln1192_145, i20 %sext_ln1192_17

]]></Node>
<StgValue><ssdm name="mul_ln1192_17"/></StgValue>
</operation>

<operation id="1446" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:269 %tmp_52 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_16, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1447" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:270 %shl_ln728_16 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_52, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_16"/></StgValue>
</operation>

<operation id="1448" st_id="132" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:271 %add_ln1192_17 = add i20 %shl_ln728_16, i20 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1449" st_id="132" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:274 %mul_ln1192_18 = mul i20 %sext_ln1192_146, i20 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="1450" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="20" op_0_bw="12">
<![CDATA[
.split17:279 %sext_ln1192_147 = sext i12 %weights_1_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_147"/></StgValue>
</operation>

<operation id="1451" st_id="132" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:280 %mul_ln1192_19 = mul i20 %sext_ln1192_147, i20 %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1452" st_id="133" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:271 %add_ln1192_17 = add i20 %shl_ln728_16, i20 %mul_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_17"/></StgValue>
</operation>

<operation id="1453" st_id="133" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:274 %mul_ln1192_18 = mul i20 %sext_ln1192_146, i20 %sext_ln1192_18

]]></Node>
<StgValue><ssdm name="mul_ln1192_18"/></StgValue>
</operation>

<operation id="1454" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:275 %tmp_53 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_17, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1455" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:276 %shl_ln728_17 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_53, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_17"/></StgValue>
</operation>

<operation id="1456" st_id="133" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:277 %add_ln1192_18 = add i20 %shl_ln728_17, i20 %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1457" st_id="133" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:280 %mul_ln1192_19 = mul i20 %sext_ln1192_147, i20 %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="1458" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="20" op_0_bw="12">
<![CDATA[
.split17:285 %sext_ln1192_148 = sext i12 %weights_1_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_148"/></StgValue>
</operation>

<operation id="1459" st_id="133" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:286 %mul_ln1192_20 = mul i20 %sext_ln1192_148, i20 %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1460" st_id="134" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:277 %add_ln1192_18 = add i20 %shl_ln728_17, i20 %mul_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="1461" st_id="134" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:280 %mul_ln1192_19 = mul i20 %sext_ln1192_147, i20 %sext_ln1192_19

]]></Node>
<StgValue><ssdm name="mul_ln1192_19"/></StgValue>
</operation>

<operation id="1462" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:281 %tmp_54 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_18, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1463" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:282 %shl_ln728_18 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_54, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_18"/></StgValue>
</operation>

<operation id="1464" st_id="134" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:283 %add_ln1192_19 = add i20 %shl_ln728_18, i20 %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1465" st_id="134" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:286 %mul_ln1192_20 = mul i20 %sext_ln1192_148, i20 %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="1466" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="20" op_0_bw="12">
<![CDATA[
.split17:291 %sext_ln1192_149 = sext i12 %weights_1_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_149"/></StgValue>
</operation>

<operation id="1467" st_id="134" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:292 %mul_ln1192_21 = mul i20 %sext_ln1192_149, i20 %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1468" st_id="135" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:283 %add_ln1192_19 = add i20 %shl_ln728_18, i20 %mul_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_19"/></StgValue>
</operation>

<operation id="1469" st_id="135" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:286 %mul_ln1192_20 = mul i20 %sext_ln1192_148, i20 %sext_ln1192_20

]]></Node>
<StgValue><ssdm name="mul_ln1192_20"/></StgValue>
</operation>

<operation id="1470" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:287 %tmp_55 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_19, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1471" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:288 %shl_ln728_19 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_55, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_19"/></StgValue>
</operation>

<operation id="1472" st_id="135" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:289 %add_ln1192_20 = add i20 %shl_ln728_19, i20 %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1473" st_id="135" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:292 %mul_ln1192_21 = mul i20 %sext_ln1192_149, i20 %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="1474" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="20" op_0_bw="12">
<![CDATA[
.split17:297 %sext_ln1192_150 = sext i12 %weights_1_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_150"/></StgValue>
</operation>

<operation id="1475" st_id="135" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:298 %mul_ln1192_22 = mul i20 %sext_ln1192_150, i20 %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1476" st_id="136" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:289 %add_ln1192_20 = add i20 %shl_ln728_19, i20 %mul_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_20"/></StgValue>
</operation>

<operation id="1477" st_id="136" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:292 %mul_ln1192_21 = mul i20 %sext_ln1192_149, i20 %sext_ln1192_21

]]></Node>
<StgValue><ssdm name="mul_ln1192_21"/></StgValue>
</operation>

<operation id="1478" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:293 %tmp_56 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_20, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1479" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:294 %shl_ln728_20 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_56, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_20"/></StgValue>
</operation>

<operation id="1480" st_id="136" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:295 %add_ln1192_21 = add i20 %shl_ln728_20, i20 %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1481" st_id="136" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:298 %mul_ln1192_22 = mul i20 %sext_ln1192_150, i20 %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="1482" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="20" op_0_bw="12">
<![CDATA[
.split17:303 %sext_ln1192_151 = sext i12 %weights_1_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_151"/></StgValue>
</operation>

<operation id="1483" st_id="136" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:304 %mul_ln1192_23 = mul i20 %sext_ln1192_151, i20 %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1484" st_id="137" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:295 %add_ln1192_21 = add i20 %shl_ln728_20, i20 %mul_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_21"/></StgValue>
</operation>

<operation id="1485" st_id="137" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:298 %mul_ln1192_22 = mul i20 %sext_ln1192_150, i20 %sext_ln1192_22

]]></Node>
<StgValue><ssdm name="mul_ln1192_22"/></StgValue>
</operation>

<operation id="1486" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:299 %tmp_57 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_21, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1487" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:300 %shl_ln728_21 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_57, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_21"/></StgValue>
</operation>

<operation id="1488" st_id="137" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:301 %add_ln1192_22 = add i20 %shl_ln728_21, i20 %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1489" st_id="137" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:304 %mul_ln1192_23 = mul i20 %sext_ln1192_151, i20 %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="1490" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="20" op_0_bw="12">
<![CDATA[
.split17:309 %sext_ln1192_152 = sext i12 %weights_1_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_152"/></StgValue>
</operation>

<operation id="1491" st_id="137" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:310 %mul_ln1192_24 = mul i20 %sext_ln1192_152, i20 %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1492" st_id="138" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:301 %add_ln1192_22 = add i20 %shl_ln728_21, i20 %mul_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_22"/></StgValue>
</operation>

<operation id="1493" st_id="138" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:304 %mul_ln1192_23 = mul i20 %sext_ln1192_151, i20 %sext_ln1192_23

]]></Node>
<StgValue><ssdm name="mul_ln1192_23"/></StgValue>
</operation>

<operation id="1494" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:305 %tmp_58 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_22, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1495" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:306 %shl_ln728_22 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_58, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_22"/></StgValue>
</operation>

<operation id="1496" st_id="138" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:307 %add_ln1192_23 = add i20 %shl_ln728_22, i20 %mul_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1497" st_id="138" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:310 %mul_ln1192_24 = mul i20 %sext_ln1192_152, i20 %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="1498" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="20" op_0_bw="12">
<![CDATA[
.split17:315 %sext_ln1192_153 = sext i12 %weights_1_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_153"/></StgValue>
</operation>

<operation id="1499" st_id="138" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:316 %mul_ln1192_25 = mul i20 %sext_ln1192_153, i20 %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1500" st_id="139" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:307 %add_ln1192_23 = add i20 %shl_ln728_22, i20 %mul_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_23"/></StgValue>
</operation>

<operation id="1501" st_id="139" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:310 %mul_ln1192_24 = mul i20 %sext_ln1192_152, i20 %sext_ln1192_24

]]></Node>
<StgValue><ssdm name="mul_ln1192_24"/></StgValue>
</operation>

<operation id="1502" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:311 %tmp_59 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_23, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1503" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:312 %shl_ln728_23 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_59, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_23"/></StgValue>
</operation>

<operation id="1504" st_id="139" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:313 %add_ln1192_24 = add i20 %shl_ln728_23, i20 %mul_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1505" st_id="139" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:316 %mul_ln1192_25 = mul i20 %sext_ln1192_153, i20 %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="1506" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="20" op_0_bw="12">
<![CDATA[
.split17:321 %sext_ln1192_154 = sext i12 %weights_1_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_154"/></StgValue>
</operation>

<operation id="1507" st_id="139" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:322 %mul_ln1192_26 = mul i20 %sext_ln1192_154, i20 %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1508" st_id="140" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:313 %add_ln1192_24 = add i20 %shl_ln728_23, i20 %mul_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_24"/></StgValue>
</operation>

<operation id="1509" st_id="140" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:316 %mul_ln1192_25 = mul i20 %sext_ln1192_153, i20 %sext_ln1192_25

]]></Node>
<StgValue><ssdm name="mul_ln1192_25"/></StgValue>
</operation>

<operation id="1510" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:317 %tmp_60 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_24, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1511" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:318 %shl_ln728_24 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_60, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_24"/></StgValue>
</operation>

<operation id="1512" st_id="140" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:319 %add_ln1192_25 = add i20 %shl_ln728_24, i20 %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1513" st_id="140" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:322 %mul_ln1192_26 = mul i20 %sext_ln1192_154, i20 %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="1514" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="20" op_0_bw="12">
<![CDATA[
.split17:327 %sext_ln1192_155 = sext i12 %weights_1_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_155"/></StgValue>
</operation>

<operation id="1515" st_id="140" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:328 %mul_ln1192_27 = mul i20 %sext_ln1192_155, i20 %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1516" st_id="141" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:319 %add_ln1192_25 = add i20 %shl_ln728_24, i20 %mul_ln1192_25

]]></Node>
<StgValue><ssdm name="add_ln1192_25"/></StgValue>
</operation>

<operation id="1517" st_id="141" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:322 %mul_ln1192_26 = mul i20 %sext_ln1192_154, i20 %sext_ln1192_26

]]></Node>
<StgValue><ssdm name="mul_ln1192_26"/></StgValue>
</operation>

<operation id="1518" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:323 %tmp_61 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_25, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1519" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:324 %shl_ln728_25 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_61, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_25"/></StgValue>
</operation>

<operation id="1520" st_id="141" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:325 %add_ln1192_26 = add i20 %shl_ln728_25, i20 %mul_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1521" st_id="141" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:328 %mul_ln1192_27 = mul i20 %sext_ln1192_155, i20 %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="1522" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="20" op_0_bw="12">
<![CDATA[
.split17:333 %sext_ln1192_156 = sext i12 %weights_1_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_156"/></StgValue>
</operation>

<operation id="1523" st_id="141" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:334 %mul_ln1192_28 = mul i20 %sext_ln1192_156, i20 %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1524" st_id="142" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:325 %add_ln1192_26 = add i20 %shl_ln728_25, i20 %mul_ln1192_26

]]></Node>
<StgValue><ssdm name="add_ln1192_26"/></StgValue>
</operation>

<operation id="1525" st_id="142" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:328 %mul_ln1192_27 = mul i20 %sext_ln1192_155, i20 %sext_ln1192_27

]]></Node>
<StgValue><ssdm name="mul_ln1192_27"/></StgValue>
</operation>

<operation id="1526" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:329 %tmp_62 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_26, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1527" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:330 %shl_ln728_26 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_62, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_26"/></StgValue>
</operation>

<operation id="1528" st_id="142" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:331 %add_ln1192_27 = add i20 %shl_ln728_26, i20 %mul_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1529" st_id="142" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:334 %mul_ln1192_28 = mul i20 %sext_ln1192_156, i20 %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="1530" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="20" op_0_bw="12">
<![CDATA[
.split17:339 %sext_ln1192_157 = sext i12 %weights_1_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_157"/></StgValue>
</operation>

<operation id="1531" st_id="142" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:340 %mul_ln1192_29 = mul i20 %sext_ln1192_157, i20 %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1532" st_id="143" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:331 %add_ln1192_27 = add i20 %shl_ln728_26, i20 %mul_ln1192_27

]]></Node>
<StgValue><ssdm name="add_ln1192_27"/></StgValue>
</operation>

<operation id="1533" st_id="143" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:334 %mul_ln1192_28 = mul i20 %sext_ln1192_156, i20 %sext_ln1192_28

]]></Node>
<StgValue><ssdm name="mul_ln1192_28"/></StgValue>
</operation>

<operation id="1534" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:335 %tmp_63 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_27, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1535" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:336 %shl_ln728_27 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_63, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_27"/></StgValue>
</operation>

<operation id="1536" st_id="143" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:337 %add_ln1192_28 = add i20 %shl_ln728_27, i20 %mul_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1537" st_id="143" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:340 %mul_ln1192_29 = mul i20 %sext_ln1192_157, i20 %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="1538" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="20" op_0_bw="12">
<![CDATA[
.split17:345 %sext_ln1192_158 = sext i12 %weights_1_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_158"/></StgValue>
</operation>

<operation id="1539" st_id="143" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:346 %mul_ln1192_30 = mul i20 %sext_ln1192_158, i20 %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1540" st_id="144" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:337 %add_ln1192_28 = add i20 %shl_ln728_27, i20 %mul_ln1192_28

]]></Node>
<StgValue><ssdm name="add_ln1192_28"/></StgValue>
</operation>

<operation id="1541" st_id="144" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:340 %mul_ln1192_29 = mul i20 %sext_ln1192_157, i20 %sext_ln1192_29

]]></Node>
<StgValue><ssdm name="mul_ln1192_29"/></StgValue>
</operation>

<operation id="1542" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:341 %tmp_64 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_28, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1543" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:342 %shl_ln728_28 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_28"/></StgValue>
</operation>

<operation id="1544" st_id="144" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:343 %add_ln1192_29 = add i20 %shl_ln728_28, i20 %mul_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1545" st_id="144" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:346 %mul_ln1192_30 = mul i20 %sext_ln1192_158, i20 %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="1546" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="20" op_0_bw="12">
<![CDATA[
.split17:351 %sext_ln1192_159 = sext i12 %weights_1_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_159"/></StgValue>
</operation>

<operation id="1547" st_id="144" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:352 %mul_ln1192_31 = mul i20 %sext_ln1192_159, i20 %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1548" st_id="145" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:343 %add_ln1192_29 = add i20 %shl_ln728_28, i20 %mul_ln1192_29

]]></Node>
<StgValue><ssdm name="add_ln1192_29"/></StgValue>
</operation>

<operation id="1549" st_id="145" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:346 %mul_ln1192_30 = mul i20 %sext_ln1192_158, i20 %sext_ln1192_30

]]></Node>
<StgValue><ssdm name="mul_ln1192_30"/></StgValue>
</operation>

<operation id="1550" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:347 %tmp_65 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_29, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1551" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:348 %shl_ln728_29 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_65, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_29"/></StgValue>
</operation>

<operation id="1552" st_id="145" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:349 %add_ln1192_30 = add i20 %shl_ln728_29, i20 %mul_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1553" st_id="145" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:352 %mul_ln1192_31 = mul i20 %sext_ln1192_159, i20 %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="1554" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="20" op_0_bw="12">
<![CDATA[
.split17:357 %sext_ln1192_160 = sext i12 %weights_1_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_160"/></StgValue>
</operation>

<operation id="1555" st_id="145" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:358 %mul_ln1192_32 = mul i20 %sext_ln1192_160, i20 %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1556" st_id="146" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:349 %add_ln1192_30 = add i20 %shl_ln728_29, i20 %mul_ln1192_30

]]></Node>
<StgValue><ssdm name="add_ln1192_30"/></StgValue>
</operation>

<operation id="1557" st_id="146" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:352 %mul_ln1192_31 = mul i20 %sext_ln1192_159, i20 %sext_ln1192_31

]]></Node>
<StgValue><ssdm name="mul_ln1192_31"/></StgValue>
</operation>

<operation id="1558" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:353 %tmp_66 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_30, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1559" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:354 %shl_ln728_30 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_66, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_30"/></StgValue>
</operation>

<operation id="1560" st_id="146" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:355 %add_ln1192_31 = add i20 %shl_ln728_30, i20 %mul_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1561" st_id="146" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:358 %mul_ln1192_32 = mul i20 %sext_ln1192_160, i20 %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="1562" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="20" op_0_bw="12">
<![CDATA[
.split17:363 %sext_ln1192_161 = sext i12 %weights_1_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_161"/></StgValue>
</operation>

<operation id="1563" st_id="146" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:364 %mul_ln1192_33 = mul i20 %sext_ln1192_161, i20 %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1564" st_id="147" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:355 %add_ln1192_31 = add i20 %shl_ln728_30, i20 %mul_ln1192_31

]]></Node>
<StgValue><ssdm name="add_ln1192_31"/></StgValue>
</operation>

<operation id="1565" st_id="147" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:358 %mul_ln1192_32 = mul i20 %sext_ln1192_160, i20 %sext_ln1192_32

]]></Node>
<StgValue><ssdm name="mul_ln1192_32"/></StgValue>
</operation>

<operation id="1566" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:359 %tmp_67 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_31, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1567" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:360 %shl_ln728_31 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_67, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_31"/></StgValue>
</operation>

<operation id="1568" st_id="147" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:361 %add_ln1192_32 = add i20 %shl_ln728_31, i20 %mul_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1569" st_id="147" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:364 %mul_ln1192_33 = mul i20 %sext_ln1192_161, i20 %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="1570" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="20" op_0_bw="12">
<![CDATA[
.split17:369 %sext_ln1192_162 = sext i12 %weights_1_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1192_162"/></StgValue>
</operation>

<operation id="1571" st_id="147" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:370 %mul_ln1192_34 = mul i20 %sext_ln1192_162, i20 %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1572" st_id="148" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:361 %add_ln1192_32 = add i20 %shl_ln728_31, i20 %mul_ln1192_32

]]></Node>
<StgValue><ssdm name="add_ln1192_32"/></StgValue>
</operation>

<operation id="1573" st_id="148" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:364 %mul_ln1192_33 = mul i20 %sext_ln1192_161, i20 %sext_ln1192_33

]]></Node>
<StgValue><ssdm name="mul_ln1192_33"/></StgValue>
</operation>

<operation id="1574" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:365 %tmp_68 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_32, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1575" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:366 %shl_ln728_32 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_32"/></StgValue>
</operation>

<operation id="1576" st_id="148" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:367 %add_ln1192_33 = add i20 %shl_ln728_32, i20 %mul_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1577" st_id="148" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:370 %mul_ln1192_34 = mul i20 %sext_ln1192_162, i20 %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="1578" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="20" op_0_bw="12">
<![CDATA[
.split17:375 %sext_ln1192_163 = sext i12 %weights_1_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_163"/></StgValue>
</operation>

<operation id="1579" st_id="148" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:376 %mul_ln1192_35 = mul i20 %sext_ln1192_163, i20 %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1580" st_id="149" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:367 %add_ln1192_33 = add i20 %shl_ln728_32, i20 %mul_ln1192_33

]]></Node>
<StgValue><ssdm name="add_ln1192_33"/></StgValue>
</operation>

<operation id="1581" st_id="149" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:370 %mul_ln1192_34 = mul i20 %sext_ln1192_162, i20 %sext_ln1192_34

]]></Node>
<StgValue><ssdm name="mul_ln1192_34"/></StgValue>
</operation>

<operation id="1582" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:371 %tmp_69 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_33, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1583" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:372 %shl_ln728_33 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_69, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_33"/></StgValue>
</operation>

<operation id="1584" st_id="149" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:373 %add_ln1192_34 = add i20 %shl_ln728_33, i20 %mul_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1585" st_id="149" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:376 %mul_ln1192_35 = mul i20 %sext_ln1192_163, i20 %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="1586" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="20" op_0_bw="12">
<![CDATA[
.split17:381 %sext_ln1192_164 = sext i12 %weights_1_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_164"/></StgValue>
</operation>

<operation id="1587" st_id="149" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:382 %mul_ln1192_36 = mul i20 %sext_ln1192_164, i20 %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1588" st_id="150" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:373 %add_ln1192_34 = add i20 %shl_ln728_33, i20 %mul_ln1192_34

]]></Node>
<StgValue><ssdm name="add_ln1192_34"/></StgValue>
</operation>

<operation id="1589" st_id="150" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:376 %mul_ln1192_35 = mul i20 %sext_ln1192_163, i20 %sext_ln1192_35

]]></Node>
<StgValue><ssdm name="mul_ln1192_35"/></StgValue>
</operation>

<operation id="1590" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:377 %tmp_70 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_34, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1591" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:378 %shl_ln728_34 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_70, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_34"/></StgValue>
</operation>

<operation id="1592" st_id="150" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:379 %add_ln1192_35 = add i20 %shl_ln728_34, i20 %mul_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1593" st_id="150" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:382 %mul_ln1192_36 = mul i20 %sext_ln1192_164, i20 %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="1594" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="20" op_0_bw="12">
<![CDATA[
.split17:387 %sext_ln1192_165 = sext i12 %weights_1_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1192_165"/></StgValue>
</operation>

<operation id="1595" st_id="150" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:388 %mul_ln1192_37 = mul i20 %sext_ln1192_165, i20 %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1596" st_id="151" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:379 %add_ln1192_35 = add i20 %shl_ln728_34, i20 %mul_ln1192_35

]]></Node>
<StgValue><ssdm name="add_ln1192_35"/></StgValue>
</operation>

<operation id="1597" st_id="151" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:382 %mul_ln1192_36 = mul i20 %sext_ln1192_164, i20 %sext_ln1192_36

]]></Node>
<StgValue><ssdm name="mul_ln1192_36"/></StgValue>
</operation>

<operation id="1598" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:383 %tmp_71 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_35, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1599" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:384 %shl_ln728_35 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_71, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_35"/></StgValue>
</operation>

<operation id="1600" st_id="151" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:385 %add_ln1192_36 = add i20 %shl_ln728_35, i20 %mul_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1601" st_id="151" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:388 %mul_ln1192_37 = mul i20 %sext_ln1192_165, i20 %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="1602" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="20" op_0_bw="12">
<![CDATA[
.split17:393 %sext_ln1192_166 = sext i12 %weights_1_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1192_166"/></StgValue>
</operation>

<operation id="1603" st_id="151" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:394 %mul_ln1192_38 = mul i20 %sext_ln1192_166, i20 %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1604" st_id="152" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:385 %add_ln1192_36 = add i20 %shl_ln728_35, i20 %mul_ln1192_36

]]></Node>
<StgValue><ssdm name="add_ln1192_36"/></StgValue>
</operation>

<operation id="1605" st_id="152" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:388 %mul_ln1192_37 = mul i20 %sext_ln1192_165, i20 %sext_ln1192_37

]]></Node>
<StgValue><ssdm name="mul_ln1192_37"/></StgValue>
</operation>

<operation id="1606" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:389 %tmp_72 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_36, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1607" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:390 %shl_ln728_36 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_72, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_36"/></StgValue>
</operation>

<operation id="1608" st_id="152" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:391 %add_ln1192_37 = add i20 %shl_ln728_36, i20 %mul_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1609" st_id="152" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:394 %mul_ln1192_38 = mul i20 %sext_ln1192_166, i20 %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="1610" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="20" op_0_bw="12">
<![CDATA[
.split17:399 %sext_ln1192_167 = sext i12 %weights_1_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_167"/></StgValue>
</operation>

<operation id="1611" st_id="152" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:400 %mul_ln1192_39 = mul i20 %sext_ln1192_167, i20 %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1612" st_id="153" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:391 %add_ln1192_37 = add i20 %shl_ln728_36, i20 %mul_ln1192_37

]]></Node>
<StgValue><ssdm name="add_ln1192_37"/></StgValue>
</operation>

<operation id="1613" st_id="153" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:394 %mul_ln1192_38 = mul i20 %sext_ln1192_166, i20 %sext_ln1192_38

]]></Node>
<StgValue><ssdm name="mul_ln1192_38"/></StgValue>
</operation>

<operation id="1614" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:395 %tmp_73 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_37, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1615" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:396 %shl_ln728_37 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_73, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_37"/></StgValue>
</operation>

<operation id="1616" st_id="153" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:397 %add_ln1192_38 = add i20 %shl_ln728_37, i20 %mul_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1617" st_id="153" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:400 %mul_ln1192_39 = mul i20 %sext_ln1192_167, i20 %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="1618" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="20" op_0_bw="12">
<![CDATA[
.split17:405 %sext_ln1192_168 = sext i12 %weights_1_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1192_168"/></StgValue>
</operation>

<operation id="1619" st_id="153" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:406 %mul_ln1192_40 = mul i20 %sext_ln1192_168, i20 %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1620" st_id="154" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:397 %add_ln1192_38 = add i20 %shl_ln728_37, i20 %mul_ln1192_38

]]></Node>
<StgValue><ssdm name="add_ln1192_38"/></StgValue>
</operation>

<operation id="1621" st_id="154" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:400 %mul_ln1192_39 = mul i20 %sext_ln1192_167, i20 %sext_ln1192_39

]]></Node>
<StgValue><ssdm name="mul_ln1192_39"/></StgValue>
</operation>

<operation id="1622" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:401 %tmp_74 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_38, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1623" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:402 %shl_ln728_38 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_74, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_38"/></StgValue>
</operation>

<operation id="1624" st_id="154" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:403 %add_ln1192_39 = add i20 %shl_ln728_38, i20 %mul_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1625" st_id="154" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:406 %mul_ln1192_40 = mul i20 %sext_ln1192_168, i20 %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="1626" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="20" op_0_bw="12">
<![CDATA[
.split17:411 %sext_ln1192_169 = sext i12 %weights_1_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_169"/></StgValue>
</operation>

<operation id="1627" st_id="154" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:412 %mul_ln1192_41 = mul i20 %sext_ln1192_169, i20 %sext_ln1192_41

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1628" st_id="155" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:403 %add_ln1192_39 = add i20 %shl_ln728_38, i20 %mul_ln1192_39

]]></Node>
<StgValue><ssdm name="add_ln1192_39"/></StgValue>
</operation>

<operation id="1629" st_id="155" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:406 %mul_ln1192_40 = mul i20 %sext_ln1192_168, i20 %sext_ln1192_40

]]></Node>
<StgValue><ssdm name="mul_ln1192_40"/></StgValue>
</operation>

<operation id="1630" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:407 %tmp_75 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_39, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1631" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:408 %shl_ln728_39 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_75, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_39"/></StgValue>
</operation>

<operation id="1632" st_id="155" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:409 %add_ln1192_40 = add i20 %shl_ln728_39, i20 %mul_ln1192_40

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1633" st_id="155" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:412 %mul_ln1192_41 = mul i20 %sext_ln1192_169, i20 %sext_ln1192_41

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="1634" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="20" op_0_bw="12">
<![CDATA[
.split17:417 %sext_ln1192_170 = sext i12 %weights_1_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1192_170"/></StgValue>
</operation>

<operation id="1635" st_id="155" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:418 %mul_ln1192_42 = mul i20 %sext_ln1192_170, i20 %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1636" st_id="156" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:409 %add_ln1192_40 = add i20 %shl_ln728_39, i20 %mul_ln1192_40

]]></Node>
<StgValue><ssdm name="add_ln1192_40"/></StgValue>
</operation>

<operation id="1637" st_id="156" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:412 %mul_ln1192_41 = mul i20 %sext_ln1192_169, i20 %sext_ln1192_41

]]></Node>
<StgValue><ssdm name="mul_ln1192_41"/></StgValue>
</operation>

<operation id="1638" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:413 %tmp_76 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_40, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1639" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:414 %shl_ln728_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_76, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_40"/></StgValue>
</operation>

<operation id="1640" st_id="156" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:415 %add_ln1192_41 = add i20 %shl_ln728_40, i20 %mul_ln1192_41

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1641" st_id="156" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:418 %mul_ln1192_42 = mul i20 %sext_ln1192_170, i20 %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="1642" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="20" op_0_bw="12">
<![CDATA[
.split17:423 %sext_ln1192_171 = sext i12 %weights_1_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_171"/></StgValue>
</operation>

<operation id="1643" st_id="156" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:424 %mul_ln1192_43 = mul i20 %sext_ln1192_171, i20 %sext_ln1192_43

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1644" st_id="157" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:415 %add_ln1192_41 = add i20 %shl_ln728_40, i20 %mul_ln1192_41

]]></Node>
<StgValue><ssdm name="add_ln1192_41"/></StgValue>
</operation>

<operation id="1645" st_id="157" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:418 %mul_ln1192_42 = mul i20 %sext_ln1192_170, i20 %sext_ln1192_42

]]></Node>
<StgValue><ssdm name="mul_ln1192_42"/></StgValue>
</operation>

<operation id="1646" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:419 %tmp_77 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_41, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1647" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:420 %shl_ln728_41 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_77, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_41"/></StgValue>
</operation>

<operation id="1648" st_id="157" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:421 %add_ln1192_42 = add i20 %shl_ln728_41, i20 %mul_ln1192_42

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1649" st_id="157" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:424 %mul_ln1192_43 = mul i20 %sext_ln1192_171, i20 %sext_ln1192_43

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="1650" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="20" op_0_bw="12">
<![CDATA[
.split17:429 %sext_ln1192_172 = sext i12 %weights_1_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_172"/></StgValue>
</operation>

<operation id="1651" st_id="157" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:430 %mul_ln1192_44 = mul i20 %sext_ln1192_172, i20 %sext_ln1192_44

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1652" st_id="158" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:421 %add_ln1192_42 = add i20 %shl_ln728_41, i20 %mul_ln1192_42

]]></Node>
<StgValue><ssdm name="add_ln1192_42"/></StgValue>
</operation>

<operation id="1653" st_id="158" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:424 %mul_ln1192_43 = mul i20 %sext_ln1192_171, i20 %sext_ln1192_43

]]></Node>
<StgValue><ssdm name="mul_ln1192_43"/></StgValue>
</operation>

<operation id="1654" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:425 %tmp_78 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_42, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1655" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:426 %shl_ln728_42 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_78, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_42"/></StgValue>
</operation>

<operation id="1656" st_id="158" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:427 %add_ln1192_43 = add i20 %shl_ln728_42, i20 %mul_ln1192_43

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1657" st_id="158" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:430 %mul_ln1192_44 = mul i20 %sext_ln1192_172, i20 %sext_ln1192_44

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="1658" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="20" op_0_bw="12">
<![CDATA[
.split17:435 %sext_ln1192_173 = sext i12 %weights_1_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1192_173"/></StgValue>
</operation>

<operation id="1659" st_id="158" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:436 %mul_ln1192_45 = mul i20 %sext_ln1192_173, i20 %sext_ln1192_45

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1660" st_id="159" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:427 %add_ln1192_43 = add i20 %shl_ln728_42, i20 %mul_ln1192_43

]]></Node>
<StgValue><ssdm name="add_ln1192_43"/></StgValue>
</operation>

<operation id="1661" st_id="159" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:430 %mul_ln1192_44 = mul i20 %sext_ln1192_172, i20 %sext_ln1192_44

]]></Node>
<StgValue><ssdm name="mul_ln1192_44"/></StgValue>
</operation>

<operation id="1662" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:431 %tmp_79 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_43, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1663" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:432 %shl_ln728_43 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_79, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_43"/></StgValue>
</operation>

<operation id="1664" st_id="159" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:433 %add_ln1192_44 = add i20 %shl_ln728_43, i20 %mul_ln1192_44

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1665" st_id="159" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:436 %mul_ln1192_45 = mul i20 %sext_ln1192_173, i20 %sext_ln1192_45

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="1666" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="20" op_0_bw="12">
<![CDATA[
.split17:441 %sext_ln1192_174 = sext i12 %weights_1_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_174"/></StgValue>
</operation>

<operation id="1667" st_id="159" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:442 %mul_ln1192_46 = mul i20 %sext_ln1192_174, i20 %sext_ln1192_46

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1668" st_id="160" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:433 %add_ln1192_44 = add i20 %shl_ln728_43, i20 %mul_ln1192_44

]]></Node>
<StgValue><ssdm name="add_ln1192_44"/></StgValue>
</operation>

<operation id="1669" st_id="160" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:436 %mul_ln1192_45 = mul i20 %sext_ln1192_173, i20 %sext_ln1192_45

]]></Node>
<StgValue><ssdm name="mul_ln1192_45"/></StgValue>
</operation>

<operation id="1670" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:437 %tmp_80 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_44, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1671" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:438 %shl_ln728_44 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_80, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_44"/></StgValue>
</operation>

<operation id="1672" st_id="160" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:439 %add_ln1192_45 = add i20 %shl_ln728_44, i20 %mul_ln1192_45

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1673" st_id="160" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:442 %mul_ln1192_46 = mul i20 %sext_ln1192_174, i20 %sext_ln1192_46

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="1674" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="20" op_0_bw="12">
<![CDATA[
.split17:447 %sext_ln1192_175 = sext i12 %weights_1_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1192_175"/></StgValue>
</operation>

<operation id="1675" st_id="160" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:448 %mul_ln1192_47 = mul i20 %sext_ln1192_175, i20 %sext_ln1192_47

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1676" st_id="161" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:439 %add_ln1192_45 = add i20 %shl_ln728_44, i20 %mul_ln1192_45

]]></Node>
<StgValue><ssdm name="add_ln1192_45"/></StgValue>
</operation>

<operation id="1677" st_id="161" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:442 %mul_ln1192_46 = mul i20 %sext_ln1192_174, i20 %sext_ln1192_46

]]></Node>
<StgValue><ssdm name="mul_ln1192_46"/></StgValue>
</operation>

<operation id="1678" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:443 %tmp_81 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_45, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1679" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:444 %shl_ln728_45 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_81, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_45"/></StgValue>
</operation>

<operation id="1680" st_id="161" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:445 %add_ln1192_46 = add i20 %shl_ln728_45, i20 %mul_ln1192_46

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1681" st_id="161" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:448 %mul_ln1192_47 = mul i20 %sext_ln1192_175, i20 %sext_ln1192_47

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="1682" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="20" op_0_bw="12">
<![CDATA[
.split17:453 %sext_ln1192_176 = sext i12 %weights_1_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1192_176"/></StgValue>
</operation>

<operation id="1683" st_id="161" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:454 %mul_ln1192_48 = mul i20 %sext_ln1192_176, i20 %sext_ln1192_48

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1684" st_id="162" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:445 %add_ln1192_46 = add i20 %shl_ln728_45, i20 %mul_ln1192_46

]]></Node>
<StgValue><ssdm name="add_ln1192_46"/></StgValue>
</operation>

<operation id="1685" st_id="162" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:448 %mul_ln1192_47 = mul i20 %sext_ln1192_175, i20 %sext_ln1192_47

]]></Node>
<StgValue><ssdm name="mul_ln1192_47"/></StgValue>
</operation>

<operation id="1686" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:449 %tmp_82 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_46, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1687" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:450 %shl_ln728_46 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_82, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_46"/></StgValue>
</operation>

<operation id="1688" st_id="162" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:451 %add_ln1192_47 = add i20 %shl_ln728_46, i20 %mul_ln1192_47

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1689" st_id="162" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:454 %mul_ln1192_48 = mul i20 %sext_ln1192_176, i20 %sext_ln1192_48

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="1690" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="20" op_0_bw="12">
<![CDATA[
.split17:459 %sext_ln1192_177 = sext i12 %weights_1_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_177"/></StgValue>
</operation>

<operation id="1691" st_id="162" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:460 %mul_ln1192_49 = mul i20 %sext_ln1192_177, i20 %sext_ln1192_49

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1692" st_id="163" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:451 %add_ln1192_47 = add i20 %shl_ln728_46, i20 %mul_ln1192_47

]]></Node>
<StgValue><ssdm name="add_ln1192_47"/></StgValue>
</operation>

<operation id="1693" st_id="163" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:454 %mul_ln1192_48 = mul i20 %sext_ln1192_176, i20 %sext_ln1192_48

]]></Node>
<StgValue><ssdm name="mul_ln1192_48"/></StgValue>
</operation>

<operation id="1694" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:455 %tmp_83 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_47, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1695" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:456 %shl_ln728_47 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_83, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_47"/></StgValue>
</operation>

<operation id="1696" st_id="163" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:457 %add_ln1192_48 = add i20 %shl_ln728_47, i20 %mul_ln1192_48

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1697" st_id="163" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:460 %mul_ln1192_49 = mul i20 %sext_ln1192_177, i20 %sext_ln1192_49

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="1698" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="20" op_0_bw="12">
<![CDATA[
.split17:465 %sext_ln1192_178 = sext i12 %weights_1_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1192_178"/></StgValue>
</operation>

<operation id="1699" st_id="163" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:466 %mul_ln1192_50 = mul i20 %sext_ln1192_178, i20 %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1700" st_id="164" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:457 %add_ln1192_48 = add i20 %shl_ln728_47, i20 %mul_ln1192_48

]]></Node>
<StgValue><ssdm name="add_ln1192_48"/></StgValue>
</operation>

<operation id="1701" st_id="164" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:460 %mul_ln1192_49 = mul i20 %sext_ln1192_177, i20 %sext_ln1192_49

]]></Node>
<StgValue><ssdm name="mul_ln1192_49"/></StgValue>
</operation>

<operation id="1702" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:461 %tmp_84 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_48, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1703" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:462 %shl_ln728_48 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_84, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_48"/></StgValue>
</operation>

<operation id="1704" st_id="164" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:463 %add_ln1192_49 = add i20 %shl_ln728_48, i20 %mul_ln1192_49

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1705" st_id="164" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:466 %mul_ln1192_50 = mul i20 %sext_ln1192_178, i20 %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="1706" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="20" op_0_bw="12">
<![CDATA[
.split17:471 %sext_ln1192_179 = sext i12 %weights_1_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1192_179"/></StgValue>
</operation>

<operation id="1707" st_id="164" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:472 %mul_ln1192_51 = mul i20 %sext_ln1192_179, i20 %sext_ln1192_51

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1708" st_id="165" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:463 %add_ln1192_49 = add i20 %shl_ln728_48, i20 %mul_ln1192_49

]]></Node>
<StgValue><ssdm name="add_ln1192_49"/></StgValue>
</operation>

<operation id="1709" st_id="165" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:466 %mul_ln1192_50 = mul i20 %sext_ln1192_178, i20 %sext_ln1192_50

]]></Node>
<StgValue><ssdm name="mul_ln1192_50"/></StgValue>
</operation>

<operation id="1710" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:467 %tmp_85 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_49, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1711" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:468 %shl_ln728_49 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_49"/></StgValue>
</operation>

<operation id="1712" st_id="165" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:469 %add_ln1192_50 = add i20 %shl_ln728_49, i20 %mul_ln1192_50

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1713" st_id="165" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:472 %mul_ln1192_51 = mul i20 %sext_ln1192_179, i20 %sext_ln1192_51

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="1714" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="20" op_0_bw="12">
<![CDATA[
.split17:477 %sext_ln1192_180 = sext i12 %weights_1_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1192_180"/></StgValue>
</operation>

<operation id="1715" st_id="165" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:478 %mul_ln1192_52 = mul i20 %sext_ln1192_180, i20 %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1716" st_id="166" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:469 %add_ln1192_50 = add i20 %shl_ln728_49, i20 %mul_ln1192_50

]]></Node>
<StgValue><ssdm name="add_ln1192_50"/></StgValue>
</operation>

<operation id="1717" st_id="166" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:472 %mul_ln1192_51 = mul i20 %sext_ln1192_179, i20 %sext_ln1192_51

]]></Node>
<StgValue><ssdm name="mul_ln1192_51"/></StgValue>
</operation>

<operation id="1718" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:473 %tmp_86 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_50, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1719" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:474 %shl_ln728_50 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_86, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_50"/></StgValue>
</operation>

<operation id="1720" st_id="166" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:475 %add_ln1192_51 = add i20 %shl_ln728_50, i20 %mul_ln1192_51

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1721" st_id="166" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:478 %mul_ln1192_52 = mul i20 %sext_ln1192_180, i20 %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="1722" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="20" op_0_bw="12">
<![CDATA[
.split17:483 %sext_ln1192_181 = sext i12 %weights_1_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1192_181"/></StgValue>
</operation>

<operation id="1723" st_id="166" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:484 %mul_ln1192_53 = mul i20 %sext_ln1192_181, i20 %sext_ln1192_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1724" st_id="167" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:475 %add_ln1192_51 = add i20 %shl_ln728_50, i20 %mul_ln1192_51

]]></Node>
<StgValue><ssdm name="add_ln1192_51"/></StgValue>
</operation>

<operation id="1725" st_id="167" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:478 %mul_ln1192_52 = mul i20 %sext_ln1192_180, i20 %sext_ln1192_52

]]></Node>
<StgValue><ssdm name="mul_ln1192_52"/></StgValue>
</operation>

<operation id="1726" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:479 %tmp_87 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_51, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1727" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:480 %shl_ln728_51 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_87, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_51"/></StgValue>
</operation>

<operation id="1728" st_id="167" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:481 %add_ln1192_52 = add i20 %shl_ln728_51, i20 %mul_ln1192_52

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1729" st_id="167" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:484 %mul_ln1192_53 = mul i20 %sext_ln1192_181, i20 %sext_ln1192_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="1730" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="20" op_0_bw="12">
<![CDATA[
.split17:489 %sext_ln1192_182 = sext i12 %weights_1_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1192_182"/></StgValue>
</operation>

<operation id="1731" st_id="167" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:490 %mul_ln1192_54 = mul i20 %sext_ln1192_182, i20 %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1732" st_id="168" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:481 %add_ln1192_52 = add i20 %shl_ln728_51, i20 %mul_ln1192_52

]]></Node>
<StgValue><ssdm name="add_ln1192_52"/></StgValue>
</operation>

<operation id="1733" st_id="168" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:484 %mul_ln1192_53 = mul i20 %sext_ln1192_181, i20 %sext_ln1192_53

]]></Node>
<StgValue><ssdm name="mul_ln1192_53"/></StgValue>
</operation>

<operation id="1734" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:485 %tmp_88 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_52, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1735" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:486 %shl_ln728_52 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_88, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_52"/></StgValue>
</operation>

<operation id="1736" st_id="168" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:487 %add_ln1192_53 = add i20 %shl_ln728_52, i20 %mul_ln1192_53

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1737" st_id="168" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:490 %mul_ln1192_54 = mul i20 %sext_ln1192_182, i20 %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="1738" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="20" op_0_bw="12">
<![CDATA[
.split17:495 %sext_ln1192_183 = sext i12 %weights_1_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1192_183"/></StgValue>
</operation>

<operation id="1739" st_id="168" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:496 %mul_ln1192_55 = mul i20 %sext_ln1192_183, i20 %sext_ln1192_55

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1740" st_id="169" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:487 %add_ln1192_53 = add i20 %shl_ln728_52, i20 %mul_ln1192_53

]]></Node>
<StgValue><ssdm name="add_ln1192_53"/></StgValue>
</operation>

<operation id="1741" st_id="169" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:490 %mul_ln1192_54 = mul i20 %sext_ln1192_182, i20 %sext_ln1192_54

]]></Node>
<StgValue><ssdm name="mul_ln1192_54"/></StgValue>
</operation>

<operation id="1742" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:491 %tmp_89 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_53, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1743" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:492 %shl_ln728_53 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_89, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_53"/></StgValue>
</operation>

<operation id="1744" st_id="169" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:493 %add_ln1192_54 = add i20 %shl_ln728_53, i20 %mul_ln1192_54

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1745" st_id="169" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:496 %mul_ln1192_55 = mul i20 %sext_ln1192_183, i20 %sext_ln1192_55

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="1746" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="20" op_0_bw="12">
<![CDATA[
.split17:501 %sext_ln1192_184 = sext i12 %weights_1_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_184"/></StgValue>
</operation>

<operation id="1747" st_id="169" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:502 %mul_ln1192_56 = mul i20 %sext_ln1192_184, i20 %sext_ln1192_56

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1748" st_id="170" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:493 %add_ln1192_54 = add i20 %shl_ln728_53, i20 %mul_ln1192_54

]]></Node>
<StgValue><ssdm name="add_ln1192_54"/></StgValue>
</operation>

<operation id="1749" st_id="170" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:496 %mul_ln1192_55 = mul i20 %sext_ln1192_183, i20 %sext_ln1192_55

]]></Node>
<StgValue><ssdm name="mul_ln1192_55"/></StgValue>
</operation>

<operation id="1750" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:497 %tmp_90 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_54, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1751" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:498 %shl_ln728_54 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_90, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_54"/></StgValue>
</operation>

<operation id="1752" st_id="170" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:499 %add_ln1192_55 = add i20 %shl_ln728_54, i20 %mul_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1753" st_id="170" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:502 %mul_ln1192_56 = mul i20 %sext_ln1192_184, i20 %sext_ln1192_56

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="1754" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="20" op_0_bw="12">
<![CDATA[
.split17:507 %sext_ln1192_185 = sext i12 %weights_1_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_185"/></StgValue>
</operation>

<operation id="1755" st_id="170" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:508 %mul_ln1192_57 = mul i20 %sext_ln1192_185, i20 %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1756" st_id="171" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:499 %add_ln1192_55 = add i20 %shl_ln728_54, i20 %mul_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_55"/></StgValue>
</operation>

<operation id="1757" st_id="171" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:502 %mul_ln1192_56 = mul i20 %sext_ln1192_184, i20 %sext_ln1192_56

]]></Node>
<StgValue><ssdm name="mul_ln1192_56"/></StgValue>
</operation>

<operation id="1758" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:503 %tmp_91 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_55, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1759" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:504 %shl_ln728_55 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_91, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_55"/></StgValue>
</operation>

<operation id="1760" st_id="171" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:505 %add_ln1192_56 = add i20 %shl_ln728_55, i20 %mul_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1761" st_id="171" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:508 %mul_ln1192_57 = mul i20 %sext_ln1192_185, i20 %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="1762" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="20" op_0_bw="12">
<![CDATA[
.split17:513 %sext_ln1192_186 = sext i12 %weights_1_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1192_186"/></StgValue>
</operation>

<operation id="1763" st_id="171" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:514 %mul_ln1192_58 = mul i20 %sext_ln1192_186, i20 %sext_ln1192_58

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1764" st_id="172" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:505 %add_ln1192_56 = add i20 %shl_ln728_55, i20 %mul_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_56"/></StgValue>
</operation>

<operation id="1765" st_id="172" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:508 %mul_ln1192_57 = mul i20 %sext_ln1192_185, i20 %sext_ln1192_57

]]></Node>
<StgValue><ssdm name="mul_ln1192_57"/></StgValue>
</operation>

<operation id="1766" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:509 %tmp_92 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_56, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1767" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:510 %shl_ln728_56 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_56"/></StgValue>
</operation>

<operation id="1768" st_id="172" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:511 %add_ln1192_57 = add i20 %shl_ln728_56, i20 %mul_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1769" st_id="172" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:514 %mul_ln1192_58 = mul i20 %sext_ln1192_186, i20 %sext_ln1192_58

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="1770" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="20" op_0_bw="12">
<![CDATA[
.split17:519 %sext_ln1192_187 = sext i12 %weights_1_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1192_187"/></StgValue>
</operation>

<operation id="1771" st_id="172" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:520 %mul_ln1192_59 = mul i20 %sext_ln1192_187, i20 %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1772" st_id="173" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:511 %add_ln1192_57 = add i20 %shl_ln728_56, i20 %mul_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_57"/></StgValue>
</operation>

<operation id="1773" st_id="173" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:514 %mul_ln1192_58 = mul i20 %sext_ln1192_186, i20 %sext_ln1192_58

]]></Node>
<StgValue><ssdm name="mul_ln1192_58"/></StgValue>
</operation>

<operation id="1774" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:515 %tmp_93 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_57, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1775" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:516 %shl_ln728_57 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_93, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_57"/></StgValue>
</operation>

<operation id="1776" st_id="173" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:517 %add_ln1192_58 = add i20 %shl_ln728_57, i20 %mul_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1777" st_id="173" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:520 %mul_ln1192_59 = mul i20 %sext_ln1192_187, i20 %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="1778" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="20" op_0_bw="12">
<![CDATA[
.split17:525 %sext_ln1192_188 = sext i12 %weights_1_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1192_188"/></StgValue>
</operation>

<operation id="1779" st_id="173" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:526 %mul_ln1192_60 = mul i20 %sext_ln1192_188, i20 %sext_ln1192_60

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1780" st_id="174" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:517 %add_ln1192_58 = add i20 %shl_ln728_57, i20 %mul_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_58"/></StgValue>
</operation>

<operation id="1781" st_id="174" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:520 %mul_ln1192_59 = mul i20 %sext_ln1192_187, i20 %sext_ln1192_59

]]></Node>
<StgValue><ssdm name="mul_ln1192_59"/></StgValue>
</operation>

<operation id="1782" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:521 %tmp_94 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_58, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1783" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:522 %shl_ln728_58 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_94, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_58"/></StgValue>
</operation>

<operation id="1784" st_id="174" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:523 %add_ln1192_59 = add i20 %shl_ln728_58, i20 %mul_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1785" st_id="174" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:526 %mul_ln1192_60 = mul i20 %sext_ln1192_188, i20 %sext_ln1192_60

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="1786" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="20" op_0_bw="12">
<![CDATA[
.split17:531 %sext_ln1192_189 = sext i12 %weights_1_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_189"/></StgValue>
</operation>

<operation id="1787" st_id="174" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:532 %mul_ln1192_61 = mul i20 %sext_ln1192_189, i20 %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1788" st_id="175" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:523 %add_ln1192_59 = add i20 %shl_ln728_58, i20 %mul_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_59"/></StgValue>
</operation>

<operation id="1789" st_id="175" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:526 %mul_ln1192_60 = mul i20 %sext_ln1192_188, i20 %sext_ln1192_60

]]></Node>
<StgValue><ssdm name="mul_ln1192_60"/></StgValue>
</operation>

<operation id="1790" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:527 %tmp_95 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_59, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1791" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:528 %shl_ln728_59 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_95, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_59"/></StgValue>
</operation>

<operation id="1792" st_id="175" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:529 %add_ln1192_60 = add i20 %shl_ln728_59, i20 %mul_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1793" st_id="175" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:532 %mul_ln1192_61 = mul i20 %sext_ln1192_189, i20 %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="1794" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="20" op_0_bw="12">
<![CDATA[
.split17:537 %sext_ln1192_190 = sext i12 %weights_1_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1192_190"/></StgValue>
</operation>

<operation id="1795" st_id="175" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:538 %mul_ln1192_62 = mul i20 %sext_ln1192_190, i20 %sext_ln1192_62

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1796" st_id="176" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:529 %add_ln1192_60 = add i20 %shl_ln728_59, i20 %mul_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_60"/></StgValue>
</operation>

<operation id="1797" st_id="176" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:532 %mul_ln1192_61 = mul i20 %sext_ln1192_189, i20 %sext_ln1192_61

]]></Node>
<StgValue><ssdm name="mul_ln1192_61"/></StgValue>
</operation>

<operation id="1798" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:533 %tmp_96 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_60, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1799" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:534 %shl_ln728_60 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_96, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_60"/></StgValue>
</operation>

<operation id="1800" st_id="176" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:535 %add_ln1192_61 = add i20 %shl_ln728_60, i20 %mul_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1801" st_id="176" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:538 %mul_ln1192_62 = mul i20 %sext_ln1192_190, i20 %sext_ln1192_62

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="1802" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="20" op_0_bw="12">
<![CDATA[
.split17:543 %sext_ln1192_191 = sext i12 %weights_1_V_load_64

]]></Node>
<StgValue><ssdm name="sext_ln1192_191"/></StgValue>
</operation>

<operation id="1803" st_id="176" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:544 %mul_ln1192_63 = mul i20 %sext_ln1192_191, i20 %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>

<operation id="1804" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="7">
<![CDATA[
.split17:551 %zext_ln703 = zext i7 %xor_ln84

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="1805" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split17:553 %bias_V_addr_2 = getelementptr i12 %bias_V, i64 0, i64 %zext_ln703

]]></Node>
<StgValue><ssdm name="bias_V_addr_2"/></StgValue>
</operation>

<operation id="1806" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="8">
<![CDATA[
.split17:554 %rhs_1 = load i8 %bias_V_addr_2

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1807" st_id="177" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:535 %add_ln1192_61 = add i20 %shl_ln728_60, i20 %mul_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_61"/></StgValue>
</operation>

<operation id="1808" st_id="177" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:538 %mul_ln1192_62 = mul i20 %sext_ln1192_190, i20 %sext_ln1192_62

]]></Node>
<StgValue><ssdm name="mul_ln1192_62"/></StgValue>
</operation>

<operation id="1809" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:539 %tmp_97 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_61, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1810" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:540 %shl_ln728_61 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_97, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_61"/></StgValue>
</operation>

<operation id="1811" st_id="177" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:541 %add_ln1192_62 = add i20 %shl_ln728_61, i20 %mul_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1812" st_id="177" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:544 %mul_ln1192_63 = mul i20 %sext_ln1192_191, i20 %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>

<operation id="1813" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="8">
<![CDATA[
.split17:554 %rhs_1 = load i8 %bias_V_addr_2

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1814" st_id="178" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:541 %add_ln1192_62 = add i20 %shl_ln728_61, i20 %mul_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_62"/></StgValue>
</operation>

<operation id="1815" st_id="178" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:544 %mul_ln1192_63 = mul i20 %sext_ln1192_191, i20 %sext_ln1192_63

]]></Node>
<StgValue><ssdm name="mul_ln1192_63"/></StgValue>
</operation>

<operation id="1816" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:545 %tmp_98 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_62, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1817" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split17:546 %shl_ln728_62 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_98, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_62"/></StgValue>
</operation>

<operation id="1818" st_id="178" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:547 %add_ln1192_63 = add i20 %shl_ln728_62, i20 %mul_ln1192_63

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1819" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split17:162 %specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln80"/></StgValue>
</operation>

<operation id="1820" st_id="179" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split17:547 %add_ln1192_63 = add i20 %shl_ln728_62, i20 %mul_ln1192_63

]]></Node>
<StgValue><ssdm name="add_ln1192_63"/></StgValue>
</operation>

<operation id="1821" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split17:548 %lhs_1 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_63, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="1822" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split17:549 %store_ln727 = store i12 %lhs_1, i6 %buffer_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="1823" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="13" op_0_bw="12">
<![CDATA[
.split17:552 %sext_ln703 = sext i12 %lhs_1

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="1824" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="13" op_0_bw="12">
<![CDATA[
.split17:555 %sext_ln703_1 = sext i12 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="1825" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:556 %sub_ln1265 = sub i13 0, i13 %sext_ln703

]]></Node>
<StgValue><ssdm name="sub_ln1265"/></StgValue>
</operation>

<operation id="1826" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split17:557 %icmp_ln1265_1 = icmp_eq  i13 %sext_ln703_1, i13 %sub_ln1265

]]></Node>
<StgValue><ssdm name="icmp_ln1265_1"/></StgValue>
</operation>

<operation id="1827" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split17:558 %br_ln698 = br i1 %icmp_ln1265_1, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="1828" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge:0 %add_ln703_1 = add i12 %rhs_1, i12 %lhs_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1829" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln698 = store i12 0, i6 %buffer_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln698"/></StgValue>
</operation>

<operation id="1830" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln698 = br void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1831" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge:1 %store_ln703 = store i12 %add_ln703_1, i6 %buffer_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="1832" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i173._crit_edge:2 %br_ln0 = br void %.preheader25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1833" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:0 %buffer_2_V_load_1 = load i6 %buffer_2_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_1"/></StgValue>
</operation>

<operation id="1834" st_id="182" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:2 %buffer_2_V_load_2 = load i6 %buffer_2_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_2"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1835" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:0 %buffer_2_V_load_1 = load i6 %buffer_2_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_1"/></StgValue>
</operation>

<operation id="1836" st_id="183" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:2 %buffer_2_V_load_2 = load i6 %buffer_2_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_2"/></StgValue>
</operation>

<operation id="1837" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:4 %buffer_2_V_load_3 = load i6 %buffer_2_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_3"/></StgValue>
</operation>

<operation id="1838" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:6 %buffer_2_V_load_4 = load i6 %buffer_2_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_4"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1839" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:4 %buffer_2_V_load_3 = load i6 %buffer_2_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_3"/></StgValue>
</operation>

<operation id="1840" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:6 %buffer_2_V_load_4 = load i6 %buffer_2_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_4"/></StgValue>
</operation>

<operation id="1841" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:8 %buffer_2_V_load_5 = load i6 %buffer_2_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_5"/></StgValue>
</operation>

<operation id="1842" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:10 %buffer_2_V_load_6 = load i6 %buffer_2_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_6"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1843" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:8 %buffer_2_V_load_5 = load i6 %buffer_2_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_5"/></StgValue>
</operation>

<operation id="1844" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:10 %buffer_2_V_load_6 = load i6 %buffer_2_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_6"/></StgValue>
</operation>

<operation id="1845" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:12 %buffer_2_V_load_7 = load i6 %buffer_2_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_7"/></StgValue>
</operation>

<operation id="1846" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:14 %buffer_2_V_load_8 = load i6 %buffer_2_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_8"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1847" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:12 %buffer_2_V_load_7 = load i6 %buffer_2_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_7"/></StgValue>
</operation>

<operation id="1848" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:14 %buffer_2_V_load_8 = load i6 %buffer_2_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_8"/></StgValue>
</operation>

<operation id="1849" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:16 %buffer_2_V_load_9 = load i6 %buffer_2_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_9"/></StgValue>
</operation>

<operation id="1850" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:18 %buffer_2_V_load_10 = load i6 %buffer_2_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_10"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1851" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:16 %buffer_2_V_load_9 = load i6 %buffer_2_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_9"/></StgValue>
</operation>

<operation id="1852" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:18 %buffer_2_V_load_10 = load i6 %buffer_2_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_10"/></StgValue>
</operation>

<operation id="1853" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:20 %buffer_2_V_load_11 = load i6 %buffer_2_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_11"/></StgValue>
</operation>

<operation id="1854" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:22 %buffer_2_V_load_12 = load i6 %buffer_2_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_12"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1855" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:20 %buffer_2_V_load_11 = load i6 %buffer_2_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_11"/></StgValue>
</operation>

<operation id="1856" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:22 %buffer_2_V_load_12 = load i6 %buffer_2_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_12"/></StgValue>
</operation>

<operation id="1857" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:24 %buffer_2_V_load_13 = load i6 %buffer_2_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_13"/></StgValue>
</operation>

<operation id="1858" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:26 %buffer_2_V_load_14 = load i6 %buffer_2_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_14"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1859" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:24 %buffer_2_V_load_13 = load i6 %buffer_2_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_13"/></StgValue>
</operation>

<operation id="1860" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:26 %buffer_2_V_load_14 = load i6 %buffer_2_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_14"/></StgValue>
</operation>

<operation id="1861" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:28 %buffer_2_V_load_15 = load i6 %buffer_2_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_15"/></StgValue>
</operation>

<operation id="1862" st_id="189" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:30 %buffer_2_V_load_16 = load i6 %buffer_2_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_16"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1863" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:28 %buffer_2_V_load_15 = load i6 %buffer_2_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_15"/></StgValue>
</operation>

<operation id="1864" st_id="190" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:30 %buffer_2_V_load_16 = load i6 %buffer_2_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_16"/></StgValue>
</operation>

<operation id="1865" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:32 %buffer_2_V_load_17 = load i6 %buffer_2_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_17"/></StgValue>
</operation>

<operation id="1866" st_id="190" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:34 %buffer_2_V_load_18 = load i6 %buffer_2_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_18"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1867" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:32 %buffer_2_V_load_17 = load i6 %buffer_2_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_17"/></StgValue>
</operation>

<operation id="1868" st_id="191" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:34 %buffer_2_V_load_18 = load i6 %buffer_2_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_18"/></StgValue>
</operation>

<operation id="1869" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:36 %buffer_2_V_load_19 = load i6 %buffer_2_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_19"/></StgValue>
</operation>

<operation id="1870" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:38 %buffer_2_V_load_20 = load i6 %buffer_2_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_20"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1871" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:36 %buffer_2_V_load_19 = load i6 %buffer_2_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_19"/></StgValue>
</operation>

<operation id="1872" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:38 %buffer_2_V_load_20 = load i6 %buffer_2_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_20"/></StgValue>
</operation>

<operation id="1873" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:40 %buffer_2_V_load_21 = load i6 %buffer_2_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_21"/></StgValue>
</operation>

<operation id="1874" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:42 %buffer_2_V_load_22 = load i6 %buffer_2_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_22"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1875" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:40 %buffer_2_V_load_21 = load i6 %buffer_2_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_21"/></StgValue>
</operation>

<operation id="1876" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:42 %buffer_2_V_load_22 = load i6 %buffer_2_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_22"/></StgValue>
</operation>

<operation id="1877" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:44 %buffer_2_V_load_23 = load i6 %buffer_2_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_23"/></StgValue>
</operation>

<operation id="1878" st_id="193" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:46 %buffer_2_V_load_24 = load i6 %buffer_2_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_24"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1879" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:44 %buffer_2_V_load_23 = load i6 %buffer_2_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_23"/></StgValue>
</operation>

<operation id="1880" st_id="194" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:46 %buffer_2_V_load_24 = load i6 %buffer_2_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_24"/></StgValue>
</operation>

<operation id="1881" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:48 %buffer_2_V_load_25 = load i6 %buffer_2_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_25"/></StgValue>
</operation>

<operation id="1882" st_id="194" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:50 %buffer_2_V_load_26 = load i6 %buffer_2_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_26"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1883" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:48 %buffer_2_V_load_25 = load i6 %buffer_2_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_25"/></StgValue>
</operation>

<operation id="1884" st_id="195" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:50 %buffer_2_V_load_26 = load i6 %buffer_2_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_26"/></StgValue>
</operation>

<operation id="1885" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:52 %buffer_2_V_load_27 = load i6 %buffer_2_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_27"/></StgValue>
</operation>

<operation id="1886" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:54 %buffer_2_V_load_28 = load i6 %buffer_2_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_28"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1887" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:52 %buffer_2_V_load_27 = load i6 %buffer_2_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_27"/></StgValue>
</operation>

<operation id="1888" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:54 %buffer_2_V_load_28 = load i6 %buffer_2_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_28"/></StgValue>
</operation>

<operation id="1889" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:56 %buffer_2_V_load_29 = load i6 %buffer_2_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_29"/></StgValue>
</operation>

<operation id="1890" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:58 %buffer_2_V_load_30 = load i6 %buffer_2_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_30"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1891" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:56 %buffer_2_V_load_29 = load i6 %buffer_2_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_29"/></StgValue>
</operation>

<operation id="1892" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:58 %buffer_2_V_load_30 = load i6 %buffer_2_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_30"/></StgValue>
</operation>

<operation id="1893" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:60 %buffer_2_V_load_31 = load i6 %buffer_2_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_31"/></StgValue>
</operation>

<operation id="1894" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:62 %buffer_2_V_load_32 = load i6 %buffer_2_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_32"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1895" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:60 %buffer_2_V_load_31 = load i6 %buffer_2_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_31"/></StgValue>
</operation>

<operation id="1896" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:62 %buffer_2_V_load_32 = load i6 %buffer_2_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_32"/></StgValue>
</operation>

<operation id="1897" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:64 %buffer_2_V_load_33 = load i6 %buffer_2_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_33"/></StgValue>
</operation>

<operation id="1898" st_id="198" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:66 %buffer_2_V_load_34 = load i6 %buffer_2_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_34"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1899" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:64 %buffer_2_V_load_33 = load i6 %buffer_2_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_33"/></StgValue>
</operation>

<operation id="1900" st_id="199" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:66 %buffer_2_V_load_34 = load i6 %buffer_2_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_34"/></StgValue>
</operation>

<operation id="1901" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:68 %buffer_2_V_load_35 = load i6 %buffer_2_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_35"/></StgValue>
</operation>

<operation id="1902" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:70 %buffer_2_V_load_36 = load i6 %buffer_2_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_36"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1903" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:68 %buffer_2_V_load_35 = load i6 %buffer_2_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_35"/></StgValue>
</operation>

<operation id="1904" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:70 %buffer_2_V_load_36 = load i6 %buffer_2_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_36"/></StgValue>
</operation>

<operation id="1905" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:72 %buffer_2_V_load_37 = load i6 %buffer_2_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_37"/></StgValue>
</operation>

<operation id="1906" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:74 %buffer_2_V_load_38 = load i6 %buffer_2_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_38"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1907" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:72 %buffer_2_V_load_37 = load i6 %buffer_2_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_37"/></StgValue>
</operation>

<operation id="1908" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:74 %buffer_2_V_load_38 = load i6 %buffer_2_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_38"/></StgValue>
</operation>

<operation id="1909" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:76 %buffer_2_V_load_39 = load i6 %buffer_2_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_39"/></StgValue>
</operation>

<operation id="1910" st_id="201" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:78 %buffer_2_V_load_40 = load i6 %buffer_2_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_40"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1911" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:76 %buffer_2_V_load_39 = load i6 %buffer_2_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_39"/></StgValue>
</operation>

<operation id="1912" st_id="202" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:78 %buffer_2_V_load_40 = load i6 %buffer_2_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_40"/></StgValue>
</operation>

<operation id="1913" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:80 %buffer_2_V_load_41 = load i6 %buffer_2_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_41"/></StgValue>
</operation>

<operation id="1914" st_id="202" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:82 %buffer_2_V_load_42 = load i6 %buffer_2_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_42"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1915" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:80 %buffer_2_V_load_41 = load i6 %buffer_2_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_41"/></StgValue>
</operation>

<operation id="1916" st_id="203" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:82 %buffer_2_V_load_42 = load i6 %buffer_2_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_42"/></StgValue>
</operation>

<operation id="1917" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:84 %buffer_2_V_load_43 = load i6 %buffer_2_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_43"/></StgValue>
</operation>

<operation id="1918" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:86 %buffer_2_V_load_44 = load i6 %buffer_2_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_44"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1919" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:84 %buffer_2_V_load_43 = load i6 %buffer_2_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_43"/></StgValue>
</operation>

<operation id="1920" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:86 %buffer_2_V_load_44 = load i6 %buffer_2_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_44"/></StgValue>
</operation>

<operation id="1921" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:88 %buffer_2_V_load_45 = load i6 %buffer_2_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_45"/></StgValue>
</operation>

<operation id="1922" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:90 %buffer_2_V_load_46 = load i6 %buffer_2_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_46"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1923" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:88 %buffer_2_V_load_45 = load i6 %buffer_2_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_45"/></StgValue>
</operation>

<operation id="1924" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:90 %buffer_2_V_load_46 = load i6 %buffer_2_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_46"/></StgValue>
</operation>

<operation id="1925" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:92 %buffer_2_V_load_47 = load i6 %buffer_2_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_47"/></StgValue>
</operation>

<operation id="1926" st_id="205" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:94 %buffer_2_V_load_48 = load i6 %buffer_2_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_48"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1927" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:92 %buffer_2_V_load_47 = load i6 %buffer_2_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_47"/></StgValue>
</operation>

<operation id="1928" st_id="206" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:94 %buffer_2_V_load_48 = load i6 %buffer_2_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_48"/></StgValue>
</operation>

<operation id="1929" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:96 %buffer_2_V_load_49 = load i6 %buffer_2_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_49"/></StgValue>
</operation>

<operation id="1930" st_id="206" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:98 %buffer_2_V_load_50 = load i6 %buffer_2_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_50"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1931" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:96 %buffer_2_V_load_49 = load i6 %buffer_2_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_49"/></StgValue>
</operation>

<operation id="1932" st_id="207" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:98 %buffer_2_V_load_50 = load i6 %buffer_2_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_50"/></StgValue>
</operation>

<operation id="1933" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:100 %buffer_2_V_load_51 = load i6 %buffer_2_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_51"/></StgValue>
</operation>

<operation id="1934" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:102 %buffer_2_V_load_52 = load i6 %buffer_2_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_52"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1935" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:100 %buffer_2_V_load_51 = load i6 %buffer_2_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_51"/></StgValue>
</operation>

<operation id="1936" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:102 %buffer_2_V_load_52 = load i6 %buffer_2_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_52"/></StgValue>
</operation>

<operation id="1937" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:104 %buffer_2_V_load_53 = load i6 %buffer_2_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_53"/></StgValue>
</operation>

<operation id="1938" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:106 %buffer_2_V_load_54 = load i6 %buffer_2_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_54"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1939" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:104 %buffer_2_V_load_53 = load i6 %buffer_2_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_53"/></StgValue>
</operation>

<operation id="1940" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:106 %buffer_2_V_load_54 = load i6 %buffer_2_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_54"/></StgValue>
</operation>

<operation id="1941" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:108 %buffer_2_V_load_55 = load i6 %buffer_2_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_55"/></StgValue>
</operation>

<operation id="1942" st_id="209" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:110 %buffer_2_V_load_56 = load i6 %buffer_2_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_56"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1943" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:108 %buffer_2_V_load_55 = load i6 %buffer_2_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_55"/></StgValue>
</operation>

<operation id="1944" st_id="210" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:110 %buffer_2_V_load_56 = load i6 %buffer_2_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_56"/></StgValue>
</operation>

<operation id="1945" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:112 %buffer_2_V_load_57 = load i6 %buffer_2_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_57"/></StgValue>
</operation>

<operation id="1946" st_id="210" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:114 %buffer_2_V_load_58 = load i6 %buffer_2_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_58"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1947" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:112 %buffer_2_V_load_57 = load i6 %buffer_2_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_57"/></StgValue>
</operation>

<operation id="1948" st_id="211" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:114 %buffer_2_V_load_58 = load i6 %buffer_2_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_58"/></StgValue>
</operation>

<operation id="1949" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:116 %buffer_2_V_load_59 = load i6 %buffer_2_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_59"/></StgValue>
</operation>

<operation id="1950" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:118 %buffer_2_V_load_60 = load i6 %buffer_2_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_60"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1951" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:116 %buffer_2_V_load_59 = load i6 %buffer_2_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_59"/></StgValue>
</operation>

<operation id="1952" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:118 %buffer_2_V_load_60 = load i6 %buffer_2_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_60"/></StgValue>
</operation>

<operation id="1953" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:120 %buffer_2_V_load_61 = load i6 %buffer_2_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_61"/></StgValue>
</operation>

<operation id="1954" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:122 %buffer_2_V_load_62 = load i6 %buffer_2_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_62"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1955" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:120 %buffer_2_V_load_61 = load i6 %buffer_2_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_61"/></StgValue>
</operation>

<operation id="1956" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:122 %buffer_2_V_load_62 = load i6 %buffer_2_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_62"/></StgValue>
</operation>

<operation id="1957" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:124 %buffer_2_V_load_63 = load i6 %buffer_2_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_63"/></StgValue>
</operation>

<operation id="1958" st_id="213" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:126 %buffer_2_V_load_64 = load i6 %buffer_2_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_64"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1959" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:1 %sext_ln1192_64 = sext i12 %buffer_2_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_64"/></StgValue>
</operation>

<operation id="1960" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:3 %sext_ln1192_65 = sext i12 %buffer_2_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_65"/></StgValue>
</operation>

<operation id="1961" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:5 %sext_ln1192_66 = sext i12 %buffer_2_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_66"/></StgValue>
</operation>

<operation id="1962" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:7 %sext_ln1192_67 = sext i12 %buffer_2_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_67"/></StgValue>
</operation>

<operation id="1963" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:9 %sext_ln1192_68 = sext i12 %buffer_2_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_68"/></StgValue>
</operation>

<operation id="1964" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:11 %sext_ln1192_69 = sext i12 %buffer_2_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_69"/></StgValue>
</operation>

<operation id="1965" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:13 %sext_ln1192_70 = sext i12 %buffer_2_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_70"/></StgValue>
</operation>

<operation id="1966" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:15 %sext_ln1192_71 = sext i12 %buffer_2_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_71"/></StgValue>
</operation>

<operation id="1967" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:17 %sext_ln1192_72 = sext i12 %buffer_2_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_72"/></StgValue>
</operation>

<operation id="1968" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:19 %sext_ln1192_73 = sext i12 %buffer_2_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_73"/></StgValue>
</operation>

<operation id="1969" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:21 %sext_ln1192_74 = sext i12 %buffer_2_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_74"/></StgValue>
</operation>

<operation id="1970" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:23 %sext_ln1192_75 = sext i12 %buffer_2_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_75"/></StgValue>
</operation>

<operation id="1971" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:25 %sext_ln1192_76 = sext i12 %buffer_2_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_76"/></StgValue>
</operation>

<operation id="1972" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:27 %sext_ln1192_77 = sext i12 %buffer_2_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_77"/></StgValue>
</operation>

<operation id="1973" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:29 %sext_ln1192_78 = sext i12 %buffer_2_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_78"/></StgValue>
</operation>

<operation id="1974" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:31 %sext_ln1192_79 = sext i12 %buffer_2_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_79"/></StgValue>
</operation>

<operation id="1975" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:33 %sext_ln1192_80 = sext i12 %buffer_2_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_80"/></StgValue>
</operation>

<operation id="1976" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:35 %sext_ln1192_81 = sext i12 %buffer_2_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_81"/></StgValue>
</operation>

<operation id="1977" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:37 %sext_ln1192_82 = sext i12 %buffer_2_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_82"/></StgValue>
</operation>

<operation id="1978" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:39 %sext_ln1192_83 = sext i12 %buffer_2_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_83"/></StgValue>
</operation>

<operation id="1979" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:41 %sext_ln1192_84 = sext i12 %buffer_2_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_84"/></StgValue>
</operation>

<operation id="1980" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:43 %sext_ln1192_85 = sext i12 %buffer_2_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_85"/></StgValue>
</operation>

<operation id="1981" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:45 %sext_ln1192_86 = sext i12 %buffer_2_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_86"/></StgValue>
</operation>

<operation id="1982" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:47 %sext_ln1192_87 = sext i12 %buffer_2_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_87"/></StgValue>
</operation>

<operation id="1983" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:49 %sext_ln1192_88 = sext i12 %buffer_2_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_88"/></StgValue>
</operation>

<operation id="1984" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:51 %sext_ln1192_89 = sext i12 %buffer_2_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_89"/></StgValue>
</operation>

<operation id="1985" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:53 %sext_ln1192_90 = sext i12 %buffer_2_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_90"/></StgValue>
</operation>

<operation id="1986" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:55 %sext_ln1192_91 = sext i12 %buffer_2_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_91"/></StgValue>
</operation>

<operation id="1987" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:57 %sext_ln1192_92 = sext i12 %buffer_2_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_92"/></StgValue>
</operation>

<operation id="1988" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:59 %sext_ln1192_93 = sext i12 %buffer_2_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_93"/></StgValue>
</operation>

<operation id="1989" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:61 %sext_ln1192_94 = sext i12 %buffer_2_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_94"/></StgValue>
</operation>

<operation id="1990" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:63 %sext_ln1192_95 = sext i12 %buffer_2_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_95"/></StgValue>
</operation>

<operation id="1991" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:65 %sext_ln1192_96 = sext i12 %buffer_2_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_96"/></StgValue>
</operation>

<operation id="1992" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:67 %sext_ln1192_97 = sext i12 %buffer_2_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_97"/></StgValue>
</operation>

<operation id="1993" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:69 %sext_ln1192_98 = sext i12 %buffer_2_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1192_98"/></StgValue>
</operation>

<operation id="1994" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:71 %sext_ln1192_99 = sext i12 %buffer_2_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_99"/></StgValue>
</operation>

<operation id="1995" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:73 %sext_ln1192_100 = sext i12 %buffer_2_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_100"/></StgValue>
</operation>

<operation id="1996" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:75 %sext_ln1192_101 = sext i12 %buffer_2_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1192_101"/></StgValue>
</operation>

<operation id="1997" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:77 %sext_ln1192_102 = sext i12 %buffer_2_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1192_102"/></StgValue>
</operation>

<operation id="1998" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:79 %sext_ln1192_103 = sext i12 %buffer_2_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_103"/></StgValue>
</operation>

<operation id="1999" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:81 %sext_ln1192_104 = sext i12 %buffer_2_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1192_104"/></StgValue>
</operation>

<operation id="2000" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:83 %sext_ln1192_105 = sext i12 %buffer_2_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_105"/></StgValue>
</operation>

<operation id="2001" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:85 %sext_ln1192_106 = sext i12 %buffer_2_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1192_106"/></StgValue>
</operation>

<operation id="2002" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:87 %sext_ln1192_107 = sext i12 %buffer_2_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_107"/></StgValue>
</operation>

<operation id="2003" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:89 %sext_ln1192_108 = sext i12 %buffer_2_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_108"/></StgValue>
</operation>

<operation id="2004" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:91 %sext_ln1192_109 = sext i12 %buffer_2_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1192_109"/></StgValue>
</operation>

<operation id="2005" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:93 %sext_ln1192_110 = sext i12 %buffer_2_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_110"/></StgValue>
</operation>

<operation id="2006" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:95 %sext_ln1192_111 = sext i12 %buffer_2_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1192_111"/></StgValue>
</operation>

<operation id="2007" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:97 %sext_ln1192_112 = sext i12 %buffer_2_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1192_112"/></StgValue>
</operation>

<operation id="2008" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:99 %sext_ln1192_113 = sext i12 %buffer_2_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_113"/></StgValue>
</operation>

<operation id="2009" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:101 %sext_ln1192_114 = sext i12 %buffer_2_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1192_114"/></StgValue>
</operation>

<operation id="2010" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:103 %sext_ln1192_115 = sext i12 %buffer_2_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1192_115"/></StgValue>
</operation>

<operation id="2011" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:105 %sext_ln1192_116 = sext i12 %buffer_2_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1192_116"/></StgValue>
</operation>

<operation id="2012" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:107 %sext_ln1192_117 = sext i12 %buffer_2_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1192_117"/></StgValue>
</operation>

<operation id="2013" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:109 %sext_ln1192_118 = sext i12 %buffer_2_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1192_118"/></StgValue>
</operation>

<operation id="2014" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:111 %sext_ln1192_119 = sext i12 %buffer_2_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1192_119"/></StgValue>
</operation>

<operation id="2015" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:113 %sext_ln1192_120 = sext i12 %buffer_2_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_120"/></StgValue>
</operation>

<operation id="2016" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:115 %sext_ln1192_121 = sext i12 %buffer_2_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_121"/></StgValue>
</operation>

<operation id="2017" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:117 %sext_ln1192_122 = sext i12 %buffer_2_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1192_122"/></StgValue>
</operation>

<operation id="2018" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:119 %sext_ln1192_123 = sext i12 %buffer_2_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1192_123"/></StgValue>
</operation>

<operation id="2019" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:121 %sext_ln1192_124 = sext i12 %buffer_2_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1192_124"/></StgValue>
</operation>

<operation id="2020" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:123 %sext_ln1192_125 = sext i12 %buffer_2_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_125"/></StgValue>
</operation>

<operation id="2021" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:124 %buffer_2_V_load_63 = load i6 %buffer_2_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_63"/></StgValue>
</operation>

<operation id="2022" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:125 %sext_ln1192_126 = sext i12 %buffer_2_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1192_126"/></StgValue>
</operation>

<operation id="2023" st_id="214" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="6">
<![CDATA[
.preheader23.preheader:126 %buffer_2_V_load_64 = load i6 %buffer_2_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_2_V_load_64"/></StgValue>
</operation>

<operation id="2024" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="20" op_0_bw="12">
<![CDATA[
.preheader23.preheader:127 %sext_ln1192_127 = sext i12 %buffer_2_V_load_64

]]></Node>
<StgValue><ssdm name="sext_ln1192_127"/></StgValue>
</operation>

<operation id="2025" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:128 %br_ln0 = br void %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2026" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader23:0 %m = phi i7 %add_ln86, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge, i7 0, void %.preheader23.preheader

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2027" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader23:1 %add_ln86 = add i7 %m, i7 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="2028" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader23:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="2029" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader23:3 %icmp_ln86 = icmp_eq  i7 %m, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="2030" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader23:4 %empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="2031" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:5 %br_ln86 = br i1 %icmp_ln86, void %.split20, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="2032" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="64" op_0_bw="7">
<![CDATA[
.split20:0 %m_cast1 = zext i7 %m

]]></Node>
<StgValue><ssdm name="m_cast1"/></StgValue>
</operation>

<operation id="2033" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="16" op_0_bw="7">
<![CDATA[
.split20:1 %zext_ln1118_34 = zext i7 %m

]]></Node>
<StgValue><ssdm name="zext_ln1118_34"/></StgValue>
</operation>

<operation id="2034" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:2 %add_ln1118_33 = add i16 %zext_ln1118_34, i16 40000

]]></Node>
<StgValue><ssdm name="add_ln1118_33"/></StgValue>
</operation>

<operation id="2035" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="16">
<![CDATA[
.split20:3 %zext_ln1118_35 = zext i16 %add_ln1118_33

]]></Node>
<StgValue><ssdm name="zext_ln1118_35"/></StgValue>
</operation>

<operation id="2036" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:4 %weights_1_V_addr_66 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_35

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_66"/></StgValue>
</operation>

<operation id="2037" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:5 %tmp_100 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 313, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2038" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:6 %weights_1_V_addr_67 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_67"/></StgValue>
</operation>

<operation id="2039" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:7 %add_ln1118_34 = add i16 %zext_ln1118_34, i16 40128

]]></Node>
<StgValue><ssdm name="add_ln1118_34"/></StgValue>
</operation>

<operation id="2040" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="16">
<![CDATA[
.split20:8 %zext_ln1118_36 = zext i16 %add_ln1118_34

]]></Node>
<StgValue><ssdm name="zext_ln1118_36"/></StgValue>
</operation>

<operation id="2041" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:9 %weights_1_V_addr_68 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_36

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_68"/></StgValue>
</operation>

<operation id="2042" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:10 %tmp_101 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 314, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2043" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:11 %weights_1_V_addr_69 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_101

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_69"/></StgValue>
</operation>

<operation id="2044" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:12 %add_ln1118_35 = add i16 %zext_ln1118_34, i16 40256

]]></Node>
<StgValue><ssdm name="add_ln1118_35"/></StgValue>
</operation>

<operation id="2045" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="16">
<![CDATA[
.split20:13 %zext_ln1118_37 = zext i16 %add_ln1118_35

]]></Node>
<StgValue><ssdm name="zext_ln1118_37"/></StgValue>
</operation>

<operation id="2046" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:14 %weights_1_V_addr_70 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_37

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_70"/></StgValue>
</operation>

<operation id="2047" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:15 %tmp_102 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 315, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2048" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:16 %weights_1_V_addr_71 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_102

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_71"/></StgValue>
</operation>

<operation id="2049" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:17 %add_ln1118_36 = add i16 %zext_ln1118_34, i16 40384

]]></Node>
<StgValue><ssdm name="add_ln1118_36"/></StgValue>
</operation>

<operation id="2050" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="64" op_0_bw="16">
<![CDATA[
.split20:18 %zext_ln1118_38 = zext i16 %add_ln1118_36

]]></Node>
<StgValue><ssdm name="zext_ln1118_38"/></StgValue>
</operation>

<operation id="2051" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:19 %weights_1_V_addr_72 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_38

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_72"/></StgValue>
</operation>

<operation id="2052" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:20 %tmp_103 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 316, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2053" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:21 %weights_1_V_addr_73 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_103

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_73"/></StgValue>
</operation>

<operation id="2054" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:22 %add_ln1118_37 = add i16 %zext_ln1118_34, i16 40512

]]></Node>
<StgValue><ssdm name="add_ln1118_37"/></StgValue>
</operation>

<operation id="2055" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="16">
<![CDATA[
.split20:23 %zext_ln1118_39 = zext i16 %add_ln1118_37

]]></Node>
<StgValue><ssdm name="zext_ln1118_39"/></StgValue>
</operation>

<operation id="2056" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:24 %weights_1_V_addr_74 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_39

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_74"/></StgValue>
</operation>

<operation id="2057" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:25 %tmp_104 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 317, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2058" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:26 %weights_1_V_addr_75 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_104

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_75"/></StgValue>
</operation>

<operation id="2059" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:27 %add_ln1118_38 = add i16 %zext_ln1118_34, i16 40640

]]></Node>
<StgValue><ssdm name="add_ln1118_38"/></StgValue>
</operation>

<operation id="2060" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="16">
<![CDATA[
.split20:28 %zext_ln1118_40 = zext i16 %add_ln1118_38

]]></Node>
<StgValue><ssdm name="zext_ln1118_40"/></StgValue>
</operation>

<operation id="2061" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:29 %weights_1_V_addr_76 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_40

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_76"/></StgValue>
</operation>

<operation id="2062" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:30 %tmp_105 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 318, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2063" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:31 %weights_1_V_addr_77 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_105

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_77"/></StgValue>
</operation>

<operation id="2064" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:32 %add_ln1118_39 = add i16 %zext_ln1118_34, i16 40768

]]></Node>
<StgValue><ssdm name="add_ln1118_39"/></StgValue>
</operation>

<operation id="2065" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="16">
<![CDATA[
.split20:33 %zext_ln1118_41 = zext i16 %add_ln1118_39

]]></Node>
<StgValue><ssdm name="zext_ln1118_41"/></StgValue>
</operation>

<operation id="2066" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:34 %weights_1_V_addr_78 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_41

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_78"/></StgValue>
</operation>

<operation id="2067" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:35 %tmp_106 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 319, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2068" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:36 %weights_1_V_addr_79 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_106

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_79"/></StgValue>
</operation>

<operation id="2069" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:37 %add_ln1118_40 = add i16 %zext_ln1118_34, i16 40896

]]></Node>
<StgValue><ssdm name="add_ln1118_40"/></StgValue>
</operation>

<operation id="2070" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="16">
<![CDATA[
.split20:38 %zext_ln1118_42 = zext i16 %add_ln1118_40

]]></Node>
<StgValue><ssdm name="zext_ln1118_42"/></StgValue>
</operation>

<operation id="2071" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:39 %weights_1_V_addr_80 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_42

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_80"/></StgValue>
</operation>

<operation id="2072" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:40 %tmp_107 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 320, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2073" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:41 %weights_1_V_addr_81 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_107

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_81"/></StgValue>
</operation>

<operation id="2074" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:163 %buffer_3_V_addr = getelementptr i12 %buffer_3_V, i64 0, i64 %m_cast1

]]></Node>
<StgValue><ssdm name="buffer_3_V_addr"/></StgValue>
</operation>

<operation id="2075" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="6">
<![CDATA[
.split20:164 %buffer_3_V_load = load i6 %buffer_3_V_addr

]]></Node>
<StgValue><ssdm name="buffer_3_V_load"/></StgValue>
</operation>

<operation id="2076" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="16">
<![CDATA[
.split20:165 %weights_1_V_load_65 = load i16 %weights_1_V_addr_66

]]></Node>
<StgValue><ssdm name="weights_1_V_load_65"/></StgValue>
</operation>

<operation id="2077" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="16">
<![CDATA[
.split20:170 %weights_1_V_load_66 = load i16 %weights_1_V_addr_67

]]></Node>
<StgValue><ssdm name="weights_1_V_load_66"/></StgValue>
</operation>

<operation id="2078" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="16">
<![CDATA[
.split20:176 %weights_1_V_load_67 = load i16 %weights_1_V_addr_68

]]></Node>
<StgValue><ssdm name="weights_1_V_load_67"/></StgValue>
</operation>

<operation id="2079" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="16">
<![CDATA[
.split20:182 %weights_1_V_load_68 = load i16 %weights_1_V_addr_69

]]></Node>
<StgValue><ssdm name="weights_1_V_load_68"/></StgValue>
</operation>

<operation id="2080" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="16">
<![CDATA[
.split20:188 %weights_1_V_load_69 = load i16 %weights_1_V_addr_70

]]></Node>
<StgValue><ssdm name="weights_1_V_load_69"/></StgValue>
</operation>

<operation id="2081" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="12" op_0_bw="16">
<![CDATA[
.split20:194 %weights_1_V_load_70 = load i16 %weights_1_V_addr_71

]]></Node>
<StgValue><ssdm name="weights_1_V_load_70"/></StgValue>
</operation>

<operation id="2082" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="16">
<![CDATA[
.split20:200 %weights_1_V_load_71 = load i16 %weights_1_V_addr_72

]]></Node>
<StgValue><ssdm name="weights_1_V_load_71"/></StgValue>
</operation>

<operation id="2083" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="12" op_0_bw="16">
<![CDATA[
.split20:206 %weights_1_V_load_72 = load i16 %weights_1_V_addr_73

]]></Node>
<StgValue><ssdm name="weights_1_V_load_72"/></StgValue>
</operation>

<operation id="2084" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="12" op_0_bw="16">
<![CDATA[
.split20:212 %weights_1_V_load_73 = load i16 %weights_1_V_addr_74

]]></Node>
<StgValue><ssdm name="weights_1_V_load_73"/></StgValue>
</operation>

<operation id="2085" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="16">
<![CDATA[
.split20:218 %weights_1_V_load_74 = load i16 %weights_1_V_addr_75

]]></Node>
<StgValue><ssdm name="weights_1_V_load_74"/></StgValue>
</operation>

<operation id="2086" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="16">
<![CDATA[
.split20:224 %weights_1_V_load_75 = load i16 %weights_1_V_addr_76

]]></Node>
<StgValue><ssdm name="weights_1_V_load_75"/></StgValue>
</operation>

<operation id="2087" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="16">
<![CDATA[
.split20:230 %weights_1_V_load_76 = load i16 %weights_1_V_addr_77

]]></Node>
<StgValue><ssdm name="weights_1_V_load_76"/></StgValue>
</operation>

<operation id="2088" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="16">
<![CDATA[
.split20:236 %weights_1_V_load_77 = load i16 %weights_1_V_addr_78

]]></Node>
<StgValue><ssdm name="weights_1_V_load_77"/></StgValue>
</operation>

<operation id="2089" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="16">
<![CDATA[
.split20:242 %weights_1_V_load_78 = load i16 %weights_1_V_addr_79

]]></Node>
<StgValue><ssdm name="weights_1_V_load_78"/></StgValue>
</operation>

<operation id="2090" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="16">
<![CDATA[
.split20:248 %weights_1_V_load_79 = load i16 %weights_1_V_addr_80

]]></Node>
<StgValue><ssdm name="weights_1_V_load_79"/></StgValue>
</operation>

<operation id="2091" st_id="215" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="16">
<![CDATA[
.split20:254 %weights_1_V_load_80 = load i16 %weights_1_V_addr_81

]]></Node>
<StgValue><ssdm name="weights_1_V_load_80"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2092" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:42 %add_ln1118_41 = add i16 %zext_ln1118_34, i16 41024

]]></Node>
<StgValue><ssdm name="add_ln1118_41"/></StgValue>
</operation>

<operation id="2093" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="16">
<![CDATA[
.split20:43 %zext_ln1118_43 = zext i16 %add_ln1118_41

]]></Node>
<StgValue><ssdm name="zext_ln1118_43"/></StgValue>
</operation>

<operation id="2094" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:44 %weights_1_V_addr_82 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_43

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_82"/></StgValue>
</operation>

<operation id="2095" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:45 %tmp_108 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 321, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2096" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:46 %weights_1_V_addr_83 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_108

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_83"/></StgValue>
</operation>

<operation id="2097" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:47 %add_ln1118_42 = add i16 %zext_ln1118_34, i16 41152

]]></Node>
<StgValue><ssdm name="add_ln1118_42"/></StgValue>
</operation>

<operation id="2098" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="16">
<![CDATA[
.split20:48 %zext_ln1118_44 = zext i16 %add_ln1118_42

]]></Node>
<StgValue><ssdm name="zext_ln1118_44"/></StgValue>
</operation>

<operation id="2099" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:49 %weights_1_V_addr_84 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_44

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_84"/></StgValue>
</operation>

<operation id="2100" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:50 %tmp_109 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 322, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2101" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:51 %weights_1_V_addr_85 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_109

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_85"/></StgValue>
</operation>

<operation id="2102" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:52 %add_ln1118_43 = add i16 %zext_ln1118_34, i16 41280

]]></Node>
<StgValue><ssdm name="add_ln1118_43"/></StgValue>
</operation>

<operation id="2103" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="16">
<![CDATA[
.split20:53 %zext_ln1118_45 = zext i16 %add_ln1118_43

]]></Node>
<StgValue><ssdm name="zext_ln1118_45"/></StgValue>
</operation>

<operation id="2104" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:54 %weights_1_V_addr_86 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_45

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_86"/></StgValue>
</operation>

<operation id="2105" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:55 %tmp_110 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 323, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2106" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:56 %weights_1_V_addr_87 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_87"/></StgValue>
</operation>

<operation id="2107" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:57 %add_ln1118_44 = add i16 %zext_ln1118_34, i16 41408

]]></Node>
<StgValue><ssdm name="add_ln1118_44"/></StgValue>
</operation>

<operation id="2108" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="16">
<![CDATA[
.split20:58 %zext_ln1118_46 = zext i16 %add_ln1118_44

]]></Node>
<StgValue><ssdm name="zext_ln1118_46"/></StgValue>
</operation>

<operation id="2109" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:59 %weights_1_V_addr_88 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_46

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_88"/></StgValue>
</operation>

<operation id="2110" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:60 %tmp_111 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 324, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="2111" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:61 %weights_1_V_addr_89 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_111

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_89"/></StgValue>
</operation>

<operation id="2112" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:62 %add_ln1118_45 = add i16 %zext_ln1118_34, i16 41536

]]></Node>
<StgValue><ssdm name="add_ln1118_45"/></StgValue>
</operation>

<operation id="2113" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="16">
<![CDATA[
.split20:63 %zext_ln1118_47 = zext i16 %add_ln1118_45

]]></Node>
<StgValue><ssdm name="zext_ln1118_47"/></StgValue>
</operation>

<operation id="2114" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:64 %weights_1_V_addr_90 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_47

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_90"/></StgValue>
</operation>

<operation id="2115" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:65 %tmp_112 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 325, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="2116" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:66 %weights_1_V_addr_91 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_112

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_91"/></StgValue>
</operation>

<operation id="2117" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:67 %add_ln1118_46 = add i16 %zext_ln1118_34, i16 41664

]]></Node>
<StgValue><ssdm name="add_ln1118_46"/></StgValue>
</operation>

<operation id="2118" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="16">
<![CDATA[
.split20:68 %zext_ln1118_48 = zext i16 %add_ln1118_46

]]></Node>
<StgValue><ssdm name="zext_ln1118_48"/></StgValue>
</operation>

<operation id="2119" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:69 %weights_1_V_addr_92 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_48

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_92"/></StgValue>
</operation>

<operation id="2120" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:70 %tmp_113 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 326, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="2121" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:71 %weights_1_V_addr_93 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_113

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_93"/></StgValue>
</operation>

<operation id="2122" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:72 %add_ln1118_47 = add i16 %zext_ln1118_34, i16 41792

]]></Node>
<StgValue><ssdm name="add_ln1118_47"/></StgValue>
</operation>

<operation id="2123" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="16">
<![CDATA[
.split20:73 %zext_ln1118_49 = zext i16 %add_ln1118_47

]]></Node>
<StgValue><ssdm name="zext_ln1118_49"/></StgValue>
</operation>

<operation id="2124" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:74 %weights_1_V_addr_94 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_49

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_94"/></StgValue>
</operation>

<operation id="2125" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:75 %tmp_114 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 327, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="2126" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:76 %weights_1_V_addr_95 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_95"/></StgValue>
</operation>

<operation id="2127" st_id="216" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:77 %add_ln1118_48 = add i16 %zext_ln1118_34, i16 41920

]]></Node>
<StgValue><ssdm name="add_ln1118_48"/></StgValue>
</operation>

<operation id="2128" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="16">
<![CDATA[
.split20:78 %zext_ln1118_50 = zext i16 %add_ln1118_48

]]></Node>
<StgValue><ssdm name="zext_ln1118_50"/></StgValue>
</operation>

<operation id="2129" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:79 %weights_1_V_addr_96 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_50

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_96"/></StgValue>
</operation>

<operation id="2130" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:80 %tmp_115 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 328, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="2131" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:81 %weights_1_V_addr_97 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_115

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_97"/></StgValue>
</operation>

<operation id="2132" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="12" op_0_bw="6">
<![CDATA[
.split20:164 %buffer_3_V_load = load i6 %buffer_3_V_addr

]]></Node>
<StgValue><ssdm name="buffer_3_V_load"/></StgValue>
</operation>

<operation id="2133" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="12" op_0_bw="16">
<![CDATA[
.split20:165 %weights_1_V_load_65 = load i16 %weights_1_V_addr_66

]]></Node>
<StgValue><ssdm name="weights_1_V_load_65"/></StgValue>
</operation>

<operation id="2134" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="20" op_0_bw="12">
<![CDATA[
.split20:166 %sext_ln1192_256 = sext i12 %weights_1_V_load_65

]]></Node>
<StgValue><ssdm name="sext_ln1192_256"/></StgValue>
</operation>

<operation id="2135" st_id="216" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:167 %mul_ln1192_64 = mul i20 %sext_ln1192_256, i20 %sext_ln1192_64

]]></Node>
<StgValue><ssdm name="mul_ln1192_64"/></StgValue>
</operation>

<operation id="2136" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="12" op_0_bw="16">
<![CDATA[
.split20:170 %weights_1_V_load_66 = load i16 %weights_1_V_addr_67

]]></Node>
<StgValue><ssdm name="weights_1_V_load_66"/></StgValue>
</operation>

<operation id="2137" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="16">
<![CDATA[
.split20:176 %weights_1_V_load_67 = load i16 %weights_1_V_addr_68

]]></Node>
<StgValue><ssdm name="weights_1_V_load_67"/></StgValue>
</operation>

<operation id="2138" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="12" op_0_bw="16">
<![CDATA[
.split20:182 %weights_1_V_load_68 = load i16 %weights_1_V_addr_69

]]></Node>
<StgValue><ssdm name="weights_1_V_load_68"/></StgValue>
</operation>

<operation id="2139" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="12" op_0_bw="16">
<![CDATA[
.split20:188 %weights_1_V_load_69 = load i16 %weights_1_V_addr_70

]]></Node>
<StgValue><ssdm name="weights_1_V_load_69"/></StgValue>
</operation>

<operation id="2140" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="12" op_0_bw="16">
<![CDATA[
.split20:194 %weights_1_V_load_70 = load i16 %weights_1_V_addr_71

]]></Node>
<StgValue><ssdm name="weights_1_V_load_70"/></StgValue>
</operation>

<operation id="2141" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="12" op_0_bw="16">
<![CDATA[
.split20:200 %weights_1_V_load_71 = load i16 %weights_1_V_addr_72

]]></Node>
<StgValue><ssdm name="weights_1_V_load_71"/></StgValue>
</operation>

<operation id="2142" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="12" op_0_bw="16">
<![CDATA[
.split20:206 %weights_1_V_load_72 = load i16 %weights_1_V_addr_73

]]></Node>
<StgValue><ssdm name="weights_1_V_load_72"/></StgValue>
</operation>

<operation id="2143" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="12" op_0_bw="16">
<![CDATA[
.split20:212 %weights_1_V_load_73 = load i16 %weights_1_V_addr_74

]]></Node>
<StgValue><ssdm name="weights_1_V_load_73"/></StgValue>
</operation>

<operation id="2144" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="12" op_0_bw="16">
<![CDATA[
.split20:218 %weights_1_V_load_74 = load i16 %weights_1_V_addr_75

]]></Node>
<StgValue><ssdm name="weights_1_V_load_74"/></StgValue>
</operation>

<operation id="2145" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="12" op_0_bw="16">
<![CDATA[
.split20:224 %weights_1_V_load_75 = load i16 %weights_1_V_addr_76

]]></Node>
<StgValue><ssdm name="weights_1_V_load_75"/></StgValue>
</operation>

<operation id="2146" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="12" op_0_bw="16">
<![CDATA[
.split20:230 %weights_1_V_load_76 = load i16 %weights_1_V_addr_77

]]></Node>
<StgValue><ssdm name="weights_1_V_load_76"/></StgValue>
</operation>

<operation id="2147" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="12" op_0_bw="16">
<![CDATA[
.split20:236 %weights_1_V_load_77 = load i16 %weights_1_V_addr_78

]]></Node>
<StgValue><ssdm name="weights_1_V_load_77"/></StgValue>
</operation>

<operation id="2148" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="12" op_0_bw="16">
<![CDATA[
.split20:242 %weights_1_V_load_78 = load i16 %weights_1_V_addr_79

]]></Node>
<StgValue><ssdm name="weights_1_V_load_78"/></StgValue>
</operation>

<operation id="2149" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="16">
<![CDATA[
.split20:248 %weights_1_V_load_79 = load i16 %weights_1_V_addr_80

]]></Node>
<StgValue><ssdm name="weights_1_V_load_79"/></StgValue>
</operation>

<operation id="2150" st_id="216" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="12" op_0_bw="16">
<![CDATA[
.split20:254 %weights_1_V_load_80 = load i16 %weights_1_V_addr_81

]]></Node>
<StgValue><ssdm name="weights_1_V_load_80"/></StgValue>
</operation>

<operation id="2151" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="16">
<![CDATA[
.split20:260 %weights_1_V_load_81 = load i16 %weights_1_V_addr_82

]]></Node>
<StgValue><ssdm name="weights_1_V_load_81"/></StgValue>
</operation>

<operation id="2152" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="12" op_0_bw="16">
<![CDATA[
.split20:266 %weights_1_V_load_82 = load i16 %weights_1_V_addr_83

]]></Node>
<StgValue><ssdm name="weights_1_V_load_82"/></StgValue>
</operation>

<operation id="2153" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="16">
<![CDATA[
.split20:272 %weights_1_V_load_83 = load i16 %weights_1_V_addr_84

]]></Node>
<StgValue><ssdm name="weights_1_V_load_83"/></StgValue>
</operation>

<operation id="2154" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="16">
<![CDATA[
.split20:278 %weights_1_V_load_84 = load i16 %weights_1_V_addr_85

]]></Node>
<StgValue><ssdm name="weights_1_V_load_84"/></StgValue>
</operation>

<operation id="2155" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="16">
<![CDATA[
.split20:284 %weights_1_V_load_85 = load i16 %weights_1_V_addr_86

]]></Node>
<StgValue><ssdm name="weights_1_V_load_85"/></StgValue>
</operation>

<operation id="2156" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="16">
<![CDATA[
.split20:290 %weights_1_V_load_86 = load i16 %weights_1_V_addr_87

]]></Node>
<StgValue><ssdm name="weights_1_V_load_86"/></StgValue>
</operation>

<operation id="2157" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="16">
<![CDATA[
.split20:296 %weights_1_V_load_87 = load i16 %weights_1_V_addr_88

]]></Node>
<StgValue><ssdm name="weights_1_V_load_87"/></StgValue>
</operation>

<operation id="2158" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="16">
<![CDATA[
.split20:302 %weights_1_V_load_88 = load i16 %weights_1_V_addr_89

]]></Node>
<StgValue><ssdm name="weights_1_V_load_88"/></StgValue>
</operation>

<operation id="2159" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="16">
<![CDATA[
.split20:308 %weights_1_V_load_89 = load i16 %weights_1_V_addr_90

]]></Node>
<StgValue><ssdm name="weights_1_V_load_89"/></StgValue>
</operation>

<operation id="2160" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="16">
<![CDATA[
.split20:314 %weights_1_V_load_90 = load i16 %weights_1_V_addr_91

]]></Node>
<StgValue><ssdm name="weights_1_V_load_90"/></StgValue>
</operation>

<operation id="2161" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="12" op_0_bw="16">
<![CDATA[
.split20:320 %weights_1_V_load_91 = load i16 %weights_1_V_addr_92

]]></Node>
<StgValue><ssdm name="weights_1_V_load_91"/></StgValue>
</operation>

<operation id="2162" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="12" op_0_bw="16">
<![CDATA[
.split20:326 %weights_1_V_load_92 = load i16 %weights_1_V_addr_93

]]></Node>
<StgValue><ssdm name="weights_1_V_load_92"/></StgValue>
</operation>

<operation id="2163" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="16">
<![CDATA[
.split20:332 %weights_1_V_load_93 = load i16 %weights_1_V_addr_94

]]></Node>
<StgValue><ssdm name="weights_1_V_load_93"/></StgValue>
</operation>

<operation id="2164" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="16">
<![CDATA[
.split20:338 %weights_1_V_load_94 = load i16 %weights_1_V_addr_95

]]></Node>
<StgValue><ssdm name="weights_1_V_load_94"/></StgValue>
</operation>

<operation id="2165" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="16">
<![CDATA[
.split20:344 %weights_1_V_load_95 = load i16 %weights_1_V_addr_96

]]></Node>
<StgValue><ssdm name="weights_1_V_load_95"/></StgValue>
</operation>

<operation id="2166" st_id="216" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="12" op_0_bw="16">
<![CDATA[
.split20:350 %weights_1_V_load_96 = load i16 %weights_1_V_addr_97

]]></Node>
<StgValue><ssdm name="weights_1_V_load_96"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2167" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:82 %add_ln1118_49 = add i16 %zext_ln1118_34, i16 42048

]]></Node>
<StgValue><ssdm name="add_ln1118_49"/></StgValue>
</operation>

<operation id="2168" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="16">
<![CDATA[
.split20:83 %zext_ln1118_51 = zext i16 %add_ln1118_49

]]></Node>
<StgValue><ssdm name="zext_ln1118_51"/></StgValue>
</operation>

<operation id="2169" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:84 %weights_1_V_addr_98 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_51

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_98"/></StgValue>
</operation>

<operation id="2170" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:85 %tmp_116 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 329, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="2171" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:86 %weights_1_V_addr_99 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_116

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_99"/></StgValue>
</operation>

<operation id="2172" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:87 %add_ln1118_50 = add i16 %zext_ln1118_34, i16 42176

]]></Node>
<StgValue><ssdm name="add_ln1118_50"/></StgValue>
</operation>

<operation id="2173" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="16">
<![CDATA[
.split20:88 %zext_ln1118_52 = zext i16 %add_ln1118_50

]]></Node>
<StgValue><ssdm name="zext_ln1118_52"/></StgValue>
</operation>

<operation id="2174" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:89 %weights_1_V_addr_100 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_52

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_100"/></StgValue>
</operation>

<operation id="2175" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:90 %tmp_117 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 330, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="2176" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:91 %weights_1_V_addr_101 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_117

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_101"/></StgValue>
</operation>

<operation id="2177" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:92 %add_ln1118_51 = add i16 %zext_ln1118_34, i16 42304

]]></Node>
<StgValue><ssdm name="add_ln1118_51"/></StgValue>
</operation>

<operation id="2178" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="16">
<![CDATA[
.split20:93 %zext_ln1118_53 = zext i16 %add_ln1118_51

]]></Node>
<StgValue><ssdm name="zext_ln1118_53"/></StgValue>
</operation>

<operation id="2179" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:94 %weights_1_V_addr_102 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_53

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_102"/></StgValue>
</operation>

<operation id="2180" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:95 %tmp_118 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 331, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="2181" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:96 %weights_1_V_addr_103 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_118

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_103"/></StgValue>
</operation>

<operation id="2182" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:97 %add_ln1118_52 = add i16 %zext_ln1118_34, i16 42432

]]></Node>
<StgValue><ssdm name="add_ln1118_52"/></StgValue>
</operation>

<operation id="2183" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="16">
<![CDATA[
.split20:98 %zext_ln1118_54 = zext i16 %add_ln1118_52

]]></Node>
<StgValue><ssdm name="zext_ln1118_54"/></StgValue>
</operation>

<operation id="2184" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:99 %weights_1_V_addr_104 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_54

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_104"/></StgValue>
</operation>

<operation id="2185" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:100 %tmp_119 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 332, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="2186" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:101 %weights_1_V_addr_105 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_119

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_105"/></StgValue>
</operation>

<operation id="2187" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:102 %add_ln1118_53 = add i16 %zext_ln1118_34, i16 42560

]]></Node>
<StgValue><ssdm name="add_ln1118_53"/></StgValue>
</operation>

<operation id="2188" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="16">
<![CDATA[
.split20:103 %zext_ln1118_55 = zext i16 %add_ln1118_53

]]></Node>
<StgValue><ssdm name="zext_ln1118_55"/></StgValue>
</operation>

<operation id="2189" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:104 %weights_1_V_addr_106 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_55

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_106"/></StgValue>
</operation>

<operation id="2190" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:105 %tmp_120 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 333, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="2191" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:106 %weights_1_V_addr_107 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_107"/></StgValue>
</operation>

<operation id="2192" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:107 %add_ln1118_54 = add i16 %zext_ln1118_34, i16 42688

]]></Node>
<StgValue><ssdm name="add_ln1118_54"/></StgValue>
</operation>

<operation id="2193" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="16">
<![CDATA[
.split20:108 %zext_ln1118_56 = zext i16 %add_ln1118_54

]]></Node>
<StgValue><ssdm name="zext_ln1118_56"/></StgValue>
</operation>

<operation id="2194" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:109 %weights_1_V_addr_108 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_56

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_108"/></StgValue>
</operation>

<operation id="2195" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:110 %tmp_121 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 334, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="2196" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:111 %weights_1_V_addr_109 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_109"/></StgValue>
</operation>

<operation id="2197" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:112 %add_ln1118_55 = add i16 %zext_ln1118_34, i16 42816

]]></Node>
<StgValue><ssdm name="add_ln1118_55"/></StgValue>
</operation>

<operation id="2198" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="64" op_0_bw="16">
<![CDATA[
.split20:113 %zext_ln1118_57 = zext i16 %add_ln1118_55

]]></Node>
<StgValue><ssdm name="zext_ln1118_57"/></StgValue>
</operation>

<operation id="2199" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:114 %weights_1_V_addr_110 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_57

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_110"/></StgValue>
</operation>

<operation id="2200" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:115 %tmp_122 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 335, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="2201" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:116 %weights_1_V_addr_111 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_122

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_111"/></StgValue>
</operation>

<operation id="2202" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:117 %add_ln1118_56 = add i16 %zext_ln1118_34, i16 42944

]]></Node>
<StgValue><ssdm name="add_ln1118_56"/></StgValue>
</operation>

<operation id="2203" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="64" op_0_bw="16">
<![CDATA[
.split20:118 %zext_ln1118_58 = zext i16 %add_ln1118_56

]]></Node>
<StgValue><ssdm name="zext_ln1118_58"/></StgValue>
</operation>

<operation id="2204" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:119 %weights_1_V_addr_112 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_58

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_112"/></StgValue>
</operation>

<operation id="2205" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:120 %tmp_123 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 336, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="2206" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:121 %weights_1_V_addr_113 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_123

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_113"/></StgValue>
</operation>

<operation id="2207" st_id="217" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:167 %mul_ln1192_64 = mul i20 %sext_ln1192_256, i20 %sext_ln1192_64

]]></Node>
<StgValue><ssdm name="mul_ln1192_64"/></StgValue>
</operation>

<operation id="2208" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="20" op_0_bw="12">
<![CDATA[
.split20:171 %sext_ln1192_257 = sext i12 %weights_1_V_load_66

]]></Node>
<StgValue><ssdm name="sext_ln1192_257"/></StgValue>
</operation>

<operation id="2209" st_id="217" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:172 %mul_ln1192_65 = mul i20 %sext_ln1192_257, i20 %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_65"/></StgValue>
</operation>

<operation id="2210" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="12" op_0_bw="16">
<![CDATA[
.split20:260 %weights_1_V_load_81 = load i16 %weights_1_V_addr_82

]]></Node>
<StgValue><ssdm name="weights_1_V_load_81"/></StgValue>
</operation>

<operation id="2211" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="12" op_0_bw="16">
<![CDATA[
.split20:266 %weights_1_V_load_82 = load i16 %weights_1_V_addr_83

]]></Node>
<StgValue><ssdm name="weights_1_V_load_82"/></StgValue>
</operation>

<operation id="2212" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="12" op_0_bw="16">
<![CDATA[
.split20:272 %weights_1_V_load_83 = load i16 %weights_1_V_addr_84

]]></Node>
<StgValue><ssdm name="weights_1_V_load_83"/></StgValue>
</operation>

<operation id="2213" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="16">
<![CDATA[
.split20:278 %weights_1_V_load_84 = load i16 %weights_1_V_addr_85

]]></Node>
<StgValue><ssdm name="weights_1_V_load_84"/></StgValue>
</operation>

<operation id="2214" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="12" op_0_bw="16">
<![CDATA[
.split20:284 %weights_1_V_load_85 = load i16 %weights_1_V_addr_86

]]></Node>
<StgValue><ssdm name="weights_1_V_load_85"/></StgValue>
</operation>

<operation id="2215" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="12" op_0_bw="16">
<![CDATA[
.split20:290 %weights_1_V_load_86 = load i16 %weights_1_V_addr_87

]]></Node>
<StgValue><ssdm name="weights_1_V_load_86"/></StgValue>
</operation>

<operation id="2216" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="12" op_0_bw="16">
<![CDATA[
.split20:296 %weights_1_V_load_87 = load i16 %weights_1_V_addr_88

]]></Node>
<StgValue><ssdm name="weights_1_V_load_87"/></StgValue>
</operation>

<operation id="2217" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="12" op_0_bw="16">
<![CDATA[
.split20:302 %weights_1_V_load_88 = load i16 %weights_1_V_addr_89

]]></Node>
<StgValue><ssdm name="weights_1_V_load_88"/></StgValue>
</operation>

<operation id="2218" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="12" op_0_bw="16">
<![CDATA[
.split20:308 %weights_1_V_load_89 = load i16 %weights_1_V_addr_90

]]></Node>
<StgValue><ssdm name="weights_1_V_load_89"/></StgValue>
</operation>

<operation id="2219" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="12" op_0_bw="16">
<![CDATA[
.split20:314 %weights_1_V_load_90 = load i16 %weights_1_V_addr_91

]]></Node>
<StgValue><ssdm name="weights_1_V_load_90"/></StgValue>
</operation>

<operation id="2220" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="12" op_0_bw="16">
<![CDATA[
.split20:320 %weights_1_V_load_91 = load i16 %weights_1_V_addr_92

]]></Node>
<StgValue><ssdm name="weights_1_V_load_91"/></StgValue>
</operation>

<operation id="2221" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="12" op_0_bw="16">
<![CDATA[
.split20:326 %weights_1_V_load_92 = load i16 %weights_1_V_addr_93

]]></Node>
<StgValue><ssdm name="weights_1_V_load_92"/></StgValue>
</operation>

<operation id="2222" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="16">
<![CDATA[
.split20:332 %weights_1_V_load_93 = load i16 %weights_1_V_addr_94

]]></Node>
<StgValue><ssdm name="weights_1_V_load_93"/></StgValue>
</operation>

<operation id="2223" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="12" op_0_bw="16">
<![CDATA[
.split20:338 %weights_1_V_load_94 = load i16 %weights_1_V_addr_95

]]></Node>
<StgValue><ssdm name="weights_1_V_load_94"/></StgValue>
</operation>

<operation id="2224" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="16">
<![CDATA[
.split20:344 %weights_1_V_load_95 = load i16 %weights_1_V_addr_96

]]></Node>
<StgValue><ssdm name="weights_1_V_load_95"/></StgValue>
</operation>

<operation id="2225" st_id="217" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="12" op_0_bw="16">
<![CDATA[
.split20:350 %weights_1_V_load_96 = load i16 %weights_1_V_addr_97

]]></Node>
<StgValue><ssdm name="weights_1_V_load_96"/></StgValue>
</operation>

<operation id="2226" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="12" op_0_bw="16">
<![CDATA[
.split20:356 %weights_1_V_load_97 = load i16 %weights_1_V_addr_98

]]></Node>
<StgValue><ssdm name="weights_1_V_load_97"/></StgValue>
</operation>

<operation id="2227" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="12" op_0_bw="16">
<![CDATA[
.split20:362 %weights_1_V_load_98 = load i16 %weights_1_V_addr_99

]]></Node>
<StgValue><ssdm name="weights_1_V_load_98"/></StgValue>
</operation>

<operation id="2228" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="16">
<![CDATA[
.split20:368 %weights_1_V_load_99 = load i16 %weights_1_V_addr_100

]]></Node>
<StgValue><ssdm name="weights_1_V_load_99"/></StgValue>
</operation>

<operation id="2229" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="12" op_0_bw="16">
<![CDATA[
.split20:374 %weights_1_V_load_100 = load i16 %weights_1_V_addr_101

]]></Node>
<StgValue><ssdm name="weights_1_V_load_100"/></StgValue>
</operation>

<operation id="2230" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="16">
<![CDATA[
.split20:380 %weights_1_V_load_101 = load i16 %weights_1_V_addr_102

]]></Node>
<StgValue><ssdm name="weights_1_V_load_101"/></StgValue>
</operation>

<operation id="2231" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="16">
<![CDATA[
.split20:386 %weights_1_V_load_102 = load i16 %weights_1_V_addr_103

]]></Node>
<StgValue><ssdm name="weights_1_V_load_102"/></StgValue>
</operation>

<operation id="2232" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="16">
<![CDATA[
.split20:392 %weights_1_V_load_103 = load i16 %weights_1_V_addr_104

]]></Node>
<StgValue><ssdm name="weights_1_V_load_103"/></StgValue>
</operation>

<operation id="2233" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="16">
<![CDATA[
.split20:398 %weights_1_V_load_104 = load i16 %weights_1_V_addr_105

]]></Node>
<StgValue><ssdm name="weights_1_V_load_104"/></StgValue>
</operation>

<operation id="2234" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="12" op_0_bw="16">
<![CDATA[
.split20:404 %weights_1_V_load_105 = load i16 %weights_1_V_addr_106

]]></Node>
<StgValue><ssdm name="weights_1_V_load_105"/></StgValue>
</operation>

<operation id="2235" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="16">
<![CDATA[
.split20:410 %weights_1_V_load_106 = load i16 %weights_1_V_addr_107

]]></Node>
<StgValue><ssdm name="weights_1_V_load_106"/></StgValue>
</operation>

<operation id="2236" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="16">
<![CDATA[
.split20:416 %weights_1_V_load_107 = load i16 %weights_1_V_addr_108

]]></Node>
<StgValue><ssdm name="weights_1_V_load_107"/></StgValue>
</operation>

<operation id="2237" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="12" op_0_bw="16">
<![CDATA[
.split20:422 %weights_1_V_load_108 = load i16 %weights_1_V_addr_109

]]></Node>
<StgValue><ssdm name="weights_1_V_load_108"/></StgValue>
</operation>

<operation id="2238" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="16">
<![CDATA[
.split20:428 %weights_1_V_load_109 = load i16 %weights_1_V_addr_110

]]></Node>
<StgValue><ssdm name="weights_1_V_load_109"/></StgValue>
</operation>

<operation id="2239" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="16">
<![CDATA[
.split20:434 %weights_1_V_load_110 = load i16 %weights_1_V_addr_111

]]></Node>
<StgValue><ssdm name="weights_1_V_load_110"/></StgValue>
</operation>

<operation id="2240" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="16">
<![CDATA[
.split20:440 %weights_1_V_load_111 = load i16 %weights_1_V_addr_112

]]></Node>
<StgValue><ssdm name="weights_1_V_load_111"/></StgValue>
</operation>

<operation id="2241" st_id="217" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="16">
<![CDATA[
.split20:446 %weights_1_V_load_112 = load i16 %weights_1_V_addr_113

]]></Node>
<StgValue><ssdm name="weights_1_V_load_112"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2242" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:122 %add_ln1118_57 = add i16 %zext_ln1118_34, i16 43072

]]></Node>
<StgValue><ssdm name="add_ln1118_57"/></StgValue>
</operation>

<operation id="2243" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="16">
<![CDATA[
.split20:123 %zext_ln1118_59 = zext i16 %add_ln1118_57

]]></Node>
<StgValue><ssdm name="zext_ln1118_59"/></StgValue>
</operation>

<operation id="2244" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:124 %weights_1_V_addr_114 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_59

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_114"/></StgValue>
</operation>

<operation id="2245" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:125 %tmp_124 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 337, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="2246" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:126 %weights_1_V_addr_115 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_124

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_115"/></StgValue>
</operation>

<operation id="2247" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:127 %add_ln1118_58 = add i16 %zext_ln1118_34, i16 43200

]]></Node>
<StgValue><ssdm name="add_ln1118_58"/></StgValue>
</operation>

<operation id="2248" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="16">
<![CDATA[
.split20:128 %zext_ln1118_60 = zext i16 %add_ln1118_58

]]></Node>
<StgValue><ssdm name="zext_ln1118_60"/></StgValue>
</operation>

<operation id="2249" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:129 %weights_1_V_addr_116 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_60

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_116"/></StgValue>
</operation>

<operation id="2250" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:130 %tmp_125 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 338, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="2251" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:131 %weights_1_V_addr_117 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_125

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_117"/></StgValue>
</operation>

<operation id="2252" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:132 %add_ln1118_59 = add i16 %zext_ln1118_34, i16 43328

]]></Node>
<StgValue><ssdm name="add_ln1118_59"/></StgValue>
</operation>

<operation id="2253" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="64" op_0_bw="16">
<![CDATA[
.split20:133 %zext_ln1118_61 = zext i16 %add_ln1118_59

]]></Node>
<StgValue><ssdm name="zext_ln1118_61"/></StgValue>
</operation>

<operation id="2254" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:134 %weights_1_V_addr_118 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_61

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_118"/></StgValue>
</operation>

<operation id="2255" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:135 %tmp_126 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 339, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="2256" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:136 %weights_1_V_addr_119 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_126

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_119"/></StgValue>
</operation>

<operation id="2257" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:137 %add_ln1118_60 = add i16 %zext_ln1118_34, i16 43456

]]></Node>
<StgValue><ssdm name="add_ln1118_60"/></StgValue>
</operation>

<operation id="2258" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="16">
<![CDATA[
.split20:138 %zext_ln1118_62 = zext i16 %add_ln1118_60

]]></Node>
<StgValue><ssdm name="zext_ln1118_62"/></StgValue>
</operation>

<operation id="2259" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:139 %weights_1_V_addr_120 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_62

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_120"/></StgValue>
</operation>

<operation id="2260" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:140 %tmp_127 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 340, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2261" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:141 %weights_1_V_addr_121 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_127

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_121"/></StgValue>
</operation>

<operation id="2262" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:142 %add_ln1118_61 = add i16 %zext_ln1118_34, i16 43584

]]></Node>
<StgValue><ssdm name="add_ln1118_61"/></StgValue>
</operation>

<operation id="2263" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="16">
<![CDATA[
.split20:143 %zext_ln1118_63 = zext i16 %add_ln1118_61

]]></Node>
<StgValue><ssdm name="zext_ln1118_63"/></StgValue>
</operation>

<operation id="2264" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:144 %weights_1_V_addr_122 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_63

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_122"/></StgValue>
</operation>

<operation id="2265" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:145 %tmp_128 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 341, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2266" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:146 %weights_1_V_addr_123 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_128

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_123"/></StgValue>
</operation>

<operation id="2267" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:147 %add_ln1118_62 = add i16 %zext_ln1118_34, i16 43712

]]></Node>
<StgValue><ssdm name="add_ln1118_62"/></StgValue>
</operation>

<operation id="2268" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="16">
<![CDATA[
.split20:148 %zext_ln1118_64 = zext i16 %add_ln1118_62

]]></Node>
<StgValue><ssdm name="zext_ln1118_64"/></StgValue>
</operation>

<operation id="2269" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:149 %weights_1_V_addr_124 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_64

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_124"/></StgValue>
</operation>

<operation id="2270" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:150 %tmp_129 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 342, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2271" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:151 %weights_1_V_addr_125 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_129

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_125"/></StgValue>
</operation>

<operation id="2272" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:152 %add_ln1118_63 = add i16 %zext_ln1118_34, i16 43840

]]></Node>
<StgValue><ssdm name="add_ln1118_63"/></StgValue>
</operation>

<operation id="2273" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="16">
<![CDATA[
.split20:153 %zext_ln1118_65 = zext i16 %add_ln1118_63

]]></Node>
<StgValue><ssdm name="zext_ln1118_65"/></StgValue>
</operation>

<operation id="2274" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:154 %weights_1_V_addr_126 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_65

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_126"/></StgValue>
</operation>

<operation id="2275" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:155 %tmp_130 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 343, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2276" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:156 %weights_1_V_addr_127 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_130

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_127"/></StgValue>
</operation>

<operation id="2277" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split20:157 %add_ln1118_64 = add i16 %zext_ln1118_34, i16 43968

]]></Node>
<StgValue><ssdm name="add_ln1118_64"/></StgValue>
</operation>

<operation id="2278" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="16">
<![CDATA[
.split20:158 %zext_ln1118_66 = zext i16 %add_ln1118_64

]]></Node>
<StgValue><ssdm name="zext_ln1118_66"/></StgValue>
</operation>

<operation id="2279" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:159 %weights_1_V_addr_128 = getelementptr i12 %weights_1_V, i64 0, i64 %zext_ln1118_66

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_128"/></StgValue>
</operation>

<operation id="2280" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
.split20:160 %tmp_131 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i57.i7, i57 344, i7 %m

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2281" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:161 %weights_1_V_addr_129 = getelementptr i12 %weights_1_V, i64 0, i64 %tmp_131

]]></Node>
<StgValue><ssdm name="weights_1_V_addr_129"/></StgValue>
</operation>

<operation id="2282" st_id="218" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:167 %mul_ln1192_64 = mul i20 %sext_ln1192_256, i20 %sext_ln1192_64

]]></Node>
<StgValue><ssdm name="mul_ln1192_64"/></StgValue>
</operation>

<operation id="2283" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:168 %shl_ln728_63 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %buffer_3_V_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_63"/></StgValue>
</operation>

<operation id="2284" st_id="218" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:169 %add_ln1192_64 = add i20 %shl_ln728_63, i20 %mul_ln1192_64

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="2285" st_id="218" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:172 %mul_ln1192_65 = mul i20 %sext_ln1192_257, i20 %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_65"/></StgValue>
</operation>

<operation id="2286" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="20" op_0_bw="12">
<![CDATA[
.split20:177 %sext_ln1192_258 = sext i12 %weights_1_V_load_67

]]></Node>
<StgValue><ssdm name="sext_ln1192_258"/></StgValue>
</operation>

<operation id="2287" st_id="218" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:178 %mul_ln1192_66 = mul i20 %sext_ln1192_258, i20 %sext_ln1192_66

]]></Node>
<StgValue><ssdm name="mul_ln1192_66"/></StgValue>
</operation>

<operation id="2288" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="12" op_0_bw="16">
<![CDATA[
.split20:356 %weights_1_V_load_97 = load i16 %weights_1_V_addr_98

]]></Node>
<StgValue><ssdm name="weights_1_V_load_97"/></StgValue>
</operation>

<operation id="2289" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="12" op_0_bw="16">
<![CDATA[
.split20:362 %weights_1_V_load_98 = load i16 %weights_1_V_addr_99

]]></Node>
<StgValue><ssdm name="weights_1_V_load_98"/></StgValue>
</operation>

<operation id="2290" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="12" op_0_bw="16">
<![CDATA[
.split20:368 %weights_1_V_load_99 = load i16 %weights_1_V_addr_100

]]></Node>
<StgValue><ssdm name="weights_1_V_load_99"/></StgValue>
</operation>

<operation id="2291" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="12" op_0_bw="16">
<![CDATA[
.split20:374 %weights_1_V_load_100 = load i16 %weights_1_V_addr_101

]]></Node>
<StgValue><ssdm name="weights_1_V_load_100"/></StgValue>
</operation>

<operation id="2292" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="12" op_0_bw="16">
<![CDATA[
.split20:380 %weights_1_V_load_101 = load i16 %weights_1_V_addr_102

]]></Node>
<StgValue><ssdm name="weights_1_V_load_101"/></StgValue>
</operation>

<operation id="2293" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="12" op_0_bw="16">
<![CDATA[
.split20:386 %weights_1_V_load_102 = load i16 %weights_1_V_addr_103

]]></Node>
<StgValue><ssdm name="weights_1_V_load_102"/></StgValue>
</operation>

<operation id="2294" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="16">
<![CDATA[
.split20:392 %weights_1_V_load_103 = load i16 %weights_1_V_addr_104

]]></Node>
<StgValue><ssdm name="weights_1_V_load_103"/></StgValue>
</operation>

<operation id="2295" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="12" op_0_bw="16">
<![CDATA[
.split20:398 %weights_1_V_load_104 = load i16 %weights_1_V_addr_105

]]></Node>
<StgValue><ssdm name="weights_1_V_load_104"/></StgValue>
</operation>

<operation id="2296" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="12" op_0_bw="16">
<![CDATA[
.split20:404 %weights_1_V_load_105 = load i16 %weights_1_V_addr_106

]]></Node>
<StgValue><ssdm name="weights_1_V_load_105"/></StgValue>
</operation>

<operation id="2297" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="12" op_0_bw="16">
<![CDATA[
.split20:410 %weights_1_V_load_106 = load i16 %weights_1_V_addr_107

]]></Node>
<StgValue><ssdm name="weights_1_V_load_106"/></StgValue>
</operation>

<operation id="2298" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="16">
<![CDATA[
.split20:416 %weights_1_V_load_107 = load i16 %weights_1_V_addr_108

]]></Node>
<StgValue><ssdm name="weights_1_V_load_107"/></StgValue>
</operation>

<operation id="2299" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="12" op_0_bw="16">
<![CDATA[
.split20:422 %weights_1_V_load_108 = load i16 %weights_1_V_addr_109

]]></Node>
<StgValue><ssdm name="weights_1_V_load_108"/></StgValue>
</operation>

<operation id="2300" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="12" op_0_bw="16">
<![CDATA[
.split20:428 %weights_1_V_load_109 = load i16 %weights_1_V_addr_110

]]></Node>
<StgValue><ssdm name="weights_1_V_load_109"/></StgValue>
</operation>

<operation id="2301" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="12" op_0_bw="16">
<![CDATA[
.split20:434 %weights_1_V_load_110 = load i16 %weights_1_V_addr_111

]]></Node>
<StgValue><ssdm name="weights_1_V_load_110"/></StgValue>
</operation>

<operation id="2302" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="16">
<![CDATA[
.split20:440 %weights_1_V_load_111 = load i16 %weights_1_V_addr_112

]]></Node>
<StgValue><ssdm name="weights_1_V_load_111"/></StgValue>
</operation>

<operation id="2303" st_id="218" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="12" op_0_bw="16">
<![CDATA[
.split20:446 %weights_1_V_load_112 = load i16 %weights_1_V_addr_113

]]></Node>
<StgValue><ssdm name="weights_1_V_load_112"/></StgValue>
</operation>

<operation id="2304" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="12" op_0_bw="16">
<![CDATA[
.split20:452 %weights_1_V_load_113 = load i16 %weights_1_V_addr_114

]]></Node>
<StgValue><ssdm name="weights_1_V_load_113"/></StgValue>
</operation>

<operation id="2305" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="12" op_0_bw="16">
<![CDATA[
.split20:458 %weights_1_V_load_114 = load i16 %weights_1_V_addr_115

]]></Node>
<StgValue><ssdm name="weights_1_V_load_114"/></StgValue>
</operation>

<operation id="2306" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="16">
<![CDATA[
.split20:464 %weights_1_V_load_115 = load i16 %weights_1_V_addr_116

]]></Node>
<StgValue><ssdm name="weights_1_V_load_115"/></StgValue>
</operation>

<operation id="2307" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="12" op_0_bw="16">
<![CDATA[
.split20:470 %weights_1_V_load_116 = load i16 %weights_1_V_addr_117

]]></Node>
<StgValue><ssdm name="weights_1_V_load_116"/></StgValue>
</operation>

<operation id="2308" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="16">
<![CDATA[
.split20:476 %weights_1_V_load_117 = load i16 %weights_1_V_addr_118

]]></Node>
<StgValue><ssdm name="weights_1_V_load_117"/></StgValue>
</operation>

<operation id="2309" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="16">
<![CDATA[
.split20:482 %weights_1_V_load_118 = load i16 %weights_1_V_addr_119

]]></Node>
<StgValue><ssdm name="weights_1_V_load_118"/></StgValue>
</operation>

<operation id="2310" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="16">
<![CDATA[
.split20:488 %weights_1_V_load_119 = load i16 %weights_1_V_addr_120

]]></Node>
<StgValue><ssdm name="weights_1_V_load_119"/></StgValue>
</operation>

<operation id="2311" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="16">
<![CDATA[
.split20:494 %weights_1_V_load_120 = load i16 %weights_1_V_addr_121

]]></Node>
<StgValue><ssdm name="weights_1_V_load_120"/></StgValue>
</operation>

<operation id="2312" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="12" op_0_bw="16">
<![CDATA[
.split20:500 %weights_1_V_load_121 = load i16 %weights_1_V_addr_122

]]></Node>
<StgValue><ssdm name="weights_1_V_load_121"/></StgValue>
</operation>

<operation id="2313" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="12" op_0_bw="16">
<![CDATA[
.split20:506 %weights_1_V_load_122 = load i16 %weights_1_V_addr_123

]]></Node>
<StgValue><ssdm name="weights_1_V_load_122"/></StgValue>
</operation>

<operation id="2314" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="12" op_0_bw="16">
<![CDATA[
.split20:512 %weights_1_V_load_123 = load i16 %weights_1_V_addr_124

]]></Node>
<StgValue><ssdm name="weights_1_V_load_123"/></StgValue>
</operation>

<operation id="2315" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="12" op_0_bw="16">
<![CDATA[
.split20:518 %weights_1_V_load_124 = load i16 %weights_1_V_addr_125

]]></Node>
<StgValue><ssdm name="weights_1_V_load_124"/></StgValue>
</operation>

<operation id="2316" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="16">
<![CDATA[
.split20:524 %weights_1_V_load_125 = load i16 %weights_1_V_addr_126

]]></Node>
<StgValue><ssdm name="weights_1_V_load_125"/></StgValue>
</operation>

<operation id="2317" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="16">
<![CDATA[
.split20:530 %weights_1_V_load_126 = load i16 %weights_1_V_addr_127

]]></Node>
<StgValue><ssdm name="weights_1_V_load_126"/></StgValue>
</operation>

<operation id="2318" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="16">
<![CDATA[
.split20:536 %weights_1_V_load_127 = load i16 %weights_1_V_addr_128

]]></Node>
<StgValue><ssdm name="weights_1_V_load_127"/></StgValue>
</operation>

<operation id="2319" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="16">
<![CDATA[
.split20:542 %weights_1_V_load_128 = load i16 %weights_1_V_addr_129

]]></Node>
<StgValue><ssdm name="weights_1_V_load_128"/></StgValue>
</operation>

<operation id="2320" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
.split20:550 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %m

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2321" st_id="219" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:169 %add_ln1192_64 = add i20 %shl_ln728_63, i20 %mul_ln1192_64

]]></Node>
<StgValue><ssdm name="add_ln1192_64"/></StgValue>
</operation>

<operation id="2322" st_id="219" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:172 %mul_ln1192_65 = mul i20 %sext_ln1192_257, i20 %sext_ln1192_65

]]></Node>
<StgValue><ssdm name="mul_ln1192_65"/></StgValue>
</operation>

<operation id="2323" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:173 %tmp_132 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_64, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2324" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:174 %shl_ln728_64 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_132, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_64"/></StgValue>
</operation>

<operation id="2325" st_id="219" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:175 %add_ln1192_65 = add i20 %shl_ln728_64, i20 %mul_ln1192_65

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="2326" st_id="219" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:178 %mul_ln1192_66 = mul i20 %sext_ln1192_258, i20 %sext_ln1192_66

]]></Node>
<StgValue><ssdm name="mul_ln1192_66"/></StgValue>
</operation>

<operation id="2327" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="20" op_0_bw="12">
<![CDATA[
.split20:183 %sext_ln1192_259 = sext i12 %weights_1_V_load_68

]]></Node>
<StgValue><ssdm name="sext_ln1192_259"/></StgValue>
</operation>

<operation id="2328" st_id="219" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:184 %mul_ln1192_67 = mul i20 %sext_ln1192_259, i20 %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_67"/></StgValue>
</operation>

<operation id="2329" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="12" op_0_bw="16">
<![CDATA[
.split20:452 %weights_1_V_load_113 = load i16 %weights_1_V_addr_114

]]></Node>
<StgValue><ssdm name="weights_1_V_load_113"/></StgValue>
</operation>

<operation id="2330" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="12" op_0_bw="16">
<![CDATA[
.split20:458 %weights_1_V_load_114 = load i16 %weights_1_V_addr_115

]]></Node>
<StgValue><ssdm name="weights_1_V_load_114"/></StgValue>
</operation>

<operation id="2331" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="12" op_0_bw="16">
<![CDATA[
.split20:464 %weights_1_V_load_115 = load i16 %weights_1_V_addr_116

]]></Node>
<StgValue><ssdm name="weights_1_V_load_115"/></StgValue>
</operation>

<operation id="2332" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="12" op_0_bw="16">
<![CDATA[
.split20:470 %weights_1_V_load_116 = load i16 %weights_1_V_addr_117

]]></Node>
<StgValue><ssdm name="weights_1_V_load_116"/></StgValue>
</operation>

<operation id="2333" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="16">
<![CDATA[
.split20:476 %weights_1_V_load_117 = load i16 %weights_1_V_addr_118

]]></Node>
<StgValue><ssdm name="weights_1_V_load_117"/></StgValue>
</operation>

<operation id="2334" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="12" op_0_bw="16">
<![CDATA[
.split20:482 %weights_1_V_load_118 = load i16 %weights_1_V_addr_119

]]></Node>
<StgValue><ssdm name="weights_1_V_load_118"/></StgValue>
</operation>

<operation id="2335" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="12" op_0_bw="16">
<![CDATA[
.split20:488 %weights_1_V_load_119 = load i16 %weights_1_V_addr_120

]]></Node>
<StgValue><ssdm name="weights_1_V_load_119"/></StgValue>
</operation>

<operation id="2336" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="12" op_0_bw="16">
<![CDATA[
.split20:494 %weights_1_V_load_120 = load i16 %weights_1_V_addr_121

]]></Node>
<StgValue><ssdm name="weights_1_V_load_120"/></StgValue>
</operation>

<operation id="2337" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="12" op_0_bw="16">
<![CDATA[
.split20:500 %weights_1_V_load_121 = load i16 %weights_1_V_addr_122

]]></Node>
<StgValue><ssdm name="weights_1_V_load_121"/></StgValue>
</operation>

<operation id="2338" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="12" op_0_bw="16">
<![CDATA[
.split20:506 %weights_1_V_load_122 = load i16 %weights_1_V_addr_123

]]></Node>
<StgValue><ssdm name="weights_1_V_load_122"/></StgValue>
</operation>

<operation id="2339" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="12" op_0_bw="16">
<![CDATA[
.split20:512 %weights_1_V_load_123 = load i16 %weights_1_V_addr_124

]]></Node>
<StgValue><ssdm name="weights_1_V_load_123"/></StgValue>
</operation>

<operation id="2340" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="12" op_0_bw="16">
<![CDATA[
.split20:518 %weights_1_V_load_124 = load i16 %weights_1_V_addr_125

]]></Node>
<StgValue><ssdm name="weights_1_V_load_124"/></StgValue>
</operation>

<operation id="2341" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="12" op_0_bw="16">
<![CDATA[
.split20:524 %weights_1_V_load_125 = load i16 %weights_1_V_addr_126

]]></Node>
<StgValue><ssdm name="weights_1_V_load_125"/></StgValue>
</operation>

<operation id="2342" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="12" op_0_bw="16">
<![CDATA[
.split20:530 %weights_1_V_load_126 = load i16 %weights_1_V_addr_127

]]></Node>
<StgValue><ssdm name="weights_1_V_load_126"/></StgValue>
</operation>

<operation id="2343" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="12" op_0_bw="16">
<![CDATA[
.split20:536 %weights_1_V_load_127 = load i16 %weights_1_V_addr_128

]]></Node>
<StgValue><ssdm name="weights_1_V_load_127"/></StgValue>
</operation>

<operation id="2344" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="16">
<![CDATA[
.split20:542 %weights_1_V_load_128 = load i16 %weights_1_V_addr_129

]]></Node>
<StgValue><ssdm name="weights_1_V_load_128"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2345" st_id="220" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:175 %add_ln1192_65 = add i20 %shl_ln728_64, i20 %mul_ln1192_65

]]></Node>
<StgValue><ssdm name="add_ln1192_65"/></StgValue>
</operation>

<operation id="2346" st_id="220" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:178 %mul_ln1192_66 = mul i20 %sext_ln1192_258, i20 %sext_ln1192_66

]]></Node>
<StgValue><ssdm name="mul_ln1192_66"/></StgValue>
</operation>

<operation id="2347" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:179 %tmp_133 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_65, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2348" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:180 %shl_ln728_65 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_133, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_65"/></StgValue>
</operation>

<operation id="2349" st_id="220" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:181 %add_ln1192_66 = add i20 %shl_ln728_65, i20 %mul_ln1192_66

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="2350" st_id="220" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:184 %mul_ln1192_67 = mul i20 %sext_ln1192_259, i20 %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_67"/></StgValue>
</operation>

<operation id="2351" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="20" op_0_bw="12">
<![CDATA[
.split20:189 %sext_ln1192_260 = sext i12 %weights_1_V_load_69

]]></Node>
<StgValue><ssdm name="sext_ln1192_260"/></StgValue>
</operation>

<operation id="2352" st_id="220" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:190 %mul_ln1192_68 = mul i20 %sext_ln1192_260, i20 %sext_ln1192_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_68"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2353" st_id="221" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:181 %add_ln1192_66 = add i20 %shl_ln728_65, i20 %mul_ln1192_66

]]></Node>
<StgValue><ssdm name="add_ln1192_66"/></StgValue>
</operation>

<operation id="2354" st_id="221" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:184 %mul_ln1192_67 = mul i20 %sext_ln1192_259, i20 %sext_ln1192_67

]]></Node>
<StgValue><ssdm name="mul_ln1192_67"/></StgValue>
</operation>

<operation id="2355" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:185 %tmp_134 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_66, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2356" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:186 %shl_ln728_66 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_134, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_66"/></StgValue>
</operation>

<operation id="2357" st_id="221" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:187 %add_ln1192_67 = add i20 %shl_ln728_66, i20 %mul_ln1192_67

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="2358" st_id="221" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:190 %mul_ln1192_68 = mul i20 %sext_ln1192_260, i20 %sext_ln1192_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_68"/></StgValue>
</operation>

<operation id="2359" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="20" op_0_bw="12">
<![CDATA[
.split20:195 %sext_ln1192_261 = sext i12 %weights_1_V_load_70

]]></Node>
<StgValue><ssdm name="sext_ln1192_261"/></StgValue>
</operation>

<operation id="2360" st_id="221" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:196 %mul_ln1192_69 = mul i20 %sext_ln1192_261, i20 %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_69"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2361" st_id="222" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:187 %add_ln1192_67 = add i20 %shl_ln728_66, i20 %mul_ln1192_67

]]></Node>
<StgValue><ssdm name="add_ln1192_67"/></StgValue>
</operation>

<operation id="2362" st_id="222" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:190 %mul_ln1192_68 = mul i20 %sext_ln1192_260, i20 %sext_ln1192_68

]]></Node>
<StgValue><ssdm name="mul_ln1192_68"/></StgValue>
</operation>

<operation id="2363" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:191 %tmp_135 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_67, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2364" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:192 %shl_ln728_67 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_135, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_67"/></StgValue>
</operation>

<operation id="2365" st_id="222" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:193 %add_ln1192_68 = add i20 %shl_ln728_67, i20 %mul_ln1192_68

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="2366" st_id="222" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:196 %mul_ln1192_69 = mul i20 %sext_ln1192_261, i20 %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_69"/></StgValue>
</operation>

<operation id="2367" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="20" op_0_bw="12">
<![CDATA[
.split20:201 %sext_ln1192_262 = sext i12 %weights_1_V_load_71

]]></Node>
<StgValue><ssdm name="sext_ln1192_262"/></StgValue>
</operation>

<operation id="2368" st_id="222" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:202 %mul_ln1192_70 = mul i20 %sext_ln1192_262, i20 %sext_ln1192_70

]]></Node>
<StgValue><ssdm name="mul_ln1192_70"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2369" st_id="223" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:193 %add_ln1192_68 = add i20 %shl_ln728_67, i20 %mul_ln1192_68

]]></Node>
<StgValue><ssdm name="add_ln1192_68"/></StgValue>
</operation>

<operation id="2370" st_id="223" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:196 %mul_ln1192_69 = mul i20 %sext_ln1192_261, i20 %sext_ln1192_69

]]></Node>
<StgValue><ssdm name="mul_ln1192_69"/></StgValue>
</operation>

<operation id="2371" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:197 %tmp_136 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_68, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2372" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:198 %shl_ln728_68 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_136, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_68"/></StgValue>
</operation>

<operation id="2373" st_id="223" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:199 %add_ln1192_69 = add i20 %shl_ln728_68, i20 %mul_ln1192_69

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="2374" st_id="223" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:202 %mul_ln1192_70 = mul i20 %sext_ln1192_262, i20 %sext_ln1192_70

]]></Node>
<StgValue><ssdm name="mul_ln1192_70"/></StgValue>
</operation>

<operation id="2375" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="20" op_0_bw="12">
<![CDATA[
.split20:207 %sext_ln1192_263 = sext i12 %weights_1_V_load_72

]]></Node>
<StgValue><ssdm name="sext_ln1192_263"/></StgValue>
</operation>

<operation id="2376" st_id="223" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:208 %mul_ln1192_71 = mul i20 %sext_ln1192_263, i20 %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_71"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2377" st_id="224" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:199 %add_ln1192_69 = add i20 %shl_ln728_68, i20 %mul_ln1192_69

]]></Node>
<StgValue><ssdm name="add_ln1192_69"/></StgValue>
</operation>

<operation id="2378" st_id="224" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:202 %mul_ln1192_70 = mul i20 %sext_ln1192_262, i20 %sext_ln1192_70

]]></Node>
<StgValue><ssdm name="mul_ln1192_70"/></StgValue>
</operation>

<operation id="2379" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:203 %tmp_137 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_69, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2380" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:204 %shl_ln728_69 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_137, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_69"/></StgValue>
</operation>

<operation id="2381" st_id="224" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:205 %add_ln1192_70 = add i20 %shl_ln728_69, i20 %mul_ln1192_70

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="2382" st_id="224" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:208 %mul_ln1192_71 = mul i20 %sext_ln1192_263, i20 %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_71"/></StgValue>
</operation>

<operation id="2383" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="20" op_0_bw="12">
<![CDATA[
.split20:213 %sext_ln1192_264 = sext i12 %weights_1_V_load_73

]]></Node>
<StgValue><ssdm name="sext_ln1192_264"/></StgValue>
</operation>

<operation id="2384" st_id="224" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:214 %mul_ln1192_72 = mul i20 %sext_ln1192_264, i20 %sext_ln1192_72

]]></Node>
<StgValue><ssdm name="mul_ln1192_72"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2385" st_id="225" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:205 %add_ln1192_70 = add i20 %shl_ln728_69, i20 %mul_ln1192_70

]]></Node>
<StgValue><ssdm name="add_ln1192_70"/></StgValue>
</operation>

<operation id="2386" st_id="225" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:208 %mul_ln1192_71 = mul i20 %sext_ln1192_263, i20 %sext_ln1192_71

]]></Node>
<StgValue><ssdm name="mul_ln1192_71"/></StgValue>
</operation>

<operation id="2387" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:209 %tmp_138 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_70, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2388" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:210 %shl_ln728_70 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_138, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_70"/></StgValue>
</operation>

<operation id="2389" st_id="225" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:211 %add_ln1192_71 = add i20 %shl_ln728_70, i20 %mul_ln1192_71

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="2390" st_id="225" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:214 %mul_ln1192_72 = mul i20 %sext_ln1192_264, i20 %sext_ln1192_72

]]></Node>
<StgValue><ssdm name="mul_ln1192_72"/></StgValue>
</operation>

<operation id="2391" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="20" op_0_bw="12">
<![CDATA[
.split20:219 %sext_ln1192_265 = sext i12 %weights_1_V_load_74

]]></Node>
<StgValue><ssdm name="sext_ln1192_265"/></StgValue>
</operation>

<operation id="2392" st_id="225" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:220 %mul_ln1192_73 = mul i20 %sext_ln1192_265, i20 %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_73"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2393" st_id="226" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:211 %add_ln1192_71 = add i20 %shl_ln728_70, i20 %mul_ln1192_71

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="2394" st_id="226" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:214 %mul_ln1192_72 = mul i20 %sext_ln1192_264, i20 %sext_ln1192_72

]]></Node>
<StgValue><ssdm name="mul_ln1192_72"/></StgValue>
</operation>

<operation id="2395" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:215 %tmp_139 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_71, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2396" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:216 %shl_ln728_71 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_139, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_71"/></StgValue>
</operation>

<operation id="2397" st_id="226" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:217 %add_ln1192_72 = add i20 %shl_ln728_71, i20 %mul_ln1192_72

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="2398" st_id="226" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:220 %mul_ln1192_73 = mul i20 %sext_ln1192_265, i20 %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_73"/></StgValue>
</operation>

<operation id="2399" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="20" op_0_bw="12">
<![CDATA[
.split20:225 %sext_ln1192_266 = sext i12 %weights_1_V_load_75

]]></Node>
<StgValue><ssdm name="sext_ln1192_266"/></StgValue>
</operation>

<operation id="2400" st_id="226" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:226 %mul_ln1192_74 = mul i20 %sext_ln1192_266, i20 %sext_ln1192_74

]]></Node>
<StgValue><ssdm name="mul_ln1192_74"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2401" st_id="227" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:217 %add_ln1192_72 = add i20 %shl_ln728_71, i20 %mul_ln1192_72

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="2402" st_id="227" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:220 %mul_ln1192_73 = mul i20 %sext_ln1192_265, i20 %sext_ln1192_73

]]></Node>
<StgValue><ssdm name="mul_ln1192_73"/></StgValue>
</operation>

<operation id="2403" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:221 %tmp_140 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_72, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2404" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:222 %shl_ln728_72 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_140, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_72"/></StgValue>
</operation>

<operation id="2405" st_id="227" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:223 %add_ln1192_73 = add i20 %shl_ln728_72, i20 %mul_ln1192_73

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="2406" st_id="227" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:226 %mul_ln1192_74 = mul i20 %sext_ln1192_266, i20 %sext_ln1192_74

]]></Node>
<StgValue><ssdm name="mul_ln1192_74"/></StgValue>
</operation>

<operation id="2407" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="20" op_0_bw="12">
<![CDATA[
.split20:231 %sext_ln1192_267 = sext i12 %weights_1_V_load_76

]]></Node>
<StgValue><ssdm name="sext_ln1192_267"/></StgValue>
</operation>

<operation id="2408" st_id="227" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:232 %mul_ln1192_75 = mul i20 %sext_ln1192_267, i20 %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_75"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2409" st_id="228" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:223 %add_ln1192_73 = add i20 %shl_ln728_72, i20 %mul_ln1192_73

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="2410" st_id="228" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:226 %mul_ln1192_74 = mul i20 %sext_ln1192_266, i20 %sext_ln1192_74

]]></Node>
<StgValue><ssdm name="mul_ln1192_74"/></StgValue>
</operation>

<operation id="2411" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:227 %tmp_141 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_73, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2412" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:228 %shl_ln728_73 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_141, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_73"/></StgValue>
</operation>

<operation id="2413" st_id="228" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:229 %add_ln1192_74 = add i20 %shl_ln728_73, i20 %mul_ln1192_74

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="2414" st_id="228" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:232 %mul_ln1192_75 = mul i20 %sext_ln1192_267, i20 %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_75"/></StgValue>
</operation>

<operation id="2415" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="20" op_0_bw="12">
<![CDATA[
.split20:237 %sext_ln1192_268 = sext i12 %weights_1_V_load_77

]]></Node>
<StgValue><ssdm name="sext_ln1192_268"/></StgValue>
</operation>

<operation id="2416" st_id="228" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:238 %mul_ln1192_76 = mul i20 %sext_ln1192_268, i20 %sext_ln1192_76

]]></Node>
<StgValue><ssdm name="mul_ln1192_76"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2417" st_id="229" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:229 %add_ln1192_74 = add i20 %shl_ln728_73, i20 %mul_ln1192_74

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="2418" st_id="229" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:232 %mul_ln1192_75 = mul i20 %sext_ln1192_267, i20 %sext_ln1192_75

]]></Node>
<StgValue><ssdm name="mul_ln1192_75"/></StgValue>
</operation>

<operation id="2419" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:233 %tmp_142 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_74, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2420" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:234 %shl_ln728_74 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_142, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_74"/></StgValue>
</operation>

<operation id="2421" st_id="229" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:235 %add_ln1192_75 = add i20 %shl_ln728_74, i20 %mul_ln1192_75

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="2422" st_id="229" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:238 %mul_ln1192_76 = mul i20 %sext_ln1192_268, i20 %sext_ln1192_76

]]></Node>
<StgValue><ssdm name="mul_ln1192_76"/></StgValue>
</operation>

<operation id="2423" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="20" op_0_bw="12">
<![CDATA[
.split20:243 %sext_ln1192_269 = sext i12 %weights_1_V_load_78

]]></Node>
<StgValue><ssdm name="sext_ln1192_269"/></StgValue>
</operation>

<operation id="2424" st_id="229" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:244 %mul_ln1192_77 = mul i20 %sext_ln1192_269, i20 %sext_ln1192_77

]]></Node>
<StgValue><ssdm name="mul_ln1192_77"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2425" st_id="230" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:235 %add_ln1192_75 = add i20 %shl_ln728_74, i20 %mul_ln1192_75

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="2426" st_id="230" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:238 %mul_ln1192_76 = mul i20 %sext_ln1192_268, i20 %sext_ln1192_76

]]></Node>
<StgValue><ssdm name="mul_ln1192_76"/></StgValue>
</operation>

<operation id="2427" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:239 %tmp_143 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_75, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2428" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:240 %shl_ln728_75 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_143, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_75"/></StgValue>
</operation>

<operation id="2429" st_id="230" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:241 %add_ln1192_76 = add i20 %shl_ln728_75, i20 %mul_ln1192_76

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="2430" st_id="230" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:244 %mul_ln1192_77 = mul i20 %sext_ln1192_269, i20 %sext_ln1192_77

]]></Node>
<StgValue><ssdm name="mul_ln1192_77"/></StgValue>
</operation>

<operation id="2431" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="20" op_0_bw="12">
<![CDATA[
.split20:249 %sext_ln1192_270 = sext i12 %weights_1_V_load_79

]]></Node>
<StgValue><ssdm name="sext_ln1192_270"/></StgValue>
</operation>

<operation id="2432" st_id="230" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:250 %mul_ln1192_78 = mul i20 %sext_ln1192_270, i20 %sext_ln1192_78

]]></Node>
<StgValue><ssdm name="mul_ln1192_78"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2433" st_id="231" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:241 %add_ln1192_76 = add i20 %shl_ln728_75, i20 %mul_ln1192_76

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="2434" st_id="231" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:244 %mul_ln1192_77 = mul i20 %sext_ln1192_269, i20 %sext_ln1192_77

]]></Node>
<StgValue><ssdm name="mul_ln1192_77"/></StgValue>
</operation>

<operation id="2435" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:245 %tmp_144 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_76, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2436" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:246 %shl_ln728_76 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_144, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_76"/></StgValue>
</operation>

<operation id="2437" st_id="231" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:247 %add_ln1192_77 = add i20 %shl_ln728_76, i20 %mul_ln1192_77

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="2438" st_id="231" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:250 %mul_ln1192_78 = mul i20 %sext_ln1192_270, i20 %sext_ln1192_78

]]></Node>
<StgValue><ssdm name="mul_ln1192_78"/></StgValue>
</operation>

<operation id="2439" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="20" op_0_bw="12">
<![CDATA[
.split20:255 %sext_ln1192_271 = sext i12 %weights_1_V_load_80

]]></Node>
<StgValue><ssdm name="sext_ln1192_271"/></StgValue>
</operation>

<operation id="2440" st_id="231" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:256 %mul_ln1192_79 = mul i20 %sext_ln1192_271, i20 %sext_ln1192_79

]]></Node>
<StgValue><ssdm name="mul_ln1192_79"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2441" st_id="232" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:247 %add_ln1192_77 = add i20 %shl_ln728_76, i20 %mul_ln1192_77

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="2442" st_id="232" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:250 %mul_ln1192_78 = mul i20 %sext_ln1192_270, i20 %sext_ln1192_78

]]></Node>
<StgValue><ssdm name="mul_ln1192_78"/></StgValue>
</operation>

<operation id="2443" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:251 %tmp_145 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_77, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2444" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:252 %shl_ln728_77 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_145, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_77"/></StgValue>
</operation>

<operation id="2445" st_id="232" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:253 %add_ln1192_78 = add i20 %shl_ln728_77, i20 %mul_ln1192_78

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="2446" st_id="232" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:256 %mul_ln1192_79 = mul i20 %sext_ln1192_271, i20 %sext_ln1192_79

]]></Node>
<StgValue><ssdm name="mul_ln1192_79"/></StgValue>
</operation>

<operation id="2447" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="20" op_0_bw="12">
<![CDATA[
.split20:261 %sext_ln1192_272 = sext i12 %weights_1_V_load_81

]]></Node>
<StgValue><ssdm name="sext_ln1192_272"/></StgValue>
</operation>

<operation id="2448" st_id="232" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:262 %mul_ln1192_80 = mul i20 %sext_ln1192_272, i20 %sext_ln1192_80

]]></Node>
<StgValue><ssdm name="mul_ln1192_80"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2449" st_id="233" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:253 %add_ln1192_78 = add i20 %shl_ln728_77, i20 %mul_ln1192_78

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="2450" st_id="233" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:256 %mul_ln1192_79 = mul i20 %sext_ln1192_271, i20 %sext_ln1192_79

]]></Node>
<StgValue><ssdm name="mul_ln1192_79"/></StgValue>
</operation>

<operation id="2451" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:257 %tmp_146 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_78, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="2452" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:258 %shl_ln728_78 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_146, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_78"/></StgValue>
</operation>

<operation id="2453" st_id="233" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:259 %add_ln1192_79 = add i20 %shl_ln728_78, i20 %mul_ln1192_79

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="2454" st_id="233" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:262 %mul_ln1192_80 = mul i20 %sext_ln1192_272, i20 %sext_ln1192_80

]]></Node>
<StgValue><ssdm name="mul_ln1192_80"/></StgValue>
</operation>

<operation id="2455" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="20" op_0_bw="12">
<![CDATA[
.split20:267 %sext_ln1192_273 = sext i12 %weights_1_V_load_82

]]></Node>
<StgValue><ssdm name="sext_ln1192_273"/></StgValue>
</operation>

<operation id="2456" st_id="233" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:268 %mul_ln1192_81 = mul i20 %sext_ln1192_273, i20 %sext_ln1192_81

]]></Node>
<StgValue><ssdm name="mul_ln1192_81"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2457" st_id="234" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:259 %add_ln1192_79 = add i20 %shl_ln728_78, i20 %mul_ln1192_79

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="2458" st_id="234" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:262 %mul_ln1192_80 = mul i20 %sext_ln1192_272, i20 %sext_ln1192_80

]]></Node>
<StgValue><ssdm name="mul_ln1192_80"/></StgValue>
</operation>

<operation id="2459" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:263 %tmp_147 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_79, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="2460" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:264 %shl_ln728_79 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_147, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_79"/></StgValue>
</operation>

<operation id="2461" st_id="234" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:265 %add_ln1192_80 = add i20 %shl_ln728_79, i20 %mul_ln1192_80

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="2462" st_id="234" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:268 %mul_ln1192_81 = mul i20 %sext_ln1192_273, i20 %sext_ln1192_81

]]></Node>
<StgValue><ssdm name="mul_ln1192_81"/></StgValue>
</operation>

<operation id="2463" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="20" op_0_bw="12">
<![CDATA[
.split20:273 %sext_ln1192_274 = sext i12 %weights_1_V_load_83

]]></Node>
<StgValue><ssdm name="sext_ln1192_274"/></StgValue>
</operation>

<operation id="2464" st_id="234" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:274 %mul_ln1192_82 = mul i20 %sext_ln1192_274, i20 %sext_ln1192_82

]]></Node>
<StgValue><ssdm name="mul_ln1192_82"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2465" st_id="235" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:265 %add_ln1192_80 = add i20 %shl_ln728_79, i20 %mul_ln1192_80

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="2466" st_id="235" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:268 %mul_ln1192_81 = mul i20 %sext_ln1192_273, i20 %sext_ln1192_81

]]></Node>
<StgValue><ssdm name="mul_ln1192_81"/></StgValue>
</operation>

<operation id="2467" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:269 %tmp_148 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_80, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="2468" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:270 %shl_ln728_80 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_148, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_80"/></StgValue>
</operation>

<operation id="2469" st_id="235" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:271 %add_ln1192_81 = add i20 %shl_ln728_80, i20 %mul_ln1192_81

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="2470" st_id="235" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:274 %mul_ln1192_82 = mul i20 %sext_ln1192_274, i20 %sext_ln1192_82

]]></Node>
<StgValue><ssdm name="mul_ln1192_82"/></StgValue>
</operation>

<operation id="2471" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="20" op_0_bw="12">
<![CDATA[
.split20:279 %sext_ln1192_275 = sext i12 %weights_1_V_load_84

]]></Node>
<StgValue><ssdm name="sext_ln1192_275"/></StgValue>
</operation>

<operation id="2472" st_id="235" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:280 %mul_ln1192_83 = mul i20 %sext_ln1192_275, i20 %sext_ln1192_83

]]></Node>
<StgValue><ssdm name="mul_ln1192_83"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2473" st_id="236" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:271 %add_ln1192_81 = add i20 %shl_ln728_80, i20 %mul_ln1192_81

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="2474" st_id="236" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:274 %mul_ln1192_82 = mul i20 %sext_ln1192_274, i20 %sext_ln1192_82

]]></Node>
<StgValue><ssdm name="mul_ln1192_82"/></StgValue>
</operation>

<operation id="2475" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:275 %tmp_149 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_81, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2476" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:276 %shl_ln728_81 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_149, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_81"/></StgValue>
</operation>

<operation id="2477" st_id="236" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:277 %add_ln1192_82 = add i20 %shl_ln728_81, i20 %mul_ln1192_82

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="2478" st_id="236" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:280 %mul_ln1192_83 = mul i20 %sext_ln1192_275, i20 %sext_ln1192_83

]]></Node>
<StgValue><ssdm name="mul_ln1192_83"/></StgValue>
</operation>

<operation id="2479" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="20" op_0_bw="12">
<![CDATA[
.split20:285 %sext_ln1192_276 = sext i12 %weights_1_V_load_85

]]></Node>
<StgValue><ssdm name="sext_ln1192_276"/></StgValue>
</operation>

<operation id="2480" st_id="236" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:286 %mul_ln1192_84 = mul i20 %sext_ln1192_276, i20 %sext_ln1192_84

]]></Node>
<StgValue><ssdm name="mul_ln1192_84"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2481" st_id="237" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:277 %add_ln1192_82 = add i20 %shl_ln728_81, i20 %mul_ln1192_82

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="2482" st_id="237" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:280 %mul_ln1192_83 = mul i20 %sext_ln1192_275, i20 %sext_ln1192_83

]]></Node>
<StgValue><ssdm name="mul_ln1192_83"/></StgValue>
</operation>

<operation id="2483" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:281 %tmp_150 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_82, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2484" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:282 %shl_ln728_82 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_150, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_82"/></StgValue>
</operation>

<operation id="2485" st_id="237" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:283 %add_ln1192_83 = add i20 %shl_ln728_82, i20 %mul_ln1192_83

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="2486" st_id="237" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:286 %mul_ln1192_84 = mul i20 %sext_ln1192_276, i20 %sext_ln1192_84

]]></Node>
<StgValue><ssdm name="mul_ln1192_84"/></StgValue>
</operation>

<operation id="2487" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="20" op_0_bw="12">
<![CDATA[
.split20:291 %sext_ln1192_277 = sext i12 %weights_1_V_load_86

]]></Node>
<StgValue><ssdm name="sext_ln1192_277"/></StgValue>
</operation>

<operation id="2488" st_id="237" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:292 %mul_ln1192_85 = mul i20 %sext_ln1192_277, i20 %sext_ln1192_85

]]></Node>
<StgValue><ssdm name="mul_ln1192_85"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2489" st_id="238" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:283 %add_ln1192_83 = add i20 %shl_ln728_82, i20 %mul_ln1192_83

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="2490" st_id="238" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:286 %mul_ln1192_84 = mul i20 %sext_ln1192_276, i20 %sext_ln1192_84

]]></Node>
<StgValue><ssdm name="mul_ln1192_84"/></StgValue>
</operation>

<operation id="2491" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:287 %tmp_151 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_83, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2492" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:288 %shl_ln728_83 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_151, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_83"/></StgValue>
</operation>

<operation id="2493" st_id="238" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:289 %add_ln1192_84 = add i20 %shl_ln728_83, i20 %mul_ln1192_84

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="2494" st_id="238" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:292 %mul_ln1192_85 = mul i20 %sext_ln1192_277, i20 %sext_ln1192_85

]]></Node>
<StgValue><ssdm name="mul_ln1192_85"/></StgValue>
</operation>

<operation id="2495" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="20" op_0_bw="12">
<![CDATA[
.split20:297 %sext_ln1192_278 = sext i12 %weights_1_V_load_87

]]></Node>
<StgValue><ssdm name="sext_ln1192_278"/></StgValue>
</operation>

<operation id="2496" st_id="238" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:298 %mul_ln1192_86 = mul i20 %sext_ln1192_278, i20 %sext_ln1192_86

]]></Node>
<StgValue><ssdm name="mul_ln1192_86"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2497" st_id="239" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:289 %add_ln1192_84 = add i20 %shl_ln728_83, i20 %mul_ln1192_84

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="2498" st_id="239" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:292 %mul_ln1192_85 = mul i20 %sext_ln1192_277, i20 %sext_ln1192_85

]]></Node>
<StgValue><ssdm name="mul_ln1192_85"/></StgValue>
</operation>

<operation id="2499" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:293 %tmp_152 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_84, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2500" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:294 %shl_ln728_84 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_152, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_84"/></StgValue>
</operation>

<operation id="2501" st_id="239" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:295 %add_ln1192_85 = add i20 %shl_ln728_84, i20 %mul_ln1192_85

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="2502" st_id="239" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:298 %mul_ln1192_86 = mul i20 %sext_ln1192_278, i20 %sext_ln1192_86

]]></Node>
<StgValue><ssdm name="mul_ln1192_86"/></StgValue>
</operation>

<operation id="2503" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="20" op_0_bw="12">
<![CDATA[
.split20:303 %sext_ln1192_279 = sext i12 %weights_1_V_load_88

]]></Node>
<StgValue><ssdm name="sext_ln1192_279"/></StgValue>
</operation>

<operation id="2504" st_id="239" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:304 %mul_ln1192_87 = mul i20 %sext_ln1192_279, i20 %sext_ln1192_87

]]></Node>
<StgValue><ssdm name="mul_ln1192_87"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2505" st_id="240" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:295 %add_ln1192_85 = add i20 %shl_ln728_84, i20 %mul_ln1192_85

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="2506" st_id="240" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:298 %mul_ln1192_86 = mul i20 %sext_ln1192_278, i20 %sext_ln1192_86

]]></Node>
<StgValue><ssdm name="mul_ln1192_86"/></StgValue>
</operation>

<operation id="2507" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:299 %tmp_153 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_85, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="2508" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:300 %shl_ln728_85 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_153, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_85"/></StgValue>
</operation>

<operation id="2509" st_id="240" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:301 %add_ln1192_86 = add i20 %shl_ln728_85, i20 %mul_ln1192_86

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="2510" st_id="240" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:304 %mul_ln1192_87 = mul i20 %sext_ln1192_279, i20 %sext_ln1192_87

]]></Node>
<StgValue><ssdm name="mul_ln1192_87"/></StgValue>
</operation>

<operation id="2511" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="20" op_0_bw="12">
<![CDATA[
.split20:309 %sext_ln1192_280 = sext i12 %weights_1_V_load_89

]]></Node>
<StgValue><ssdm name="sext_ln1192_280"/></StgValue>
</operation>

<operation id="2512" st_id="240" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:310 %mul_ln1192_88 = mul i20 %sext_ln1192_280, i20 %sext_ln1192_88

]]></Node>
<StgValue><ssdm name="mul_ln1192_88"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2513" st_id="241" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:301 %add_ln1192_86 = add i20 %shl_ln728_85, i20 %mul_ln1192_86

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="2514" st_id="241" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:304 %mul_ln1192_87 = mul i20 %sext_ln1192_279, i20 %sext_ln1192_87

]]></Node>
<StgValue><ssdm name="mul_ln1192_87"/></StgValue>
</operation>

<operation id="2515" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:305 %tmp_154 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_86, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2516" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:306 %shl_ln728_86 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_154, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_86"/></StgValue>
</operation>

<operation id="2517" st_id="241" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:307 %add_ln1192_87 = add i20 %shl_ln728_86, i20 %mul_ln1192_87

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="2518" st_id="241" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:310 %mul_ln1192_88 = mul i20 %sext_ln1192_280, i20 %sext_ln1192_88

]]></Node>
<StgValue><ssdm name="mul_ln1192_88"/></StgValue>
</operation>

<operation id="2519" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="20" op_0_bw="12">
<![CDATA[
.split20:315 %sext_ln1192_281 = sext i12 %weights_1_V_load_90

]]></Node>
<StgValue><ssdm name="sext_ln1192_281"/></StgValue>
</operation>

<operation id="2520" st_id="241" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:316 %mul_ln1192_89 = mul i20 %sext_ln1192_281, i20 %sext_ln1192_89

]]></Node>
<StgValue><ssdm name="mul_ln1192_89"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2521" st_id="242" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:307 %add_ln1192_87 = add i20 %shl_ln728_86, i20 %mul_ln1192_87

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="2522" st_id="242" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:310 %mul_ln1192_88 = mul i20 %sext_ln1192_280, i20 %sext_ln1192_88

]]></Node>
<StgValue><ssdm name="mul_ln1192_88"/></StgValue>
</operation>

<operation id="2523" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:311 %tmp_155 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_87, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2524" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:312 %shl_ln728_87 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_155, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_87"/></StgValue>
</operation>

<operation id="2525" st_id="242" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:313 %add_ln1192_88 = add i20 %shl_ln728_87, i20 %mul_ln1192_88

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="2526" st_id="242" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:316 %mul_ln1192_89 = mul i20 %sext_ln1192_281, i20 %sext_ln1192_89

]]></Node>
<StgValue><ssdm name="mul_ln1192_89"/></StgValue>
</operation>

<operation id="2527" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="20" op_0_bw="12">
<![CDATA[
.split20:321 %sext_ln1192_282 = sext i12 %weights_1_V_load_91

]]></Node>
<StgValue><ssdm name="sext_ln1192_282"/></StgValue>
</operation>

<operation id="2528" st_id="242" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:322 %mul_ln1192_90 = mul i20 %sext_ln1192_282, i20 %sext_ln1192_90

]]></Node>
<StgValue><ssdm name="mul_ln1192_90"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2529" st_id="243" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:313 %add_ln1192_88 = add i20 %shl_ln728_87, i20 %mul_ln1192_88

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="2530" st_id="243" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:316 %mul_ln1192_89 = mul i20 %sext_ln1192_281, i20 %sext_ln1192_89

]]></Node>
<StgValue><ssdm name="mul_ln1192_89"/></StgValue>
</operation>

<operation id="2531" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:317 %tmp_156 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_88, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2532" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:318 %shl_ln728_88 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_156, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_88"/></StgValue>
</operation>

<operation id="2533" st_id="243" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:319 %add_ln1192_89 = add i20 %shl_ln728_88, i20 %mul_ln1192_89

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="2534" st_id="243" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:322 %mul_ln1192_90 = mul i20 %sext_ln1192_282, i20 %sext_ln1192_90

]]></Node>
<StgValue><ssdm name="mul_ln1192_90"/></StgValue>
</operation>

<operation id="2535" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="20" op_0_bw="12">
<![CDATA[
.split20:327 %sext_ln1192_283 = sext i12 %weights_1_V_load_92

]]></Node>
<StgValue><ssdm name="sext_ln1192_283"/></StgValue>
</operation>

<operation id="2536" st_id="243" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:328 %mul_ln1192_91 = mul i20 %sext_ln1192_283, i20 %sext_ln1192_91

]]></Node>
<StgValue><ssdm name="mul_ln1192_91"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2537" st_id="244" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:319 %add_ln1192_89 = add i20 %shl_ln728_88, i20 %mul_ln1192_89

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="2538" st_id="244" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:322 %mul_ln1192_90 = mul i20 %sext_ln1192_282, i20 %sext_ln1192_90

]]></Node>
<StgValue><ssdm name="mul_ln1192_90"/></StgValue>
</operation>

<operation id="2539" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:323 %tmp_157 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_89, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2540" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:324 %shl_ln728_89 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_157, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_89"/></StgValue>
</operation>

<operation id="2541" st_id="244" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:325 %add_ln1192_90 = add i20 %shl_ln728_89, i20 %mul_ln1192_90

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="2542" st_id="244" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:328 %mul_ln1192_91 = mul i20 %sext_ln1192_283, i20 %sext_ln1192_91

]]></Node>
<StgValue><ssdm name="mul_ln1192_91"/></StgValue>
</operation>

<operation id="2543" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="20" op_0_bw="12">
<![CDATA[
.split20:333 %sext_ln1192_284 = sext i12 %weights_1_V_load_93

]]></Node>
<StgValue><ssdm name="sext_ln1192_284"/></StgValue>
</operation>

<operation id="2544" st_id="244" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:334 %mul_ln1192_92 = mul i20 %sext_ln1192_284, i20 %sext_ln1192_92

]]></Node>
<StgValue><ssdm name="mul_ln1192_92"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2545" st_id="245" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:325 %add_ln1192_90 = add i20 %shl_ln728_89, i20 %mul_ln1192_90

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="2546" st_id="245" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:328 %mul_ln1192_91 = mul i20 %sext_ln1192_283, i20 %sext_ln1192_91

]]></Node>
<StgValue><ssdm name="mul_ln1192_91"/></StgValue>
</operation>

<operation id="2547" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:329 %tmp_158 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_90, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2548" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:330 %shl_ln728_90 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_158, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_90"/></StgValue>
</operation>

<operation id="2549" st_id="245" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:331 %add_ln1192_91 = add i20 %shl_ln728_90, i20 %mul_ln1192_91

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="2550" st_id="245" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:334 %mul_ln1192_92 = mul i20 %sext_ln1192_284, i20 %sext_ln1192_92

]]></Node>
<StgValue><ssdm name="mul_ln1192_92"/></StgValue>
</operation>

<operation id="2551" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="20" op_0_bw="12">
<![CDATA[
.split20:339 %sext_ln1192_285 = sext i12 %weights_1_V_load_94

]]></Node>
<StgValue><ssdm name="sext_ln1192_285"/></StgValue>
</operation>

<operation id="2552" st_id="245" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:340 %mul_ln1192_93 = mul i20 %sext_ln1192_285, i20 %sext_ln1192_93

]]></Node>
<StgValue><ssdm name="mul_ln1192_93"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2553" st_id="246" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:331 %add_ln1192_91 = add i20 %shl_ln728_90, i20 %mul_ln1192_91

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="2554" st_id="246" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:334 %mul_ln1192_92 = mul i20 %sext_ln1192_284, i20 %sext_ln1192_92

]]></Node>
<StgValue><ssdm name="mul_ln1192_92"/></StgValue>
</operation>

<operation id="2555" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:335 %tmp_159 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_91, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2556" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:336 %shl_ln728_91 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_159, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_91"/></StgValue>
</operation>

<operation id="2557" st_id="246" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:337 %add_ln1192_92 = add i20 %shl_ln728_91, i20 %mul_ln1192_92

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="2558" st_id="246" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:340 %mul_ln1192_93 = mul i20 %sext_ln1192_285, i20 %sext_ln1192_93

]]></Node>
<StgValue><ssdm name="mul_ln1192_93"/></StgValue>
</operation>

<operation id="2559" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="20" op_0_bw="12">
<![CDATA[
.split20:345 %sext_ln1192_286 = sext i12 %weights_1_V_load_95

]]></Node>
<StgValue><ssdm name="sext_ln1192_286"/></StgValue>
</operation>

<operation id="2560" st_id="246" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:346 %mul_ln1192_94 = mul i20 %sext_ln1192_286, i20 %sext_ln1192_94

]]></Node>
<StgValue><ssdm name="mul_ln1192_94"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2561" st_id="247" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:337 %add_ln1192_92 = add i20 %shl_ln728_91, i20 %mul_ln1192_92

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="2562" st_id="247" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:340 %mul_ln1192_93 = mul i20 %sext_ln1192_285, i20 %sext_ln1192_93

]]></Node>
<StgValue><ssdm name="mul_ln1192_93"/></StgValue>
</operation>

<operation id="2563" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:341 %tmp_160 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_92, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2564" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:342 %shl_ln728_92 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_160, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_92"/></StgValue>
</operation>

<operation id="2565" st_id="247" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:343 %add_ln1192_93 = add i20 %shl_ln728_92, i20 %mul_ln1192_93

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="2566" st_id="247" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:346 %mul_ln1192_94 = mul i20 %sext_ln1192_286, i20 %sext_ln1192_94

]]></Node>
<StgValue><ssdm name="mul_ln1192_94"/></StgValue>
</operation>

<operation id="2567" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="20" op_0_bw="12">
<![CDATA[
.split20:351 %sext_ln1192_287 = sext i12 %weights_1_V_load_96

]]></Node>
<StgValue><ssdm name="sext_ln1192_287"/></StgValue>
</operation>

<operation id="2568" st_id="247" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:352 %mul_ln1192_95 = mul i20 %sext_ln1192_287, i20 %sext_ln1192_95

]]></Node>
<StgValue><ssdm name="mul_ln1192_95"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2569" st_id="248" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:343 %add_ln1192_93 = add i20 %shl_ln728_92, i20 %mul_ln1192_93

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="2570" st_id="248" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:346 %mul_ln1192_94 = mul i20 %sext_ln1192_286, i20 %sext_ln1192_94

]]></Node>
<StgValue><ssdm name="mul_ln1192_94"/></StgValue>
</operation>

<operation id="2571" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:347 %tmp_161 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_93, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2572" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:348 %shl_ln728_93 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_161, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_93"/></StgValue>
</operation>

<operation id="2573" st_id="248" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:349 %add_ln1192_94 = add i20 %shl_ln728_93, i20 %mul_ln1192_94

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="2574" st_id="248" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:352 %mul_ln1192_95 = mul i20 %sext_ln1192_287, i20 %sext_ln1192_95

]]></Node>
<StgValue><ssdm name="mul_ln1192_95"/></StgValue>
</operation>

<operation id="2575" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="20" op_0_bw="12">
<![CDATA[
.split20:357 %sext_ln1192_288 = sext i12 %weights_1_V_load_97

]]></Node>
<StgValue><ssdm name="sext_ln1192_288"/></StgValue>
</operation>

<operation id="2576" st_id="248" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:358 %mul_ln1192_96 = mul i20 %sext_ln1192_288, i20 %sext_ln1192_96

]]></Node>
<StgValue><ssdm name="mul_ln1192_96"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2577" st_id="249" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:349 %add_ln1192_94 = add i20 %shl_ln728_93, i20 %mul_ln1192_94

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="2578" st_id="249" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:352 %mul_ln1192_95 = mul i20 %sext_ln1192_287, i20 %sext_ln1192_95

]]></Node>
<StgValue><ssdm name="mul_ln1192_95"/></StgValue>
</operation>

<operation id="2579" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:353 %tmp_162 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_94, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2580" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:354 %shl_ln728_94 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_162, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_94"/></StgValue>
</operation>

<operation id="2581" st_id="249" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:355 %add_ln1192_95 = add i20 %shl_ln728_94, i20 %mul_ln1192_95

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="2582" st_id="249" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:358 %mul_ln1192_96 = mul i20 %sext_ln1192_288, i20 %sext_ln1192_96

]]></Node>
<StgValue><ssdm name="mul_ln1192_96"/></StgValue>
</operation>

<operation id="2583" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="20" op_0_bw="12">
<![CDATA[
.split20:363 %sext_ln1192_289 = sext i12 %weights_1_V_load_98

]]></Node>
<StgValue><ssdm name="sext_ln1192_289"/></StgValue>
</operation>

<operation id="2584" st_id="249" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:364 %mul_ln1192_97 = mul i20 %sext_ln1192_289, i20 %sext_ln1192_97

]]></Node>
<StgValue><ssdm name="mul_ln1192_97"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2585" st_id="250" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:355 %add_ln1192_95 = add i20 %shl_ln728_94, i20 %mul_ln1192_95

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="2586" st_id="250" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:358 %mul_ln1192_96 = mul i20 %sext_ln1192_288, i20 %sext_ln1192_96

]]></Node>
<StgValue><ssdm name="mul_ln1192_96"/></StgValue>
</operation>

<operation id="2587" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:359 %tmp_163 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_95, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2588" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:360 %shl_ln728_95 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_163, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_95"/></StgValue>
</operation>

<operation id="2589" st_id="250" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:361 %add_ln1192_96 = add i20 %shl_ln728_95, i20 %mul_ln1192_96

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="2590" st_id="250" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:364 %mul_ln1192_97 = mul i20 %sext_ln1192_289, i20 %sext_ln1192_97

]]></Node>
<StgValue><ssdm name="mul_ln1192_97"/></StgValue>
</operation>

<operation id="2591" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="20" op_0_bw="12">
<![CDATA[
.split20:369 %sext_ln1192_290 = sext i12 %weights_1_V_load_99

]]></Node>
<StgValue><ssdm name="sext_ln1192_290"/></StgValue>
</operation>

<operation id="2592" st_id="250" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:370 %mul_ln1192_98 = mul i20 %sext_ln1192_290, i20 %sext_ln1192_98

]]></Node>
<StgValue><ssdm name="mul_ln1192_98"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2593" st_id="251" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:361 %add_ln1192_96 = add i20 %shl_ln728_95, i20 %mul_ln1192_96

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="2594" st_id="251" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:364 %mul_ln1192_97 = mul i20 %sext_ln1192_289, i20 %sext_ln1192_97

]]></Node>
<StgValue><ssdm name="mul_ln1192_97"/></StgValue>
</operation>

<operation id="2595" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:365 %tmp_164 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_96, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2596" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:366 %shl_ln728_96 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_164, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_96"/></StgValue>
</operation>

<operation id="2597" st_id="251" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:367 %add_ln1192_97 = add i20 %shl_ln728_96, i20 %mul_ln1192_97

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="2598" st_id="251" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:370 %mul_ln1192_98 = mul i20 %sext_ln1192_290, i20 %sext_ln1192_98

]]></Node>
<StgValue><ssdm name="mul_ln1192_98"/></StgValue>
</operation>

<operation id="2599" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="20" op_0_bw="12">
<![CDATA[
.split20:375 %sext_ln1192_291 = sext i12 %weights_1_V_load_100

]]></Node>
<StgValue><ssdm name="sext_ln1192_291"/></StgValue>
</operation>

<operation id="2600" st_id="251" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:376 %mul_ln1192_99 = mul i20 %sext_ln1192_291, i20 %sext_ln1192_99

]]></Node>
<StgValue><ssdm name="mul_ln1192_99"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2601" st_id="252" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:367 %add_ln1192_97 = add i20 %shl_ln728_96, i20 %mul_ln1192_97

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="2602" st_id="252" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:370 %mul_ln1192_98 = mul i20 %sext_ln1192_290, i20 %sext_ln1192_98

]]></Node>
<StgValue><ssdm name="mul_ln1192_98"/></StgValue>
</operation>

<operation id="2603" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:371 %tmp_165 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_97, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2604" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:372 %shl_ln728_97 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_165, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_97"/></StgValue>
</operation>

<operation id="2605" st_id="252" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:373 %add_ln1192_98 = add i20 %shl_ln728_97, i20 %mul_ln1192_98

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="2606" st_id="252" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:376 %mul_ln1192_99 = mul i20 %sext_ln1192_291, i20 %sext_ln1192_99

]]></Node>
<StgValue><ssdm name="mul_ln1192_99"/></StgValue>
</operation>

<operation id="2607" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="20" op_0_bw="12">
<![CDATA[
.split20:381 %sext_ln1192_292 = sext i12 %weights_1_V_load_101

]]></Node>
<StgValue><ssdm name="sext_ln1192_292"/></StgValue>
</operation>

<operation id="2608" st_id="252" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:382 %mul_ln1192_100 = mul i20 %sext_ln1192_292, i20 %sext_ln1192_100

]]></Node>
<StgValue><ssdm name="mul_ln1192_100"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2609" st_id="253" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:373 %add_ln1192_98 = add i20 %shl_ln728_97, i20 %mul_ln1192_98

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="2610" st_id="253" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:376 %mul_ln1192_99 = mul i20 %sext_ln1192_291, i20 %sext_ln1192_99

]]></Node>
<StgValue><ssdm name="mul_ln1192_99"/></StgValue>
</operation>

<operation id="2611" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:377 %tmp_166 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_98, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2612" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:378 %shl_ln728_98 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_166, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_98"/></StgValue>
</operation>

<operation id="2613" st_id="253" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:379 %add_ln1192_99 = add i20 %shl_ln728_98, i20 %mul_ln1192_99

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="2614" st_id="253" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:382 %mul_ln1192_100 = mul i20 %sext_ln1192_292, i20 %sext_ln1192_100

]]></Node>
<StgValue><ssdm name="mul_ln1192_100"/></StgValue>
</operation>

<operation id="2615" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="20" op_0_bw="12">
<![CDATA[
.split20:387 %sext_ln1192_293 = sext i12 %weights_1_V_load_102

]]></Node>
<StgValue><ssdm name="sext_ln1192_293"/></StgValue>
</operation>

<operation id="2616" st_id="253" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:388 %mul_ln1192_101 = mul i20 %sext_ln1192_293, i20 %sext_ln1192_101

]]></Node>
<StgValue><ssdm name="mul_ln1192_101"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2617" st_id="254" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:379 %add_ln1192_99 = add i20 %shl_ln728_98, i20 %mul_ln1192_99

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="2618" st_id="254" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:382 %mul_ln1192_100 = mul i20 %sext_ln1192_292, i20 %sext_ln1192_100

]]></Node>
<StgValue><ssdm name="mul_ln1192_100"/></StgValue>
</operation>

<operation id="2619" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:383 %tmp_167 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_99, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2620" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:384 %shl_ln728_99 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_167, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_99"/></StgValue>
</operation>

<operation id="2621" st_id="254" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:385 %add_ln1192_100 = add i20 %shl_ln728_99, i20 %mul_ln1192_100

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="2622" st_id="254" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:388 %mul_ln1192_101 = mul i20 %sext_ln1192_293, i20 %sext_ln1192_101

]]></Node>
<StgValue><ssdm name="mul_ln1192_101"/></StgValue>
</operation>

<operation id="2623" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="20" op_0_bw="12">
<![CDATA[
.split20:393 %sext_ln1192_294 = sext i12 %weights_1_V_load_103

]]></Node>
<StgValue><ssdm name="sext_ln1192_294"/></StgValue>
</operation>

<operation id="2624" st_id="254" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:394 %mul_ln1192_102 = mul i20 %sext_ln1192_294, i20 %sext_ln1192_102

]]></Node>
<StgValue><ssdm name="mul_ln1192_102"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2625" st_id="255" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:385 %add_ln1192_100 = add i20 %shl_ln728_99, i20 %mul_ln1192_100

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="2626" st_id="255" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:388 %mul_ln1192_101 = mul i20 %sext_ln1192_293, i20 %sext_ln1192_101

]]></Node>
<StgValue><ssdm name="mul_ln1192_101"/></StgValue>
</operation>

<operation id="2627" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:389 %tmp_168 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_100, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2628" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:390 %shl_ln728_100 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_168, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_100"/></StgValue>
</operation>

<operation id="2629" st_id="255" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:391 %add_ln1192_101 = add i20 %shl_ln728_100, i20 %mul_ln1192_101

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="2630" st_id="255" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:394 %mul_ln1192_102 = mul i20 %sext_ln1192_294, i20 %sext_ln1192_102

]]></Node>
<StgValue><ssdm name="mul_ln1192_102"/></StgValue>
</operation>

<operation id="2631" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="20" op_0_bw="12">
<![CDATA[
.split20:399 %sext_ln1192_295 = sext i12 %weights_1_V_load_104

]]></Node>
<StgValue><ssdm name="sext_ln1192_295"/></StgValue>
</operation>

<operation id="2632" st_id="255" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:400 %mul_ln1192_103 = mul i20 %sext_ln1192_295, i20 %sext_ln1192_103

]]></Node>
<StgValue><ssdm name="mul_ln1192_103"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2633" st_id="256" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:391 %add_ln1192_101 = add i20 %shl_ln728_100, i20 %mul_ln1192_101

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="2634" st_id="256" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:394 %mul_ln1192_102 = mul i20 %sext_ln1192_294, i20 %sext_ln1192_102

]]></Node>
<StgValue><ssdm name="mul_ln1192_102"/></StgValue>
</operation>

<operation id="2635" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:395 %tmp_169 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_101, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2636" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:396 %shl_ln728_101 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_169, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_101"/></StgValue>
</operation>

<operation id="2637" st_id="256" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:397 %add_ln1192_102 = add i20 %shl_ln728_101, i20 %mul_ln1192_102

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="2638" st_id="256" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:400 %mul_ln1192_103 = mul i20 %sext_ln1192_295, i20 %sext_ln1192_103

]]></Node>
<StgValue><ssdm name="mul_ln1192_103"/></StgValue>
</operation>

<operation id="2639" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="20" op_0_bw="12">
<![CDATA[
.split20:405 %sext_ln1192_296 = sext i12 %weights_1_V_load_105

]]></Node>
<StgValue><ssdm name="sext_ln1192_296"/></StgValue>
</operation>

<operation id="2640" st_id="256" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:406 %mul_ln1192_104 = mul i20 %sext_ln1192_296, i20 %sext_ln1192_104

]]></Node>
<StgValue><ssdm name="mul_ln1192_104"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2641" st_id="257" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:397 %add_ln1192_102 = add i20 %shl_ln728_101, i20 %mul_ln1192_102

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="2642" st_id="257" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:400 %mul_ln1192_103 = mul i20 %sext_ln1192_295, i20 %sext_ln1192_103

]]></Node>
<StgValue><ssdm name="mul_ln1192_103"/></StgValue>
</operation>

<operation id="2643" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:401 %tmp_170 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_102, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2644" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:402 %shl_ln728_102 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_170, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_102"/></StgValue>
</operation>

<operation id="2645" st_id="257" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:403 %add_ln1192_103 = add i20 %shl_ln728_102, i20 %mul_ln1192_103

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="2646" st_id="257" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:406 %mul_ln1192_104 = mul i20 %sext_ln1192_296, i20 %sext_ln1192_104

]]></Node>
<StgValue><ssdm name="mul_ln1192_104"/></StgValue>
</operation>

<operation id="2647" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="20" op_0_bw="12">
<![CDATA[
.split20:411 %sext_ln1192_297 = sext i12 %weights_1_V_load_106

]]></Node>
<StgValue><ssdm name="sext_ln1192_297"/></StgValue>
</operation>

<operation id="2648" st_id="257" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:412 %mul_ln1192_105 = mul i20 %sext_ln1192_297, i20 %sext_ln1192_105

]]></Node>
<StgValue><ssdm name="mul_ln1192_105"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2649" st_id="258" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:403 %add_ln1192_103 = add i20 %shl_ln728_102, i20 %mul_ln1192_103

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="2650" st_id="258" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:406 %mul_ln1192_104 = mul i20 %sext_ln1192_296, i20 %sext_ln1192_104

]]></Node>
<StgValue><ssdm name="mul_ln1192_104"/></StgValue>
</operation>

<operation id="2651" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:407 %tmp_171 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_103, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2652" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:408 %shl_ln728_103 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_171, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_103"/></StgValue>
</operation>

<operation id="2653" st_id="258" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:409 %add_ln1192_104 = add i20 %shl_ln728_103, i20 %mul_ln1192_104

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="2654" st_id="258" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:412 %mul_ln1192_105 = mul i20 %sext_ln1192_297, i20 %sext_ln1192_105

]]></Node>
<StgValue><ssdm name="mul_ln1192_105"/></StgValue>
</operation>

<operation id="2655" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="20" op_0_bw="12">
<![CDATA[
.split20:417 %sext_ln1192_298 = sext i12 %weights_1_V_load_107

]]></Node>
<StgValue><ssdm name="sext_ln1192_298"/></StgValue>
</operation>

<operation id="2656" st_id="258" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:418 %mul_ln1192_106 = mul i20 %sext_ln1192_298, i20 %sext_ln1192_106

]]></Node>
<StgValue><ssdm name="mul_ln1192_106"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2657" st_id="259" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:409 %add_ln1192_104 = add i20 %shl_ln728_103, i20 %mul_ln1192_104

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="2658" st_id="259" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:412 %mul_ln1192_105 = mul i20 %sext_ln1192_297, i20 %sext_ln1192_105

]]></Node>
<StgValue><ssdm name="mul_ln1192_105"/></StgValue>
</operation>

<operation id="2659" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:413 %tmp_172 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_104, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2660" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:414 %shl_ln728_104 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_172, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_104"/></StgValue>
</operation>

<operation id="2661" st_id="259" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:415 %add_ln1192_105 = add i20 %shl_ln728_104, i20 %mul_ln1192_105

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="2662" st_id="259" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:418 %mul_ln1192_106 = mul i20 %sext_ln1192_298, i20 %sext_ln1192_106

]]></Node>
<StgValue><ssdm name="mul_ln1192_106"/></StgValue>
</operation>

<operation id="2663" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="20" op_0_bw="12">
<![CDATA[
.split20:423 %sext_ln1192_299 = sext i12 %weights_1_V_load_108

]]></Node>
<StgValue><ssdm name="sext_ln1192_299"/></StgValue>
</operation>

<operation id="2664" st_id="259" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:424 %mul_ln1192_107 = mul i20 %sext_ln1192_299, i20 %sext_ln1192_107

]]></Node>
<StgValue><ssdm name="mul_ln1192_107"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2665" st_id="260" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:415 %add_ln1192_105 = add i20 %shl_ln728_104, i20 %mul_ln1192_105

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="2666" st_id="260" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:418 %mul_ln1192_106 = mul i20 %sext_ln1192_298, i20 %sext_ln1192_106

]]></Node>
<StgValue><ssdm name="mul_ln1192_106"/></StgValue>
</operation>

<operation id="2667" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:419 %tmp_173 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_105, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2668" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:420 %shl_ln728_105 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_173, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_105"/></StgValue>
</operation>

<operation id="2669" st_id="260" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:421 %add_ln1192_106 = add i20 %shl_ln728_105, i20 %mul_ln1192_106

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="2670" st_id="260" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:424 %mul_ln1192_107 = mul i20 %sext_ln1192_299, i20 %sext_ln1192_107

]]></Node>
<StgValue><ssdm name="mul_ln1192_107"/></StgValue>
</operation>

<operation id="2671" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="20" op_0_bw="12">
<![CDATA[
.split20:429 %sext_ln1192_300 = sext i12 %weights_1_V_load_109

]]></Node>
<StgValue><ssdm name="sext_ln1192_300"/></StgValue>
</operation>

<operation id="2672" st_id="260" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:430 %mul_ln1192_108 = mul i20 %sext_ln1192_300, i20 %sext_ln1192_108

]]></Node>
<StgValue><ssdm name="mul_ln1192_108"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2673" st_id="261" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:421 %add_ln1192_106 = add i20 %shl_ln728_105, i20 %mul_ln1192_106

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="2674" st_id="261" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:424 %mul_ln1192_107 = mul i20 %sext_ln1192_299, i20 %sext_ln1192_107

]]></Node>
<StgValue><ssdm name="mul_ln1192_107"/></StgValue>
</operation>

<operation id="2675" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:425 %tmp_174 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_106, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2676" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:426 %shl_ln728_106 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_174, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_106"/></StgValue>
</operation>

<operation id="2677" st_id="261" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:427 %add_ln1192_107 = add i20 %shl_ln728_106, i20 %mul_ln1192_107

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="2678" st_id="261" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:430 %mul_ln1192_108 = mul i20 %sext_ln1192_300, i20 %sext_ln1192_108

]]></Node>
<StgValue><ssdm name="mul_ln1192_108"/></StgValue>
</operation>

<operation id="2679" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="20" op_0_bw="12">
<![CDATA[
.split20:435 %sext_ln1192_301 = sext i12 %weights_1_V_load_110

]]></Node>
<StgValue><ssdm name="sext_ln1192_301"/></StgValue>
</operation>

<operation id="2680" st_id="261" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:436 %mul_ln1192_109 = mul i20 %sext_ln1192_301, i20 %sext_ln1192_109

]]></Node>
<StgValue><ssdm name="mul_ln1192_109"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2681" st_id="262" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:427 %add_ln1192_107 = add i20 %shl_ln728_106, i20 %mul_ln1192_107

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="2682" st_id="262" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:430 %mul_ln1192_108 = mul i20 %sext_ln1192_300, i20 %sext_ln1192_108

]]></Node>
<StgValue><ssdm name="mul_ln1192_108"/></StgValue>
</operation>

<operation id="2683" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:431 %tmp_175 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_107, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2684" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:432 %shl_ln728_107 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_175, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_107"/></StgValue>
</operation>

<operation id="2685" st_id="262" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:433 %add_ln1192_108 = add i20 %shl_ln728_107, i20 %mul_ln1192_108

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="2686" st_id="262" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:436 %mul_ln1192_109 = mul i20 %sext_ln1192_301, i20 %sext_ln1192_109

]]></Node>
<StgValue><ssdm name="mul_ln1192_109"/></StgValue>
</operation>

<operation id="2687" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="20" op_0_bw="12">
<![CDATA[
.split20:441 %sext_ln1192_302 = sext i12 %weights_1_V_load_111

]]></Node>
<StgValue><ssdm name="sext_ln1192_302"/></StgValue>
</operation>

<operation id="2688" st_id="262" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:442 %mul_ln1192_110 = mul i20 %sext_ln1192_302, i20 %sext_ln1192_110

]]></Node>
<StgValue><ssdm name="mul_ln1192_110"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2689" st_id="263" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:433 %add_ln1192_108 = add i20 %shl_ln728_107, i20 %mul_ln1192_108

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="2690" st_id="263" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:436 %mul_ln1192_109 = mul i20 %sext_ln1192_301, i20 %sext_ln1192_109

]]></Node>
<StgValue><ssdm name="mul_ln1192_109"/></StgValue>
</operation>

<operation id="2691" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:437 %tmp_176 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_108, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2692" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:438 %shl_ln728_108 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_176, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_108"/></StgValue>
</operation>

<operation id="2693" st_id="263" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:439 %add_ln1192_109 = add i20 %shl_ln728_108, i20 %mul_ln1192_109

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="2694" st_id="263" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:442 %mul_ln1192_110 = mul i20 %sext_ln1192_302, i20 %sext_ln1192_110

]]></Node>
<StgValue><ssdm name="mul_ln1192_110"/></StgValue>
</operation>

<operation id="2695" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="20" op_0_bw="12">
<![CDATA[
.split20:447 %sext_ln1192_303 = sext i12 %weights_1_V_load_112

]]></Node>
<StgValue><ssdm name="sext_ln1192_303"/></StgValue>
</operation>

<operation id="2696" st_id="263" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:448 %mul_ln1192_111 = mul i20 %sext_ln1192_303, i20 %sext_ln1192_111

]]></Node>
<StgValue><ssdm name="mul_ln1192_111"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2697" st_id="264" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:439 %add_ln1192_109 = add i20 %shl_ln728_108, i20 %mul_ln1192_109

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="2698" st_id="264" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:442 %mul_ln1192_110 = mul i20 %sext_ln1192_302, i20 %sext_ln1192_110

]]></Node>
<StgValue><ssdm name="mul_ln1192_110"/></StgValue>
</operation>

<operation id="2699" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:443 %tmp_177 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_109, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2700" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:444 %shl_ln728_109 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_177, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_109"/></StgValue>
</operation>

<operation id="2701" st_id="264" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:445 %add_ln1192_110 = add i20 %shl_ln728_109, i20 %mul_ln1192_110

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="2702" st_id="264" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:448 %mul_ln1192_111 = mul i20 %sext_ln1192_303, i20 %sext_ln1192_111

]]></Node>
<StgValue><ssdm name="mul_ln1192_111"/></StgValue>
</operation>

<operation id="2703" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="20" op_0_bw="12">
<![CDATA[
.split20:453 %sext_ln1192_304 = sext i12 %weights_1_V_load_113

]]></Node>
<StgValue><ssdm name="sext_ln1192_304"/></StgValue>
</operation>

<operation id="2704" st_id="264" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:454 %mul_ln1192_112 = mul i20 %sext_ln1192_304, i20 %sext_ln1192_112

]]></Node>
<StgValue><ssdm name="mul_ln1192_112"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2705" st_id="265" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:445 %add_ln1192_110 = add i20 %shl_ln728_109, i20 %mul_ln1192_110

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="2706" st_id="265" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:448 %mul_ln1192_111 = mul i20 %sext_ln1192_303, i20 %sext_ln1192_111

]]></Node>
<StgValue><ssdm name="mul_ln1192_111"/></StgValue>
</operation>

<operation id="2707" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:449 %tmp_178 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_110, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2708" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:450 %shl_ln728_110 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_178, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_110"/></StgValue>
</operation>

<operation id="2709" st_id="265" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:451 %add_ln1192_111 = add i20 %shl_ln728_110, i20 %mul_ln1192_111

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="2710" st_id="265" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:454 %mul_ln1192_112 = mul i20 %sext_ln1192_304, i20 %sext_ln1192_112

]]></Node>
<StgValue><ssdm name="mul_ln1192_112"/></StgValue>
</operation>

<operation id="2711" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="20" op_0_bw="12">
<![CDATA[
.split20:459 %sext_ln1192_305 = sext i12 %weights_1_V_load_114

]]></Node>
<StgValue><ssdm name="sext_ln1192_305"/></StgValue>
</operation>

<operation id="2712" st_id="265" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:460 %mul_ln1192_113 = mul i20 %sext_ln1192_305, i20 %sext_ln1192_113

]]></Node>
<StgValue><ssdm name="mul_ln1192_113"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2713" st_id="266" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:451 %add_ln1192_111 = add i20 %shl_ln728_110, i20 %mul_ln1192_111

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="2714" st_id="266" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:454 %mul_ln1192_112 = mul i20 %sext_ln1192_304, i20 %sext_ln1192_112

]]></Node>
<StgValue><ssdm name="mul_ln1192_112"/></StgValue>
</operation>

<operation id="2715" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:455 %tmp_179 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_111, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2716" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:456 %shl_ln728_111 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_179, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_111"/></StgValue>
</operation>

<operation id="2717" st_id="266" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:457 %add_ln1192_112 = add i20 %shl_ln728_111, i20 %mul_ln1192_112

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="2718" st_id="266" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:460 %mul_ln1192_113 = mul i20 %sext_ln1192_305, i20 %sext_ln1192_113

]]></Node>
<StgValue><ssdm name="mul_ln1192_113"/></StgValue>
</operation>

<operation id="2719" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="20" op_0_bw="12">
<![CDATA[
.split20:465 %sext_ln1192_306 = sext i12 %weights_1_V_load_115

]]></Node>
<StgValue><ssdm name="sext_ln1192_306"/></StgValue>
</operation>

<operation id="2720" st_id="266" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:466 %mul_ln1192_114 = mul i20 %sext_ln1192_306, i20 %sext_ln1192_114

]]></Node>
<StgValue><ssdm name="mul_ln1192_114"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2721" st_id="267" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:457 %add_ln1192_112 = add i20 %shl_ln728_111, i20 %mul_ln1192_112

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="2722" st_id="267" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:460 %mul_ln1192_113 = mul i20 %sext_ln1192_305, i20 %sext_ln1192_113

]]></Node>
<StgValue><ssdm name="mul_ln1192_113"/></StgValue>
</operation>

<operation id="2723" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:461 %tmp_180 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_112, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2724" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:462 %shl_ln728_112 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_180, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_112"/></StgValue>
</operation>

<operation id="2725" st_id="267" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:463 %add_ln1192_113 = add i20 %shl_ln728_112, i20 %mul_ln1192_113

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="2726" st_id="267" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:466 %mul_ln1192_114 = mul i20 %sext_ln1192_306, i20 %sext_ln1192_114

]]></Node>
<StgValue><ssdm name="mul_ln1192_114"/></StgValue>
</operation>

<operation id="2727" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="12">
<![CDATA[
.split20:471 %sext_ln1192_307 = sext i12 %weights_1_V_load_116

]]></Node>
<StgValue><ssdm name="sext_ln1192_307"/></StgValue>
</operation>

<operation id="2728" st_id="267" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:472 %mul_ln1192_115 = mul i20 %sext_ln1192_307, i20 %sext_ln1192_115

]]></Node>
<StgValue><ssdm name="mul_ln1192_115"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2729" st_id="268" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:463 %add_ln1192_113 = add i20 %shl_ln728_112, i20 %mul_ln1192_113

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="2730" st_id="268" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:466 %mul_ln1192_114 = mul i20 %sext_ln1192_306, i20 %sext_ln1192_114

]]></Node>
<StgValue><ssdm name="mul_ln1192_114"/></StgValue>
</operation>

<operation id="2731" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:467 %tmp_181 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_113, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2732" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:468 %shl_ln728_113 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_181, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_113"/></StgValue>
</operation>

<operation id="2733" st_id="268" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:469 %add_ln1192_114 = add i20 %shl_ln728_113, i20 %mul_ln1192_114

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="2734" st_id="268" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:472 %mul_ln1192_115 = mul i20 %sext_ln1192_307, i20 %sext_ln1192_115

]]></Node>
<StgValue><ssdm name="mul_ln1192_115"/></StgValue>
</operation>

<operation id="2735" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="20" op_0_bw="12">
<![CDATA[
.split20:477 %sext_ln1192_308 = sext i12 %weights_1_V_load_117

]]></Node>
<StgValue><ssdm name="sext_ln1192_308"/></StgValue>
</operation>

<operation id="2736" st_id="268" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:478 %mul_ln1192_116 = mul i20 %sext_ln1192_308, i20 %sext_ln1192_116

]]></Node>
<StgValue><ssdm name="mul_ln1192_116"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2737" st_id="269" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:469 %add_ln1192_114 = add i20 %shl_ln728_113, i20 %mul_ln1192_114

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="2738" st_id="269" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:472 %mul_ln1192_115 = mul i20 %sext_ln1192_307, i20 %sext_ln1192_115

]]></Node>
<StgValue><ssdm name="mul_ln1192_115"/></StgValue>
</operation>

<operation id="2739" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:473 %tmp_182 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_114, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2740" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:474 %shl_ln728_114 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_182, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_114"/></StgValue>
</operation>

<operation id="2741" st_id="269" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:475 %add_ln1192_115 = add i20 %shl_ln728_114, i20 %mul_ln1192_115

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="2742" st_id="269" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:478 %mul_ln1192_116 = mul i20 %sext_ln1192_308, i20 %sext_ln1192_116

]]></Node>
<StgValue><ssdm name="mul_ln1192_116"/></StgValue>
</operation>

<operation id="2743" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="20" op_0_bw="12">
<![CDATA[
.split20:483 %sext_ln1192_309 = sext i12 %weights_1_V_load_118

]]></Node>
<StgValue><ssdm name="sext_ln1192_309"/></StgValue>
</operation>

<operation id="2744" st_id="269" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:484 %mul_ln1192_117 = mul i20 %sext_ln1192_309, i20 %sext_ln1192_117

]]></Node>
<StgValue><ssdm name="mul_ln1192_117"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2745" st_id="270" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:475 %add_ln1192_115 = add i20 %shl_ln728_114, i20 %mul_ln1192_115

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="2746" st_id="270" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:478 %mul_ln1192_116 = mul i20 %sext_ln1192_308, i20 %sext_ln1192_116

]]></Node>
<StgValue><ssdm name="mul_ln1192_116"/></StgValue>
</operation>

<operation id="2747" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:479 %tmp_183 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_115, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2748" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:480 %shl_ln728_115 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_183, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_115"/></StgValue>
</operation>

<operation id="2749" st_id="270" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:481 %add_ln1192_116 = add i20 %shl_ln728_115, i20 %mul_ln1192_116

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="2750" st_id="270" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:484 %mul_ln1192_117 = mul i20 %sext_ln1192_309, i20 %sext_ln1192_117

]]></Node>
<StgValue><ssdm name="mul_ln1192_117"/></StgValue>
</operation>

<operation id="2751" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="20" op_0_bw="12">
<![CDATA[
.split20:489 %sext_ln1192_310 = sext i12 %weights_1_V_load_119

]]></Node>
<StgValue><ssdm name="sext_ln1192_310"/></StgValue>
</operation>

<operation id="2752" st_id="270" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:490 %mul_ln1192_118 = mul i20 %sext_ln1192_310, i20 %sext_ln1192_118

]]></Node>
<StgValue><ssdm name="mul_ln1192_118"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2753" st_id="271" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:481 %add_ln1192_116 = add i20 %shl_ln728_115, i20 %mul_ln1192_116

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="2754" st_id="271" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:484 %mul_ln1192_117 = mul i20 %sext_ln1192_309, i20 %sext_ln1192_117

]]></Node>
<StgValue><ssdm name="mul_ln1192_117"/></StgValue>
</operation>

<operation id="2755" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:485 %tmp_184 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_116, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="2756" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:486 %shl_ln728_116 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_184, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_116"/></StgValue>
</operation>

<operation id="2757" st_id="271" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:487 %add_ln1192_117 = add i20 %shl_ln728_116, i20 %mul_ln1192_117

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="2758" st_id="271" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:490 %mul_ln1192_118 = mul i20 %sext_ln1192_310, i20 %sext_ln1192_118

]]></Node>
<StgValue><ssdm name="mul_ln1192_118"/></StgValue>
</operation>

<operation id="2759" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="20" op_0_bw="12">
<![CDATA[
.split20:495 %sext_ln1192_311 = sext i12 %weights_1_V_load_120

]]></Node>
<StgValue><ssdm name="sext_ln1192_311"/></StgValue>
</operation>

<operation id="2760" st_id="271" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:496 %mul_ln1192_119 = mul i20 %sext_ln1192_311, i20 %sext_ln1192_119

]]></Node>
<StgValue><ssdm name="mul_ln1192_119"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2761" st_id="272" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:487 %add_ln1192_117 = add i20 %shl_ln728_116, i20 %mul_ln1192_117

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="2762" st_id="272" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:490 %mul_ln1192_118 = mul i20 %sext_ln1192_310, i20 %sext_ln1192_118

]]></Node>
<StgValue><ssdm name="mul_ln1192_118"/></StgValue>
</operation>

<operation id="2763" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:491 %tmp_185 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_117, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="2764" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:492 %shl_ln728_117 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_185, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_117"/></StgValue>
</operation>

<operation id="2765" st_id="272" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:493 %add_ln1192_118 = add i20 %shl_ln728_117, i20 %mul_ln1192_118

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="2766" st_id="272" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:496 %mul_ln1192_119 = mul i20 %sext_ln1192_311, i20 %sext_ln1192_119

]]></Node>
<StgValue><ssdm name="mul_ln1192_119"/></StgValue>
</operation>

<operation id="2767" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="20" op_0_bw="12">
<![CDATA[
.split20:501 %sext_ln1192_312 = sext i12 %weights_1_V_load_121

]]></Node>
<StgValue><ssdm name="sext_ln1192_312"/></StgValue>
</operation>

<operation id="2768" st_id="272" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:502 %mul_ln1192_120 = mul i20 %sext_ln1192_312, i20 %sext_ln1192_120

]]></Node>
<StgValue><ssdm name="mul_ln1192_120"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2769" st_id="273" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:493 %add_ln1192_118 = add i20 %shl_ln728_117, i20 %mul_ln1192_118

]]></Node>
<StgValue><ssdm name="add_ln1192_118"/></StgValue>
</operation>

<operation id="2770" st_id="273" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:496 %mul_ln1192_119 = mul i20 %sext_ln1192_311, i20 %sext_ln1192_119

]]></Node>
<StgValue><ssdm name="mul_ln1192_119"/></StgValue>
</operation>

<operation id="2771" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:497 %tmp_186 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_118, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="2772" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:498 %shl_ln728_118 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_186, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_118"/></StgValue>
</operation>

<operation id="2773" st_id="273" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:499 %add_ln1192_119 = add i20 %shl_ln728_118, i20 %mul_ln1192_119

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="2774" st_id="273" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:502 %mul_ln1192_120 = mul i20 %sext_ln1192_312, i20 %sext_ln1192_120

]]></Node>
<StgValue><ssdm name="mul_ln1192_120"/></StgValue>
</operation>

<operation id="2775" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="20" op_0_bw="12">
<![CDATA[
.split20:507 %sext_ln1192_313 = sext i12 %weights_1_V_load_122

]]></Node>
<StgValue><ssdm name="sext_ln1192_313"/></StgValue>
</operation>

<operation id="2776" st_id="273" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:508 %mul_ln1192_121 = mul i20 %sext_ln1192_313, i20 %sext_ln1192_121

]]></Node>
<StgValue><ssdm name="mul_ln1192_121"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2777" st_id="274" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:499 %add_ln1192_119 = add i20 %shl_ln728_118, i20 %mul_ln1192_119

]]></Node>
<StgValue><ssdm name="add_ln1192_119"/></StgValue>
</operation>

<operation id="2778" st_id="274" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:502 %mul_ln1192_120 = mul i20 %sext_ln1192_312, i20 %sext_ln1192_120

]]></Node>
<StgValue><ssdm name="mul_ln1192_120"/></StgValue>
</operation>

<operation id="2779" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:503 %tmp_187 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_119, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="2780" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:504 %shl_ln728_119 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_187, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_119"/></StgValue>
</operation>

<operation id="2781" st_id="274" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:505 %add_ln1192_120 = add i20 %shl_ln728_119, i20 %mul_ln1192_120

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="2782" st_id="274" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:508 %mul_ln1192_121 = mul i20 %sext_ln1192_313, i20 %sext_ln1192_121

]]></Node>
<StgValue><ssdm name="mul_ln1192_121"/></StgValue>
</operation>

<operation id="2783" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="20" op_0_bw="12">
<![CDATA[
.split20:513 %sext_ln1192_314 = sext i12 %weights_1_V_load_123

]]></Node>
<StgValue><ssdm name="sext_ln1192_314"/></StgValue>
</operation>

<operation id="2784" st_id="274" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:514 %mul_ln1192_122 = mul i20 %sext_ln1192_314, i20 %sext_ln1192_122

]]></Node>
<StgValue><ssdm name="mul_ln1192_122"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2785" st_id="275" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:505 %add_ln1192_120 = add i20 %shl_ln728_119, i20 %mul_ln1192_120

]]></Node>
<StgValue><ssdm name="add_ln1192_120"/></StgValue>
</operation>

<operation id="2786" st_id="275" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:508 %mul_ln1192_121 = mul i20 %sext_ln1192_313, i20 %sext_ln1192_121

]]></Node>
<StgValue><ssdm name="mul_ln1192_121"/></StgValue>
</operation>

<operation id="2787" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:509 %tmp_188 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_120, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="2788" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:510 %shl_ln728_120 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_188, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_120"/></StgValue>
</operation>

<operation id="2789" st_id="275" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:511 %add_ln1192_121 = add i20 %shl_ln728_120, i20 %mul_ln1192_121

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="2790" st_id="275" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:514 %mul_ln1192_122 = mul i20 %sext_ln1192_314, i20 %sext_ln1192_122

]]></Node>
<StgValue><ssdm name="mul_ln1192_122"/></StgValue>
</operation>

<operation id="2791" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="20" op_0_bw="12">
<![CDATA[
.split20:519 %sext_ln1192_315 = sext i12 %weights_1_V_load_124

]]></Node>
<StgValue><ssdm name="sext_ln1192_315"/></StgValue>
</operation>

<operation id="2792" st_id="275" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:520 %mul_ln1192_123 = mul i20 %sext_ln1192_315, i20 %sext_ln1192_123

]]></Node>
<StgValue><ssdm name="mul_ln1192_123"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2793" st_id="276" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:511 %add_ln1192_121 = add i20 %shl_ln728_120, i20 %mul_ln1192_121

]]></Node>
<StgValue><ssdm name="add_ln1192_121"/></StgValue>
</operation>

<operation id="2794" st_id="276" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:514 %mul_ln1192_122 = mul i20 %sext_ln1192_314, i20 %sext_ln1192_122

]]></Node>
<StgValue><ssdm name="mul_ln1192_122"/></StgValue>
</operation>

<operation id="2795" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:515 %tmp_189 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_121, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="2796" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:516 %shl_ln728_121 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_189, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_121"/></StgValue>
</operation>

<operation id="2797" st_id="276" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:517 %add_ln1192_122 = add i20 %shl_ln728_121, i20 %mul_ln1192_122

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="2798" st_id="276" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:520 %mul_ln1192_123 = mul i20 %sext_ln1192_315, i20 %sext_ln1192_123

]]></Node>
<StgValue><ssdm name="mul_ln1192_123"/></StgValue>
</operation>

<operation id="2799" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="20" op_0_bw="12">
<![CDATA[
.split20:525 %sext_ln1192_316 = sext i12 %weights_1_V_load_125

]]></Node>
<StgValue><ssdm name="sext_ln1192_316"/></StgValue>
</operation>

<operation id="2800" st_id="276" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:526 %mul_ln1192_124 = mul i20 %sext_ln1192_316, i20 %sext_ln1192_124

]]></Node>
<StgValue><ssdm name="mul_ln1192_124"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2801" st_id="277" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:517 %add_ln1192_122 = add i20 %shl_ln728_121, i20 %mul_ln1192_122

]]></Node>
<StgValue><ssdm name="add_ln1192_122"/></StgValue>
</operation>

<operation id="2802" st_id="277" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:520 %mul_ln1192_123 = mul i20 %sext_ln1192_315, i20 %sext_ln1192_123

]]></Node>
<StgValue><ssdm name="mul_ln1192_123"/></StgValue>
</operation>

<operation id="2803" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:521 %tmp_190 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_122, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2804" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:522 %shl_ln728_122 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_190, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_122"/></StgValue>
</operation>

<operation id="2805" st_id="277" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:523 %add_ln1192_123 = add i20 %shl_ln728_122, i20 %mul_ln1192_123

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="2806" st_id="277" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:526 %mul_ln1192_124 = mul i20 %sext_ln1192_316, i20 %sext_ln1192_124

]]></Node>
<StgValue><ssdm name="mul_ln1192_124"/></StgValue>
</operation>

<operation id="2807" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="20" op_0_bw="12">
<![CDATA[
.split20:531 %sext_ln1192_317 = sext i12 %weights_1_V_load_126

]]></Node>
<StgValue><ssdm name="sext_ln1192_317"/></StgValue>
</operation>

<operation id="2808" st_id="277" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:532 %mul_ln1192_125 = mul i20 %sext_ln1192_317, i20 %sext_ln1192_125

]]></Node>
<StgValue><ssdm name="mul_ln1192_125"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2809" st_id="278" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:523 %add_ln1192_123 = add i20 %shl_ln728_122, i20 %mul_ln1192_123

]]></Node>
<StgValue><ssdm name="add_ln1192_123"/></StgValue>
</operation>

<operation id="2810" st_id="278" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:526 %mul_ln1192_124 = mul i20 %sext_ln1192_316, i20 %sext_ln1192_124

]]></Node>
<StgValue><ssdm name="mul_ln1192_124"/></StgValue>
</operation>

<operation id="2811" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:527 %tmp_191 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_123, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="2812" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:528 %shl_ln728_123 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_191, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_123"/></StgValue>
</operation>

<operation id="2813" st_id="278" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:529 %add_ln1192_124 = add i20 %shl_ln728_123, i20 %mul_ln1192_124

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="2814" st_id="278" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:532 %mul_ln1192_125 = mul i20 %sext_ln1192_317, i20 %sext_ln1192_125

]]></Node>
<StgValue><ssdm name="mul_ln1192_125"/></StgValue>
</operation>

<operation id="2815" st_id="278" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="20" op_0_bw="12">
<![CDATA[
.split20:537 %sext_ln1192_318 = sext i12 %weights_1_V_load_127

]]></Node>
<StgValue><ssdm name="sext_ln1192_318"/></StgValue>
</operation>

<operation id="2816" st_id="278" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:538 %mul_ln1192_126 = mul i20 %sext_ln1192_318, i20 %sext_ln1192_126

]]></Node>
<StgValue><ssdm name="mul_ln1192_126"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2817" st_id="279" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:529 %add_ln1192_124 = add i20 %shl_ln728_123, i20 %mul_ln1192_124

]]></Node>
<StgValue><ssdm name="add_ln1192_124"/></StgValue>
</operation>

<operation id="2818" st_id="279" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:532 %mul_ln1192_125 = mul i20 %sext_ln1192_317, i20 %sext_ln1192_125

]]></Node>
<StgValue><ssdm name="mul_ln1192_125"/></StgValue>
</operation>

<operation id="2819" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:533 %tmp_192 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_124, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2820" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:534 %shl_ln728_124 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_192, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_124"/></StgValue>
</operation>

<operation id="2821" st_id="279" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:535 %add_ln1192_125 = add i20 %shl_ln728_124, i20 %mul_ln1192_125

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="2822" st_id="279" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:538 %mul_ln1192_126 = mul i20 %sext_ln1192_318, i20 %sext_ln1192_126

]]></Node>
<StgValue><ssdm name="mul_ln1192_126"/></StgValue>
</operation>

<operation id="2823" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="20" op_0_bw="12">
<![CDATA[
.split20:543 %sext_ln1192_319 = sext i12 %weights_1_V_load_128

]]></Node>
<StgValue><ssdm name="sext_ln1192_319"/></StgValue>
</operation>

<operation id="2824" st_id="279" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:544 %mul_ln1192_127 = mul i20 %sext_ln1192_319, i20 %sext_ln1192_127

]]></Node>
<StgValue><ssdm name="mul_ln1192_127"/></StgValue>
</operation>

<operation id="2825" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="64" op_0_bw="8">
<![CDATA[
.split20:551 %zext_ln703_1 = zext i8 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="2826" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split20:553 %bias_V_addr_3 = getelementptr i12 %bias_V, i64 0, i64 %zext_ln703_1

]]></Node>
<StgValue><ssdm name="bias_V_addr_3"/></StgValue>
</operation>

<operation id="2827" st_id="279" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="12" op_0_bw="8">
<![CDATA[
.split20:554 %rhs_2 = load i8 %bias_V_addr_3

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2828" st_id="280" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:535 %add_ln1192_125 = add i20 %shl_ln728_124, i20 %mul_ln1192_125

]]></Node>
<StgValue><ssdm name="add_ln1192_125"/></StgValue>
</operation>

<operation id="2829" st_id="280" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:538 %mul_ln1192_126 = mul i20 %sext_ln1192_318, i20 %sext_ln1192_126

]]></Node>
<StgValue><ssdm name="mul_ln1192_126"/></StgValue>
</operation>

<operation id="2830" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:539 %tmp_193 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_125, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="2831" st_id="280" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:540 %shl_ln728_125 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_193, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_125"/></StgValue>
</operation>

<operation id="2832" st_id="280" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:541 %add_ln1192_126 = add i20 %shl_ln728_125, i20 %mul_ln1192_126

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="2833" st_id="280" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:544 %mul_ln1192_127 = mul i20 %sext_ln1192_319, i20 %sext_ln1192_127

]]></Node>
<StgValue><ssdm name="mul_ln1192_127"/></StgValue>
</operation>

<operation id="2834" st_id="280" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="12" op_0_bw="8">
<![CDATA[
.split20:554 %rhs_2 = load i8 %bias_V_addr_3

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2835" st_id="281" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:541 %add_ln1192_126 = add i20 %shl_ln728_125, i20 %mul_ln1192_126

]]></Node>
<StgValue><ssdm name="add_ln1192_126"/></StgValue>
</operation>

<operation id="2836" st_id="281" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:544 %mul_ln1192_127 = mul i20 %sext_ln1192_319, i20 %sext_ln1192_127

]]></Node>
<StgValue><ssdm name="mul_ln1192_127"/></StgValue>
</operation>

<operation id="2837" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:545 %tmp_194 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_126, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2838" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split20:546 %shl_ln728_126 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_194, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_126"/></StgValue>
</operation>

<operation id="2839" st_id="281" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:547 %add_ln1192_127 = add i20 %shl_ln728_126, i20 %mul_ln1192_127

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2840" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:162 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="2841" st_id="282" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split20:547 %add_ln1192_127 = add i20 %shl_ln728_126, i20 %mul_ln1192_127

]]></Node>
<StgValue><ssdm name="add_ln1192_127"/></StgValue>
</operation>

<operation id="2842" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split20:548 %lhs_2 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_127, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="2843" st_id="282" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0">
<![CDATA[
.split20:549 %store_ln727 = store i12 %lhs_2, i6 %buffer_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="2844" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="13" op_0_bw="12">
<![CDATA[
.split20:552 %sext_ln703_4 = sext i12 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="2845" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="13" op_0_bw="12">
<![CDATA[
.split20:555 %sext_ln703_5 = sext i12 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="2846" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split20:556 %sub_ln1265_1 = sub i13 0, i13 %sext_ln703_4

]]></Node>
<StgValue><ssdm name="sub_ln1265_1"/></StgValue>
</operation>

<operation id="2847" st_id="282" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split20:557 %icmp_ln1265_2 = icmp_eq  i13 %sext_ln703_5, i13 %sub_ln1265_1

]]></Node>
<StgValue><ssdm name="icmp_ln1265_2"/></StgValue>
</operation>

<operation id="2848" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split20:558 %br_ln698 = br i1 %icmp_ln1265_2, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="2849" st_id="282" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge:0 %add_ln703_2 = add i12 %rhs_2, i12 %lhs_2

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2850" st_id="283" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln698 = store i12 0, i6 %buffer_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln698"/></StgValue>
</operation>

<operation id="2851" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1265_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln698 = br void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2852" st_id="284" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="12" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge:1 %store_ln703 = store i12 %add_ln703_2, i6 %buffer_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="2853" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i75._crit_edge:2 %br_ln0 = br void %.preheader23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2854" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:0 %buffer_3_V_load_1 = load i6 %buffer_3_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_1"/></StgValue>
</operation>

<operation id="2855" st_id="285" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:2 %buffer_3_V_load_2 = load i6 %buffer_3_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_2"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2856" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:0 %buffer_3_V_load_1 = load i6 %buffer_3_V_addr_1

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_1"/></StgValue>
</operation>

<operation id="2857" st_id="286" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:2 %buffer_3_V_load_2 = load i6 %buffer_3_V_addr_2

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_2"/></StgValue>
</operation>

<operation id="2858" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:4 %buffer_3_V_load_3 = load i6 %buffer_3_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_3"/></StgValue>
</operation>

<operation id="2859" st_id="286" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %buffer_3_V_load_4 = load i6 %buffer_3_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_4"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2860" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:4 %buffer_3_V_load_3 = load i6 %buffer_3_V_addr_3

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_3"/></StgValue>
</operation>

<operation id="2861" st_id="287" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:6 %buffer_3_V_load_4 = load i6 %buffer_3_V_addr_4

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_4"/></StgValue>
</operation>

<operation id="2862" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %buffer_3_V_load_5 = load i6 %buffer_3_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_5"/></StgValue>
</operation>

<operation id="2863" st_id="287" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:10 %buffer_3_V_load_6 = load i6 %buffer_3_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_6"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2864" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %buffer_3_V_load_5 = load i6 %buffer_3_V_addr_5

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_5"/></StgValue>
</operation>

<operation id="2865" st_id="288" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:10 %buffer_3_V_load_6 = load i6 %buffer_3_V_addr_6

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_6"/></StgValue>
</operation>

<operation id="2866" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:12 %buffer_3_V_load_7 = load i6 %buffer_3_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_7"/></StgValue>
</operation>

<operation id="2867" st_id="288" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:14 %buffer_3_V_load_8 = load i6 %buffer_3_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_8"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2868" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:12 %buffer_3_V_load_7 = load i6 %buffer_3_V_addr_7

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_7"/></StgValue>
</operation>

<operation id="2869" st_id="289" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:14 %buffer_3_V_load_8 = load i6 %buffer_3_V_addr_8

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_8"/></StgValue>
</operation>

<operation id="2870" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:16 %buffer_3_V_load_9 = load i6 %buffer_3_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_9"/></StgValue>
</operation>

<operation id="2871" st_id="289" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:18 %buffer_3_V_load_10 = load i6 %buffer_3_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_10"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2872" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:16 %buffer_3_V_load_9 = load i6 %buffer_3_V_addr_9

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_9"/></StgValue>
</operation>

<operation id="2873" st_id="290" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:18 %buffer_3_V_load_10 = load i6 %buffer_3_V_addr_10

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_10"/></StgValue>
</operation>

<operation id="2874" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:20 %buffer_3_V_load_11 = load i6 %buffer_3_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_11"/></StgValue>
</operation>

<operation id="2875" st_id="290" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:22 %buffer_3_V_load_12 = load i6 %buffer_3_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_12"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2876" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:20 %buffer_3_V_load_11 = load i6 %buffer_3_V_addr_11

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_11"/></StgValue>
</operation>

<operation id="2877" st_id="291" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:22 %buffer_3_V_load_12 = load i6 %buffer_3_V_addr_12

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_12"/></StgValue>
</operation>

<operation id="2878" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:24 %buffer_3_V_load_13 = load i6 %buffer_3_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_13"/></StgValue>
</operation>

<operation id="2879" st_id="291" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:26 %buffer_3_V_load_14 = load i6 %buffer_3_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_14"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2880" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:24 %buffer_3_V_load_13 = load i6 %buffer_3_V_addr_13

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_13"/></StgValue>
</operation>

<operation id="2881" st_id="292" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:26 %buffer_3_V_load_14 = load i6 %buffer_3_V_addr_14

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_14"/></StgValue>
</operation>

<operation id="2882" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:28 %buffer_3_V_load_15 = load i6 %buffer_3_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_15"/></StgValue>
</operation>

<operation id="2883" st_id="292" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:30 %buffer_3_V_load_16 = load i6 %buffer_3_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_16"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2884" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:28 %buffer_3_V_load_15 = load i6 %buffer_3_V_addr_15

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_15"/></StgValue>
</operation>

<operation id="2885" st_id="293" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:30 %buffer_3_V_load_16 = load i6 %buffer_3_V_addr_16

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_16"/></StgValue>
</operation>

<operation id="2886" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:32 %buffer_3_V_load_17 = load i6 %buffer_3_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_17"/></StgValue>
</operation>

<operation id="2887" st_id="293" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:34 %buffer_3_V_load_18 = load i6 %buffer_3_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_18"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2888" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:32 %buffer_3_V_load_17 = load i6 %buffer_3_V_addr_17

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_17"/></StgValue>
</operation>

<operation id="2889" st_id="294" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:34 %buffer_3_V_load_18 = load i6 %buffer_3_V_addr_18

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_18"/></StgValue>
</operation>

<operation id="2890" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:36 %buffer_3_V_load_19 = load i6 %buffer_3_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_19"/></StgValue>
</operation>

<operation id="2891" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:38 %buffer_3_V_load_20 = load i6 %buffer_3_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_20"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2892" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:36 %buffer_3_V_load_19 = load i6 %buffer_3_V_addr_19

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_19"/></StgValue>
</operation>

<operation id="2893" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:38 %buffer_3_V_load_20 = load i6 %buffer_3_V_addr_20

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_20"/></StgValue>
</operation>

<operation id="2894" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:40 %buffer_3_V_load_21 = load i6 %buffer_3_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_21"/></StgValue>
</operation>

<operation id="2895" st_id="295" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:42 %buffer_3_V_load_22 = load i6 %buffer_3_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_22"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2896" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:40 %buffer_3_V_load_21 = load i6 %buffer_3_V_addr_21

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_21"/></StgValue>
</operation>

<operation id="2897" st_id="296" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:42 %buffer_3_V_load_22 = load i6 %buffer_3_V_addr_22

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_22"/></StgValue>
</operation>

<operation id="2898" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:44 %buffer_3_V_load_23 = load i6 %buffer_3_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_23"/></StgValue>
</operation>

<operation id="2899" st_id="296" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:46 %buffer_3_V_load_24 = load i6 %buffer_3_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_24"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2900" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:44 %buffer_3_V_load_23 = load i6 %buffer_3_V_addr_23

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_23"/></StgValue>
</operation>

<operation id="2901" st_id="297" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:46 %buffer_3_V_load_24 = load i6 %buffer_3_V_addr_24

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_24"/></StgValue>
</operation>

<operation id="2902" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:48 %buffer_3_V_load_25 = load i6 %buffer_3_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_25"/></StgValue>
</operation>

<operation id="2903" st_id="297" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:50 %buffer_3_V_load_26 = load i6 %buffer_3_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_26"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2904" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:48 %buffer_3_V_load_25 = load i6 %buffer_3_V_addr_25

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_25"/></StgValue>
</operation>

<operation id="2905" st_id="298" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:50 %buffer_3_V_load_26 = load i6 %buffer_3_V_addr_26

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_26"/></StgValue>
</operation>

<operation id="2906" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:52 %buffer_3_V_load_27 = load i6 %buffer_3_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_27"/></StgValue>
</operation>

<operation id="2907" st_id="298" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:54 %buffer_3_V_load_28 = load i6 %buffer_3_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_28"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2908" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:52 %buffer_3_V_load_27 = load i6 %buffer_3_V_addr_27

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_27"/></StgValue>
</operation>

<operation id="2909" st_id="299" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:54 %buffer_3_V_load_28 = load i6 %buffer_3_V_addr_28

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_28"/></StgValue>
</operation>

<operation id="2910" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:56 %buffer_3_V_load_29 = load i6 %buffer_3_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_29"/></StgValue>
</operation>

<operation id="2911" st_id="299" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:58 %buffer_3_V_load_30 = load i6 %buffer_3_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_30"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2912" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:56 %buffer_3_V_load_29 = load i6 %buffer_3_V_addr_29

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_29"/></StgValue>
</operation>

<operation id="2913" st_id="300" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:58 %buffer_3_V_load_30 = load i6 %buffer_3_V_addr_30

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_30"/></StgValue>
</operation>

<operation id="2914" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:60 %buffer_3_V_load_31 = load i6 %buffer_3_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_31"/></StgValue>
</operation>

<operation id="2915" st_id="300" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:62 %buffer_3_V_load_32 = load i6 %buffer_3_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_32"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2916" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:60 %buffer_3_V_load_31 = load i6 %buffer_3_V_addr_31

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_31"/></StgValue>
</operation>

<operation id="2917" st_id="301" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:62 %buffer_3_V_load_32 = load i6 %buffer_3_V_addr_32

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_32"/></StgValue>
</operation>

<operation id="2918" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:64 %buffer_3_V_load_33 = load i6 %buffer_3_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_33"/></StgValue>
</operation>

<operation id="2919" st_id="301" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:66 %buffer_3_V_load_34 = load i6 %buffer_3_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_34"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2920" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:64 %buffer_3_V_load_33 = load i6 %buffer_3_V_addr_33

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_33"/></StgValue>
</operation>

<operation id="2921" st_id="302" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:66 %buffer_3_V_load_34 = load i6 %buffer_3_V_addr_34

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_34"/></StgValue>
</operation>

<operation id="2922" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:68 %buffer_3_V_load_35 = load i6 %buffer_3_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_35"/></StgValue>
</operation>

<operation id="2923" st_id="302" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:70 %buffer_3_V_load_36 = load i6 %buffer_3_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_36"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2924" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:68 %buffer_3_V_load_35 = load i6 %buffer_3_V_addr_35

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_35"/></StgValue>
</operation>

<operation id="2925" st_id="303" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:70 %buffer_3_V_load_36 = load i6 %buffer_3_V_addr_36

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_36"/></StgValue>
</operation>

<operation id="2926" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:72 %buffer_3_V_load_37 = load i6 %buffer_3_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_37"/></StgValue>
</operation>

<operation id="2927" st_id="303" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:74 %buffer_3_V_load_38 = load i6 %buffer_3_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_38"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2928" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:72 %buffer_3_V_load_37 = load i6 %buffer_3_V_addr_37

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_37"/></StgValue>
</operation>

<operation id="2929" st_id="304" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:74 %buffer_3_V_load_38 = load i6 %buffer_3_V_addr_38

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_38"/></StgValue>
</operation>

<operation id="2930" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:76 %buffer_3_V_load_39 = load i6 %buffer_3_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_39"/></StgValue>
</operation>

<operation id="2931" st_id="304" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:78 %buffer_3_V_load_40 = load i6 %buffer_3_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_40"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2932" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:76 %buffer_3_V_load_39 = load i6 %buffer_3_V_addr_39

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_39"/></StgValue>
</operation>

<operation id="2933" st_id="305" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:78 %buffer_3_V_load_40 = load i6 %buffer_3_V_addr_40

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_40"/></StgValue>
</operation>

<operation id="2934" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:80 %buffer_3_V_load_41 = load i6 %buffer_3_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_41"/></StgValue>
</operation>

<operation id="2935" st_id="305" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:82 %buffer_3_V_load_42 = load i6 %buffer_3_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_42"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2936" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:80 %buffer_3_V_load_41 = load i6 %buffer_3_V_addr_41

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_41"/></StgValue>
</operation>

<operation id="2937" st_id="306" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:82 %buffer_3_V_load_42 = load i6 %buffer_3_V_addr_42

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_42"/></StgValue>
</operation>

<operation id="2938" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:84 %buffer_3_V_load_43 = load i6 %buffer_3_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_43"/></StgValue>
</operation>

<operation id="2939" st_id="306" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:86 %buffer_3_V_load_44 = load i6 %buffer_3_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_44"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2940" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:84 %buffer_3_V_load_43 = load i6 %buffer_3_V_addr_43

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_43"/></StgValue>
</operation>

<operation id="2941" st_id="307" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:86 %buffer_3_V_load_44 = load i6 %buffer_3_V_addr_44

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_44"/></StgValue>
</operation>

<operation id="2942" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:88 %buffer_3_V_load_45 = load i6 %buffer_3_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_45"/></StgValue>
</operation>

<operation id="2943" st_id="307" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:90 %buffer_3_V_load_46 = load i6 %buffer_3_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_46"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2944" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:88 %buffer_3_V_load_45 = load i6 %buffer_3_V_addr_45

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_45"/></StgValue>
</operation>

<operation id="2945" st_id="308" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:90 %buffer_3_V_load_46 = load i6 %buffer_3_V_addr_46

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_46"/></StgValue>
</operation>

<operation id="2946" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:92 %buffer_3_V_load_47 = load i6 %buffer_3_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_47"/></StgValue>
</operation>

<operation id="2947" st_id="308" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:94 %buffer_3_V_load_48 = load i6 %buffer_3_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_48"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2948" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:92 %buffer_3_V_load_47 = load i6 %buffer_3_V_addr_47

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_47"/></StgValue>
</operation>

<operation id="2949" st_id="309" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:94 %buffer_3_V_load_48 = load i6 %buffer_3_V_addr_48

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_48"/></StgValue>
</operation>

<operation id="2950" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:96 %buffer_3_V_load_49 = load i6 %buffer_3_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_49"/></StgValue>
</operation>

<operation id="2951" st_id="309" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:98 %buffer_3_V_load_50 = load i6 %buffer_3_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_50"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2952" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:96 %buffer_3_V_load_49 = load i6 %buffer_3_V_addr_49

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_49"/></StgValue>
</operation>

<operation id="2953" st_id="310" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:98 %buffer_3_V_load_50 = load i6 %buffer_3_V_addr_50

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_50"/></StgValue>
</operation>

<operation id="2954" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:100 %buffer_3_V_load_51 = load i6 %buffer_3_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_51"/></StgValue>
</operation>

<operation id="2955" st_id="310" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:102 %buffer_3_V_load_52 = load i6 %buffer_3_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_52"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2956" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:100 %buffer_3_V_load_51 = load i6 %buffer_3_V_addr_51

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_51"/></StgValue>
</operation>

<operation id="2957" st_id="311" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:102 %buffer_3_V_load_52 = load i6 %buffer_3_V_addr_52

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_52"/></StgValue>
</operation>

<operation id="2958" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:104 %buffer_3_V_load_53 = load i6 %buffer_3_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_53"/></StgValue>
</operation>

<operation id="2959" st_id="311" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:106 %buffer_3_V_load_54 = load i6 %buffer_3_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_54"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2960" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:104 %buffer_3_V_load_53 = load i6 %buffer_3_V_addr_53

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_53"/></StgValue>
</operation>

<operation id="2961" st_id="312" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:106 %buffer_3_V_load_54 = load i6 %buffer_3_V_addr_54

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_54"/></StgValue>
</operation>

<operation id="2962" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:108 %buffer_3_V_load_55 = load i6 %buffer_3_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_55"/></StgValue>
</operation>

<operation id="2963" st_id="312" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:110 %buffer_3_V_load_56 = load i6 %buffer_3_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_56"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2964" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:108 %buffer_3_V_load_55 = load i6 %buffer_3_V_addr_55

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_55"/></StgValue>
</operation>

<operation id="2965" st_id="313" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:110 %buffer_3_V_load_56 = load i6 %buffer_3_V_addr_56

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_56"/></StgValue>
</operation>

<operation id="2966" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:112 %buffer_3_V_load_57 = load i6 %buffer_3_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_57"/></StgValue>
</operation>

<operation id="2967" st_id="313" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:114 %buffer_3_V_load_58 = load i6 %buffer_3_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_58"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2968" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:112 %buffer_3_V_load_57 = load i6 %buffer_3_V_addr_57

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_57"/></StgValue>
</operation>

<operation id="2969" st_id="314" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:114 %buffer_3_V_load_58 = load i6 %buffer_3_V_addr_58

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_58"/></StgValue>
</operation>

<operation id="2970" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:116 %buffer_3_V_load_59 = load i6 %buffer_3_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_59"/></StgValue>
</operation>

<operation id="2971" st_id="314" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:118 %buffer_3_V_load_60 = load i6 %buffer_3_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_60"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2972" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:116 %buffer_3_V_load_59 = load i6 %buffer_3_V_addr_59

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_59"/></StgValue>
</operation>

<operation id="2973" st_id="315" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:118 %buffer_3_V_load_60 = load i6 %buffer_3_V_addr_60

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_60"/></StgValue>
</operation>

<operation id="2974" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:120 %buffer_3_V_load_61 = load i6 %buffer_3_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_61"/></StgValue>
</operation>

<operation id="2975" st_id="315" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:122 %buffer_3_V_load_62 = load i6 %buffer_3_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_62"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2976" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:120 %buffer_3_V_load_61 = load i6 %buffer_3_V_addr_61

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_61"/></StgValue>
</operation>

<operation id="2977" st_id="316" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:122 %buffer_3_V_load_62 = load i6 %buffer_3_V_addr_62

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_62"/></StgValue>
</operation>

<operation id="2978" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:124 %buffer_3_V_load_63 = load i6 %buffer_3_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_63"/></StgValue>
</operation>

<operation id="2979" st_id="316" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:126 %buffer_3_V_load_64 = load i6 %buffer_3_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_64"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2980" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:1 %sext_ln1192_192 = sext i12 %buffer_3_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_192"/></StgValue>
</operation>

<operation id="2981" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:3 %sext_ln1192_193 = sext i12 %buffer_3_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_193"/></StgValue>
</operation>

<operation id="2982" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:5 %sext_ln1192_194 = sext i12 %buffer_3_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_194"/></StgValue>
</operation>

<operation id="2983" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:7 %sext_ln1192_195 = sext i12 %buffer_3_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_195"/></StgValue>
</operation>

<operation id="2984" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:9 %sext_ln1192_196 = sext i12 %buffer_3_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_196"/></StgValue>
</operation>

<operation id="2985" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:11 %sext_ln1192_197 = sext i12 %buffer_3_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_197"/></StgValue>
</operation>

<operation id="2986" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:13 %sext_ln1192_198 = sext i12 %buffer_3_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_198"/></StgValue>
</operation>

<operation id="2987" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:15 %sext_ln1192_199 = sext i12 %buffer_3_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_199"/></StgValue>
</operation>

<operation id="2988" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:17 %sext_ln1192_200 = sext i12 %buffer_3_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_200"/></StgValue>
</operation>

<operation id="2989" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:19 %sext_ln1192_201 = sext i12 %buffer_3_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_201"/></StgValue>
</operation>

<operation id="2990" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:21 %sext_ln1192_202 = sext i12 %buffer_3_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_202"/></StgValue>
</operation>

<operation id="2991" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:23 %sext_ln1192_203 = sext i12 %buffer_3_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_203"/></StgValue>
</operation>

<operation id="2992" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:25 %sext_ln1192_204 = sext i12 %buffer_3_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_204"/></StgValue>
</operation>

<operation id="2993" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:27 %sext_ln1192_205 = sext i12 %buffer_3_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_205"/></StgValue>
</operation>

<operation id="2994" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:29 %sext_ln1192_206 = sext i12 %buffer_3_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_206"/></StgValue>
</operation>

<operation id="2995" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:31 %sext_ln1192_207 = sext i12 %buffer_3_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_207"/></StgValue>
</operation>

<operation id="2996" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:33 %sext_ln1192_208 = sext i12 %buffer_3_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_208"/></StgValue>
</operation>

<operation id="2997" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:35 %sext_ln1192_209 = sext i12 %buffer_3_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_209"/></StgValue>
</operation>

<operation id="2998" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:37 %sext_ln1192_210 = sext i12 %buffer_3_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_210"/></StgValue>
</operation>

<operation id="2999" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:39 %sext_ln1192_211 = sext i12 %buffer_3_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_211"/></StgValue>
</operation>

<operation id="3000" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:41 %sext_ln1192_212 = sext i12 %buffer_3_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_212"/></StgValue>
</operation>

<operation id="3001" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:43 %sext_ln1192_213 = sext i12 %buffer_3_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_213"/></StgValue>
</operation>

<operation id="3002" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:45 %sext_ln1192_214 = sext i12 %buffer_3_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_214"/></StgValue>
</operation>

<operation id="3003" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:47 %sext_ln1192_215 = sext i12 %buffer_3_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_215"/></StgValue>
</operation>

<operation id="3004" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:49 %sext_ln1192_216 = sext i12 %buffer_3_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_216"/></StgValue>
</operation>

<operation id="3005" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:51 %sext_ln1192_217 = sext i12 %buffer_3_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_217"/></StgValue>
</operation>

<operation id="3006" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:53 %sext_ln1192_218 = sext i12 %buffer_3_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_218"/></StgValue>
</operation>

<operation id="3007" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:55 %sext_ln1192_219 = sext i12 %buffer_3_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_219"/></StgValue>
</operation>

<operation id="3008" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:57 %sext_ln1192_220 = sext i12 %buffer_3_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_220"/></StgValue>
</operation>

<operation id="3009" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:59 %sext_ln1192_221 = sext i12 %buffer_3_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_221"/></StgValue>
</operation>

<operation id="3010" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:61 %sext_ln1192_222 = sext i12 %buffer_3_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_222"/></StgValue>
</operation>

<operation id="3011" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:63 %sext_ln1192_223 = sext i12 %buffer_3_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_223"/></StgValue>
</operation>

<operation id="3012" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:65 %sext_ln1192_224 = sext i12 %buffer_3_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_224"/></StgValue>
</operation>

<operation id="3013" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:67 %sext_ln1192_225 = sext i12 %buffer_3_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_225"/></StgValue>
</operation>

<operation id="3014" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:69 %sext_ln1192_226 = sext i12 %buffer_3_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1192_226"/></StgValue>
</operation>

<operation id="3015" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:71 %sext_ln1192_227 = sext i12 %buffer_3_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_227"/></StgValue>
</operation>

<operation id="3016" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:73 %sext_ln1192_228 = sext i12 %buffer_3_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_228"/></StgValue>
</operation>

<operation id="3017" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:75 %sext_ln1192_229 = sext i12 %buffer_3_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1192_229"/></StgValue>
</operation>

<operation id="3018" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:77 %sext_ln1192_230 = sext i12 %buffer_3_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1192_230"/></StgValue>
</operation>

<operation id="3019" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:79 %sext_ln1192_231 = sext i12 %buffer_3_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_231"/></StgValue>
</operation>

<operation id="3020" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:81 %sext_ln1192_232 = sext i12 %buffer_3_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1192_232"/></StgValue>
</operation>

<operation id="3021" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:83 %sext_ln1192_233 = sext i12 %buffer_3_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_233"/></StgValue>
</operation>

<operation id="3022" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:85 %sext_ln1192_234 = sext i12 %buffer_3_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1192_234"/></StgValue>
</operation>

<operation id="3023" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:87 %sext_ln1192_235 = sext i12 %buffer_3_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_235"/></StgValue>
</operation>

<operation id="3024" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:89 %sext_ln1192_236 = sext i12 %buffer_3_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_236"/></StgValue>
</operation>

<operation id="3025" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:91 %sext_ln1192_237 = sext i12 %buffer_3_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1192_237"/></StgValue>
</operation>

<operation id="3026" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:93 %sext_ln1192_238 = sext i12 %buffer_3_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_238"/></StgValue>
</operation>

<operation id="3027" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:95 %sext_ln1192_239 = sext i12 %buffer_3_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1192_239"/></StgValue>
</operation>

<operation id="3028" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:97 %sext_ln1192_240 = sext i12 %buffer_3_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1192_240"/></StgValue>
</operation>

<operation id="3029" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:99 %sext_ln1192_241 = sext i12 %buffer_3_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_241"/></StgValue>
</operation>

<operation id="3030" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:101 %sext_ln1192_242 = sext i12 %buffer_3_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1192_242"/></StgValue>
</operation>

<operation id="3031" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:103 %sext_ln1192_243 = sext i12 %buffer_3_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1192_243"/></StgValue>
</operation>

<operation id="3032" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:105 %sext_ln1192_244 = sext i12 %buffer_3_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1192_244"/></StgValue>
</operation>

<operation id="3033" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:107 %sext_ln1192_245 = sext i12 %buffer_3_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1192_245"/></StgValue>
</operation>

<operation id="3034" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:109 %sext_ln1192_246 = sext i12 %buffer_3_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1192_246"/></StgValue>
</operation>

<operation id="3035" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:111 %sext_ln1192_247 = sext i12 %buffer_3_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1192_247"/></StgValue>
</operation>

<operation id="3036" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:113 %sext_ln1192_248 = sext i12 %buffer_3_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_248"/></StgValue>
</operation>

<operation id="3037" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:115 %sext_ln1192_249 = sext i12 %buffer_3_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_249"/></StgValue>
</operation>

<operation id="3038" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:117 %sext_ln1192_250 = sext i12 %buffer_3_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1192_250"/></StgValue>
</operation>

<operation id="3039" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:119 %sext_ln1192_251 = sext i12 %buffer_3_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1192_251"/></StgValue>
</operation>

<operation id="3040" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:121 %sext_ln1192_252 = sext i12 %buffer_3_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1192_252"/></StgValue>
</operation>

<operation id="3041" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:123 %sext_ln1192_253 = sext i12 %buffer_3_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_253"/></StgValue>
</operation>

<operation id="3042" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:124 %buffer_3_V_load_63 = load i6 %buffer_3_V_addr_63

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_63"/></StgValue>
</operation>

<operation id="3043" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:125 %sext_ln1192_254 = sext i12 %buffer_3_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1192_254"/></StgValue>
</operation>

<operation id="3044" st_id="317" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="6">
<![CDATA[
.preheader.preheader:126 %buffer_3_V_load_64 = load i6 %buffer_3_V_addr_64

]]></Node>
<StgValue><ssdm name="buffer_3_V_load_64"/></StgValue>
</operation>

<operation id="3045" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="20" op_0_bw="12">
<![CDATA[
.preheader.preheader:127 %sext_ln1192_255 = sext i12 %buffer_3_V_load_64

]]></Node>
<StgValue><ssdm name="sext_ln1192_255"/></StgValue>
</operation>

<operation id="3046" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:128 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3047" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0 %o = phi i3 %add_ln93, void %.split23, i3 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="3048" st_id="318" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3 %icmp_ln93 = icmp_eq  i3 %o, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="3049" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln93 = br i1 %icmp_ln93, void %.split23, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="3050" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="3">
<![CDATA[
.split23:0 %o_cast = zext i3 %o

]]></Node>
<StgValue><ssdm name="o_cast"/></StgValue>
</operation>

<operation id="3051" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="5" op_0_bw="3">
<![CDATA[
.split23:3 %zext_ln1118_69 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_69"/></StgValue>
</operation>

<operation id="3052" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="6" op_0_bw="3">
<![CDATA[
.split23:4 %zext_ln1118_70 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_70"/></StgValue>
</operation>

<operation id="3053" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="7" op_0_bw="3">
<![CDATA[
.split23:5 %zext_ln1118_71 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_71"/></StgValue>
</operation>

<operation id="3054" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="4" op_0_bw="3">
<![CDATA[
.split23:6 %zext_ln1118_72 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_72"/></StgValue>
</operation>

<operation id="3055" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:7 %weights_2_V_addr_1 = getelementptr i12 %weights_2_V, i64 0, i64 %o_cast

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_1"/></StgValue>
</operation>

<operation id="3056" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split23:8 %add_ln1118_65 = add i4 %zext_ln1118_72, i4 6

]]></Node>
<StgValue><ssdm name="add_ln1118_65"/></StgValue>
</operation>

<operation id="3057" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="64" op_0_bw="4">
<![CDATA[
.split23:9 %zext_ln1118_73 = zext i4 %add_ln1118_65

]]></Node>
<StgValue><ssdm name="zext_ln1118_73"/></StgValue>
</operation>

<operation id="3058" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:10 %weights_2_V_addr_2 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_73

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_2"/></StgValue>
</operation>

<operation id="3059" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:11 %add_ln1118_66 = add i5 %zext_ln1118_69, i5 12

]]></Node>
<StgValue><ssdm name="add_ln1118_66"/></StgValue>
</operation>

<operation id="3060" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="64" op_0_bw="5">
<![CDATA[
.split23:12 %zext_ln1118_74 = zext i5 %add_ln1118_66

]]></Node>
<StgValue><ssdm name="zext_ln1118_74"/></StgValue>
</operation>

<operation id="3061" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:13 %weights_2_V_addr_3 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_74

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_3"/></StgValue>
</operation>

<operation id="3062" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:14 %add_ln1118_67 = add i5 %zext_ln1118_69, i5 18

]]></Node>
<StgValue><ssdm name="add_ln1118_67"/></StgValue>
</operation>

<operation id="3063" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="5">
<![CDATA[
.split23:15 %zext_ln1118_75 = zext i5 %add_ln1118_67

]]></Node>
<StgValue><ssdm name="zext_ln1118_75"/></StgValue>
</operation>

<operation id="3064" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:16 %weights_2_V_addr_4 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_75

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_4"/></StgValue>
</operation>

<operation id="3065" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:17 %tmp_195 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 3, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3066" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:18 %weights_2_V_addr_5 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_195

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_5"/></StgValue>
</operation>

<operation id="3067" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split23:19 %add_ln1118_68 = add i6 %zext_ln1118_70, i6 30

]]></Node>
<StgValue><ssdm name="add_ln1118_68"/></StgValue>
</operation>

<operation id="3068" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="64" op_0_bw="6">
<![CDATA[
.split23:20 %zext_ln1118_76 = zext i6 %add_ln1118_68

]]></Node>
<StgValue><ssdm name="zext_ln1118_76"/></StgValue>
</operation>

<operation id="3069" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:21 %weights_2_V_addr_6 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_76

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_6"/></StgValue>
</operation>

<operation id="3070" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split23:22 %add_ln1118_69 = add i6 %zext_ln1118_70, i6 36

]]></Node>
<StgValue><ssdm name="add_ln1118_69"/></StgValue>
</operation>

<operation id="3071" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="64" op_0_bw="6">
<![CDATA[
.split23:23 %zext_ln1118_77 = zext i6 %add_ln1118_69

]]></Node>
<StgValue><ssdm name="zext_ln1118_77"/></StgValue>
</operation>

<operation id="3072" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:24 %weights_2_V_addr_7 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_77

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_7"/></StgValue>
</operation>

<operation id="3073" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split23:25 %add_ln1118_70 = add i6 %zext_ln1118_70, i6 42

]]></Node>
<StgValue><ssdm name="add_ln1118_70"/></StgValue>
</operation>

<operation id="3074" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="64" op_0_bw="6">
<![CDATA[
.split23:26 %zext_ln1118_78 = zext i6 %add_ln1118_70

]]></Node>
<StgValue><ssdm name="zext_ln1118_78"/></StgValue>
</operation>

<operation id="3075" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:27 %weights_2_V_addr_8 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_78

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_8"/></StgValue>
</operation>

<operation id="3076" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:28 %tmp_196 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 6, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3077" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:29 %weights_2_V_addr_9 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_196

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_9"/></StgValue>
</operation>

<operation id="3078" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split23:30 %add_ln1118_71 = add i5 %zext_ln1118_69, i5 22

]]></Node>
<StgValue><ssdm name="add_ln1118_71"/></StgValue>
</operation>

<operation id="3079" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="6" op_0_bw="5">
<![CDATA[
.split23:31 %sext_ln1118 = sext i5 %add_ln1118_71

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="3080" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="64" op_0_bw="6">
<![CDATA[
.split23:32 %zext_ln1118_79 = zext i6 %sext_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1118_79"/></StgValue>
</operation>

<operation id="3081" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:33 %weights_2_V_addr_10 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_79

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_10"/></StgValue>
</operation>

<operation id="3082" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:34 %add_ln1118_72 = add i7 %zext_ln1118_71, i7 60

]]></Node>
<StgValue><ssdm name="add_ln1118_72"/></StgValue>
</operation>

<operation id="3083" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="7">
<![CDATA[
.split23:35 %zext_ln1118_80 = zext i7 %add_ln1118_72

]]></Node>
<StgValue><ssdm name="zext_ln1118_80"/></StgValue>
</operation>

<operation id="3084" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:36 %weights_2_V_addr_11 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_80

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_11"/></StgValue>
</operation>

<operation id="3085" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:37 %add_ln1118_73 = add i7 %zext_ln1118_71, i7 66

]]></Node>
<StgValue><ssdm name="add_ln1118_73"/></StgValue>
</operation>

<operation id="3086" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="64" op_0_bw="7">
<![CDATA[
.split23:38 %zext_ln1118_81 = zext i7 %add_ln1118_73

]]></Node>
<StgValue><ssdm name="zext_ln1118_81"/></StgValue>
</operation>

<operation id="3087" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:39 %weights_2_V_addr_12 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_81

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_12"/></StgValue>
</operation>

<operation id="3088" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:40 %tmp_197 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 9, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3089" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:41 %weights_2_V_addr_13 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_197

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_13"/></StgValue>
</operation>

<operation id="3090" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:42 %add_ln1118_74 = add i7 %zext_ln1118_71, i7 78

]]></Node>
<StgValue><ssdm name="add_ln1118_74"/></StgValue>
</operation>

<operation id="3091" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="64" op_0_bw="7">
<![CDATA[
.split23:43 %zext_ln1118_82 = zext i7 %add_ln1118_74

]]></Node>
<StgValue><ssdm name="zext_ln1118_82"/></StgValue>
</operation>

<operation id="3092" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:44 %weights_2_V_addr_14 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_82

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_14"/></StgValue>
</operation>

<operation id="3093" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:45 %add_ln1118_75 = add i7 %zext_ln1118_71, i7 84

]]></Node>
<StgValue><ssdm name="add_ln1118_75"/></StgValue>
</operation>

<operation id="3094" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="64" op_0_bw="7">
<![CDATA[
.split23:46 %zext_ln1118_83 = zext i7 %add_ln1118_75

]]></Node>
<StgValue><ssdm name="zext_ln1118_83"/></StgValue>
</operation>

<operation id="3095" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:47 %weights_2_V_addr_15 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_83

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_15"/></StgValue>
</operation>

<operation id="3096" st_id="318" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:48 %add_ln1118_76 = add i7 %zext_ln1118_71, i7 90

]]></Node>
<StgValue><ssdm name="add_ln1118_76"/></StgValue>
</operation>

<operation id="3097" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="7">
<![CDATA[
.split23:49 %zext_ln1118_84 = zext i7 %add_ln1118_76

]]></Node>
<StgValue><ssdm name="zext_ln1118_84"/></StgValue>
</operation>

<operation id="3098" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:50 %weights_2_V_addr_16 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_84

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_16"/></StgValue>
</operation>

<operation id="3099" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:190 %buffer_4_V_addr = getelementptr i12 %buffer_4_V, i64 0, i64 %o_cast

]]></Node>
<StgValue><ssdm name="buffer_4_V_addr"/></StgValue>
</operation>

<operation id="3100" st_id="318" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="12" op_0_bw="3">
<![CDATA[
.split23:191 %buffer_4_V_load = load i3 %buffer_4_V_addr

]]></Node>
<StgValue><ssdm name="buffer_4_V_load"/></StgValue>
</operation>

<operation id="3101" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="12" op_0_bw="9">
<![CDATA[
.split23:192 %weights_2_V_load = load i9 %weights_2_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_2_V_load"/></StgValue>
</operation>

<operation id="3102" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="9">
<![CDATA[
.split23:197 %weights_2_V_load_1 = load i9 %weights_2_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_2_V_load_1"/></StgValue>
</operation>

<operation id="3103" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="9">
<![CDATA[
.split23:203 %weights_2_V_load_2 = load i9 %weights_2_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_2_V_load_2"/></StgValue>
</operation>

<operation id="3104" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="12" op_0_bw="9">
<![CDATA[
.split23:209 %weights_2_V_load_3 = load i9 %weights_2_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_2_V_load_3"/></StgValue>
</operation>

<operation id="3105" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="9">
<![CDATA[
.split23:215 %weights_2_V_load_4 = load i9 %weights_2_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_2_V_load_4"/></StgValue>
</operation>

<operation id="3106" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="9">
<![CDATA[
.split23:221 %weights_2_V_load_5 = load i9 %weights_2_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_2_V_load_5"/></StgValue>
</operation>

<operation id="3107" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="9">
<![CDATA[
.split23:227 %weights_2_V_load_6 = load i9 %weights_2_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_2_V_load_6"/></StgValue>
</operation>

<operation id="3108" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="9">
<![CDATA[
.split23:233 %weights_2_V_load_7 = load i9 %weights_2_V_addr_8

]]></Node>
<StgValue><ssdm name="weights_2_V_load_7"/></StgValue>
</operation>

<operation id="3109" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="9">
<![CDATA[
.split23:239 %weights_2_V_load_8 = load i9 %weights_2_V_addr_9

]]></Node>
<StgValue><ssdm name="weights_2_V_load_8"/></StgValue>
</operation>

<operation id="3110" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="9">
<![CDATA[
.split23:245 %weights_2_V_load_9 = load i9 %weights_2_V_addr_10

]]></Node>
<StgValue><ssdm name="weights_2_V_load_9"/></StgValue>
</operation>

<operation id="3111" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="12" op_0_bw="9">
<![CDATA[
.split23:251 %weights_2_V_load_10 = load i9 %weights_2_V_addr_11

]]></Node>
<StgValue><ssdm name="weights_2_V_load_10"/></StgValue>
</operation>

<operation id="3112" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="12" op_0_bw="9">
<![CDATA[
.split23:257 %weights_2_V_load_11 = load i9 %weights_2_V_addr_12

]]></Node>
<StgValue><ssdm name="weights_2_V_load_11"/></StgValue>
</operation>

<operation id="3113" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="9">
<![CDATA[
.split23:263 %weights_2_V_load_12 = load i9 %weights_2_V_addr_13

]]></Node>
<StgValue><ssdm name="weights_2_V_load_12"/></StgValue>
</operation>

<operation id="3114" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="9">
<![CDATA[
.split23:269 %weights_2_V_load_13 = load i9 %weights_2_V_addr_14

]]></Node>
<StgValue><ssdm name="weights_2_V_load_13"/></StgValue>
</operation>

<operation id="3115" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="9">
<![CDATA[
.split23:275 %weights_2_V_load_14 = load i9 %weights_2_V_addr_15

]]></Node>
<StgValue><ssdm name="weights_2_V_load_14"/></StgValue>
</operation>

<operation id="3116" st_id="318" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="9">
<![CDATA[
.split23:281 %weights_2_V_load_15 = load i9 %weights_2_V_addr_16

]]></Node>
<StgValue><ssdm name="weights_2_V_load_15"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3117" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="8" op_0_bw="3">
<![CDATA[
.split23:2 %zext_ln1118_68 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_68"/></StgValue>
</operation>

<operation id="3118" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:51 %tmp_198 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 12, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3119" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:52 %weights_2_V_addr_17 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_198

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_17"/></StgValue>
</operation>

<operation id="3120" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split23:53 %add_ln1118_77 = add i6 %zext_ln1118_70, i6 38

]]></Node>
<StgValue><ssdm name="add_ln1118_77"/></StgValue>
</operation>

<operation id="3121" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="7" op_0_bw="6">
<![CDATA[
.split23:54 %sext_ln1118_1 = sext i6 %add_ln1118_77

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="3122" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="7">
<![CDATA[
.split23:55 %zext_ln1118_85 = zext i7 %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="zext_ln1118_85"/></StgValue>
</operation>

<operation id="3123" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:56 %weights_2_V_addr_18 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_85

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_18"/></StgValue>
</operation>

<operation id="3124" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split23:57 %add_ln1118_78 = add i6 %zext_ln1118_70, i6 44

]]></Node>
<StgValue><ssdm name="add_ln1118_78"/></StgValue>
</operation>

<operation id="3125" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="7" op_0_bw="6">
<![CDATA[
.split23:58 %sext_ln1118_2 = sext i6 %add_ln1118_78

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="3126" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="64" op_0_bw="7">
<![CDATA[
.split23:59 %zext_ln1118_86 = zext i7 %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="zext_ln1118_86"/></StgValue>
</operation>

<operation id="3127" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:60 %weights_2_V_addr_19 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_86

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_19"/></StgValue>
</operation>

<operation id="3128" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="7" op_0_bw="5">
<![CDATA[
.split23:61 %sext_ln1118_3 = sext i5 %add_ln1118_67

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="3129" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="64" op_0_bw="7">
<![CDATA[
.split23:62 %zext_ln1118_87 = zext i7 %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="zext_ln1118_87"/></StgValue>
</operation>

<operation id="3130" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:63 %weights_2_V_addr_20 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_87

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_20"/></StgValue>
</operation>

<operation id="3131" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:64 %tmp_199 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 15, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3132" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:65 %weights_2_V_addr_21 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_199

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_21"/></StgValue>
</operation>

<operation id="3133" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:66 %add_ln1118_79 = add i8 %zext_ln1118_68, i8 126

]]></Node>
<StgValue><ssdm name="add_ln1118_79"/></StgValue>
</operation>

<operation id="3134" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="64" op_0_bw="8">
<![CDATA[
.split23:67 %zext_ln1118_88 = zext i8 %add_ln1118_79

]]></Node>
<StgValue><ssdm name="zext_ln1118_88"/></StgValue>
</operation>

<operation id="3135" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:68 %weights_2_V_addr_22 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_88

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_22"/></StgValue>
</operation>

<operation id="3136" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:69 %add_ln1118_80 = add i8 %zext_ln1118_68, i8 132

]]></Node>
<StgValue><ssdm name="add_ln1118_80"/></StgValue>
</operation>

<operation id="3137" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="8">
<![CDATA[
.split23:70 %zext_ln1118_89 = zext i8 %add_ln1118_80

]]></Node>
<StgValue><ssdm name="zext_ln1118_89"/></StgValue>
</operation>

<operation id="3138" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:71 %weights_2_V_addr_23 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_89

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_23"/></StgValue>
</operation>

<operation id="3139" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:72 %add_ln1118_81 = add i8 %zext_ln1118_68, i8 138

]]></Node>
<StgValue><ssdm name="add_ln1118_81"/></StgValue>
</operation>

<operation id="3140" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="64" op_0_bw="8">
<![CDATA[
.split23:73 %zext_ln1118_90 = zext i8 %add_ln1118_81

]]></Node>
<StgValue><ssdm name="zext_ln1118_90"/></StgValue>
</operation>

<operation id="3141" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:74 %weights_2_V_addr_24 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_90

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_24"/></StgValue>
</operation>

<operation id="3142" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:75 %tmp_200 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 18, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3143" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:76 %weights_2_V_addr_25 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_200

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_25"/></StgValue>
</operation>

<operation id="3144" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:77 %add_ln1118_82 = add i8 %zext_ln1118_68, i8 150

]]></Node>
<StgValue><ssdm name="add_ln1118_82"/></StgValue>
</operation>

<operation id="3145" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="64" op_0_bw="8">
<![CDATA[
.split23:78 %zext_ln1118_91 = zext i8 %add_ln1118_82

]]></Node>
<StgValue><ssdm name="zext_ln1118_91"/></StgValue>
</operation>

<operation id="3146" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:79 %weights_2_V_addr_26 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_91

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_26"/></StgValue>
</operation>

<operation id="3147" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:80 %add_ln1118_83 = add i8 %zext_ln1118_68, i8 156

]]></Node>
<StgValue><ssdm name="add_ln1118_83"/></StgValue>
</operation>

<operation id="3148" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="64" op_0_bw="8">
<![CDATA[
.split23:81 %zext_ln1118_92 = zext i8 %add_ln1118_83

]]></Node>
<StgValue><ssdm name="zext_ln1118_92"/></StgValue>
</operation>

<operation id="3149" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:82 %weights_2_V_addr_27 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_92

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_27"/></StgValue>
</operation>

<operation id="3150" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:83 %add_ln1118_84 = add i8 %zext_ln1118_68, i8 162

]]></Node>
<StgValue><ssdm name="add_ln1118_84"/></StgValue>
</operation>

<operation id="3151" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="64" op_0_bw="8">
<![CDATA[
.split23:84 %zext_ln1118_93 = zext i8 %add_ln1118_84

]]></Node>
<StgValue><ssdm name="zext_ln1118_93"/></StgValue>
</operation>

<operation id="3152" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:85 %weights_2_V_addr_28 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_93

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_28"/></StgValue>
</operation>

<operation id="3153" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:86 %tmp_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 21, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3154" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:87 %weights_2_V_addr_29 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_201

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_29"/></StgValue>
</operation>

<operation id="3155" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:88 %add_ln1118_85 = add i8 %zext_ln1118_68, i8 174

]]></Node>
<StgValue><ssdm name="add_ln1118_85"/></StgValue>
</operation>

<operation id="3156" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="8">
<![CDATA[
.split23:89 %zext_ln1118_94 = zext i8 %add_ln1118_85

]]></Node>
<StgValue><ssdm name="zext_ln1118_94"/></StgValue>
</operation>

<operation id="3157" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:90 %weights_2_V_addr_30 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_94

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_30"/></StgValue>
</operation>

<operation id="3158" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:91 %add_ln1118_86 = add i8 %zext_ln1118_68, i8 180

]]></Node>
<StgValue><ssdm name="add_ln1118_86"/></StgValue>
</operation>

<operation id="3159" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="64" op_0_bw="8">
<![CDATA[
.split23:92 %zext_ln1118_95 = zext i8 %add_ln1118_86

]]></Node>
<StgValue><ssdm name="zext_ln1118_95"/></StgValue>
</operation>

<operation id="3160" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:93 %weights_2_V_addr_31 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_95

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_31"/></StgValue>
</operation>

<operation id="3161" st_id="319" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split23:94 %add_ln1118_87 = add i8 %zext_ln1118_68, i8 186

]]></Node>
<StgValue><ssdm name="add_ln1118_87"/></StgValue>
</operation>

<operation id="3162" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="8">
<![CDATA[
.split23:95 %zext_ln1118_96 = zext i8 %add_ln1118_87

]]></Node>
<StgValue><ssdm name="zext_ln1118_96"/></StgValue>
</operation>

<operation id="3163" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:96 %weights_2_V_addr_32 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_96

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_32"/></StgValue>
</operation>

<operation id="3164" st_id="319" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="12" op_0_bw="3">
<![CDATA[
.split23:191 %buffer_4_V_load = load i3 %buffer_4_V_addr

]]></Node>
<StgValue><ssdm name="buffer_4_V_load"/></StgValue>
</operation>

<operation id="3165" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="12" op_0_bw="9">
<![CDATA[
.split23:192 %weights_2_V_load = load i9 %weights_2_V_addr_1

]]></Node>
<StgValue><ssdm name="weights_2_V_load"/></StgValue>
</operation>

<operation id="3166" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="20" op_0_bw="12">
<![CDATA[
.split23:193 %sext_ln1192_320 = sext i12 %weights_2_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1192_320"/></StgValue>
</operation>

<operation id="3167" st_id="319" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:194 %mul_ln1192_128 = mul i20 %sext_ln1192_320, i20 %sext_ln1192_192

]]></Node>
<StgValue><ssdm name="mul_ln1192_128"/></StgValue>
</operation>

<operation id="3168" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="12" op_0_bw="9">
<![CDATA[
.split23:197 %weights_2_V_load_1 = load i9 %weights_2_V_addr_2

]]></Node>
<StgValue><ssdm name="weights_2_V_load_1"/></StgValue>
</operation>

<operation id="3169" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="9">
<![CDATA[
.split23:203 %weights_2_V_load_2 = load i9 %weights_2_V_addr_3

]]></Node>
<StgValue><ssdm name="weights_2_V_load_2"/></StgValue>
</operation>

<operation id="3170" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="12" op_0_bw="9">
<![CDATA[
.split23:209 %weights_2_V_load_3 = load i9 %weights_2_V_addr_4

]]></Node>
<StgValue><ssdm name="weights_2_V_load_3"/></StgValue>
</operation>

<operation id="3171" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="9">
<![CDATA[
.split23:215 %weights_2_V_load_4 = load i9 %weights_2_V_addr_5

]]></Node>
<StgValue><ssdm name="weights_2_V_load_4"/></StgValue>
</operation>

<operation id="3172" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="9">
<![CDATA[
.split23:221 %weights_2_V_load_5 = load i9 %weights_2_V_addr_6

]]></Node>
<StgValue><ssdm name="weights_2_V_load_5"/></StgValue>
</operation>

<operation id="3173" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="12" op_0_bw="9">
<![CDATA[
.split23:227 %weights_2_V_load_6 = load i9 %weights_2_V_addr_7

]]></Node>
<StgValue><ssdm name="weights_2_V_load_6"/></StgValue>
</operation>

<operation id="3174" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="9">
<![CDATA[
.split23:233 %weights_2_V_load_7 = load i9 %weights_2_V_addr_8

]]></Node>
<StgValue><ssdm name="weights_2_V_load_7"/></StgValue>
</operation>

<operation id="3175" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="12" op_0_bw="9">
<![CDATA[
.split23:239 %weights_2_V_load_8 = load i9 %weights_2_V_addr_9

]]></Node>
<StgValue><ssdm name="weights_2_V_load_8"/></StgValue>
</operation>

<operation id="3176" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="9">
<![CDATA[
.split23:245 %weights_2_V_load_9 = load i9 %weights_2_V_addr_10

]]></Node>
<StgValue><ssdm name="weights_2_V_load_9"/></StgValue>
</operation>

<operation id="3177" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="12" op_0_bw="9">
<![CDATA[
.split23:251 %weights_2_V_load_10 = load i9 %weights_2_V_addr_11

]]></Node>
<StgValue><ssdm name="weights_2_V_load_10"/></StgValue>
</operation>

<operation id="3178" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="12" op_0_bw="9">
<![CDATA[
.split23:257 %weights_2_V_load_11 = load i9 %weights_2_V_addr_12

]]></Node>
<StgValue><ssdm name="weights_2_V_load_11"/></StgValue>
</operation>

<operation id="3179" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="9">
<![CDATA[
.split23:263 %weights_2_V_load_12 = load i9 %weights_2_V_addr_13

]]></Node>
<StgValue><ssdm name="weights_2_V_load_12"/></StgValue>
</operation>

<operation id="3180" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="12" op_0_bw="9">
<![CDATA[
.split23:269 %weights_2_V_load_13 = load i9 %weights_2_V_addr_14

]]></Node>
<StgValue><ssdm name="weights_2_V_load_13"/></StgValue>
</operation>

<operation id="3181" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="9">
<![CDATA[
.split23:275 %weights_2_V_load_14 = load i9 %weights_2_V_addr_15

]]></Node>
<StgValue><ssdm name="weights_2_V_load_14"/></StgValue>
</operation>

<operation id="3182" st_id="319" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="9">
<![CDATA[
.split23:281 %weights_2_V_load_15 = load i9 %weights_2_V_addr_16

]]></Node>
<StgValue><ssdm name="weights_2_V_load_15"/></StgValue>
</operation>

<operation id="3183" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="12" op_0_bw="9">
<![CDATA[
.split23:287 %weights_2_V_load_16 = load i9 %weights_2_V_addr_17

]]></Node>
<StgValue><ssdm name="weights_2_V_load_16"/></StgValue>
</operation>

<operation id="3184" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="9">
<![CDATA[
.split23:293 %weights_2_V_load_17 = load i9 %weights_2_V_addr_18

]]></Node>
<StgValue><ssdm name="weights_2_V_load_17"/></StgValue>
</operation>

<operation id="3185" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="12" op_0_bw="9">
<![CDATA[
.split23:299 %weights_2_V_load_18 = load i9 %weights_2_V_addr_19

]]></Node>
<StgValue><ssdm name="weights_2_V_load_18"/></StgValue>
</operation>

<operation id="3186" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="9">
<![CDATA[
.split23:305 %weights_2_V_load_19 = load i9 %weights_2_V_addr_20

]]></Node>
<StgValue><ssdm name="weights_2_V_load_19"/></StgValue>
</operation>

<operation id="3187" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="9">
<![CDATA[
.split23:311 %weights_2_V_load_20 = load i9 %weights_2_V_addr_21

]]></Node>
<StgValue><ssdm name="weights_2_V_load_20"/></StgValue>
</operation>

<operation id="3188" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="9">
<![CDATA[
.split23:317 %weights_2_V_load_21 = load i9 %weights_2_V_addr_22

]]></Node>
<StgValue><ssdm name="weights_2_V_load_21"/></StgValue>
</operation>

<operation id="3189" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="9">
<![CDATA[
.split23:323 %weights_2_V_load_22 = load i9 %weights_2_V_addr_23

]]></Node>
<StgValue><ssdm name="weights_2_V_load_22"/></StgValue>
</operation>

<operation id="3190" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="9">
<![CDATA[
.split23:329 %weights_2_V_load_23 = load i9 %weights_2_V_addr_24

]]></Node>
<StgValue><ssdm name="weights_2_V_load_23"/></StgValue>
</operation>

<operation id="3191" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="12" op_0_bw="9">
<![CDATA[
.split23:335 %weights_2_V_load_24 = load i9 %weights_2_V_addr_25

]]></Node>
<StgValue><ssdm name="weights_2_V_load_24"/></StgValue>
</operation>

<operation id="3192" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="9">
<![CDATA[
.split23:341 %weights_2_V_load_25 = load i9 %weights_2_V_addr_26

]]></Node>
<StgValue><ssdm name="weights_2_V_load_25"/></StgValue>
</operation>

<operation id="3193" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="9">
<![CDATA[
.split23:347 %weights_2_V_load_26 = load i9 %weights_2_V_addr_27

]]></Node>
<StgValue><ssdm name="weights_2_V_load_26"/></StgValue>
</operation>

<operation id="3194" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="9">
<![CDATA[
.split23:353 %weights_2_V_load_27 = load i9 %weights_2_V_addr_28

]]></Node>
<StgValue><ssdm name="weights_2_V_load_27"/></StgValue>
</operation>

<operation id="3195" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="9">
<![CDATA[
.split23:359 %weights_2_V_load_28 = load i9 %weights_2_V_addr_29

]]></Node>
<StgValue><ssdm name="weights_2_V_load_28"/></StgValue>
</operation>

<operation id="3196" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="9">
<![CDATA[
.split23:365 %weights_2_V_load_29 = load i9 %weights_2_V_addr_30

]]></Node>
<StgValue><ssdm name="weights_2_V_load_29"/></StgValue>
</operation>

<operation id="3197" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="9">
<![CDATA[
.split23:371 %weights_2_V_load_30 = load i9 %weights_2_V_addr_31

]]></Node>
<StgValue><ssdm name="weights_2_V_load_30"/></StgValue>
</operation>

<operation id="3198" st_id="319" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="9">
<![CDATA[
.split23:377 %weights_2_V_load_31 = load i9 %weights_2_V_addr_32

]]></Node>
<StgValue><ssdm name="weights_2_V_load_31"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3199" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="9" op_0_bw="3">
<![CDATA[
.split23:1 %zext_ln1118_67 = zext i3 %o

]]></Node>
<StgValue><ssdm name="zext_ln1118_67"/></StgValue>
</operation>

<operation id="3200" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:97 %tmp_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 24, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3201" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:98 %weights_2_V_addr_33 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_202

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_33"/></StgValue>
</operation>

<operation id="3202" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:99 %add_ln1118_88 = add i7 %zext_ln1118_71, i7 70

]]></Node>
<StgValue><ssdm name="add_ln1118_88"/></StgValue>
</operation>

<operation id="3203" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="7">
<![CDATA[
.split23:100 %sext_ln1118_4 = sext i7 %add_ln1118_88

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="3204" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="64" op_0_bw="8">
<![CDATA[
.split23:101 %zext_ln1118_97 = zext i8 %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="zext_ln1118_97"/></StgValue>
</operation>

<operation id="3205" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:102 %weights_2_V_addr_34 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_97

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_34"/></StgValue>
</operation>

<operation id="3206" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:103 %add_ln1118_89 = add i7 %zext_ln1118_71, i7 76

]]></Node>
<StgValue><ssdm name="add_ln1118_89"/></StgValue>
</operation>

<operation id="3207" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="7">
<![CDATA[
.split23:104 %sext_ln1118_5 = sext i7 %add_ln1118_89

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="3208" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="64" op_0_bw="8">
<![CDATA[
.split23:105 %zext_ln1118_98 = zext i8 %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="zext_ln1118_98"/></StgValue>
</operation>

<operation id="3209" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:106 %weights_2_V_addr_35 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_98

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_35"/></StgValue>
</operation>

<operation id="3210" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:107 %add_ln1118_90 = add i7 %zext_ln1118_71, i7 82

]]></Node>
<StgValue><ssdm name="add_ln1118_90"/></StgValue>
</operation>

<operation id="3211" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="8" op_0_bw="7">
<![CDATA[
.split23:108 %sext_ln1118_6 = sext i7 %add_ln1118_90

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="3212" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="8">
<![CDATA[
.split23:109 %zext_ln1118_99 = zext i8 %sext_ln1118_6

]]></Node>
<StgValue><ssdm name="zext_ln1118_99"/></StgValue>
</operation>

<operation id="3213" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:110 %weights_2_V_addr_36 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_99

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_36"/></StgValue>
</operation>

<operation id="3214" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:111 %tmp_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 27, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3215" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:112 %weights_2_V_addr_37 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_203

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_37"/></StgValue>
</operation>

<operation id="3216" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split23:113 %add_ln1118_91 = add i7 %zext_ln1118_71, i7 94

]]></Node>
<StgValue><ssdm name="add_ln1118_91"/></StgValue>
</operation>

<operation id="3217" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="7">
<![CDATA[
.split23:114 %sext_ln1118_7 = sext i7 %add_ln1118_91

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="3218" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="8">
<![CDATA[
.split23:115 %zext_ln1118_100 = zext i8 %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="zext_ln1118_100"/></StgValue>
</operation>

<operation id="3219" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:116 %weights_2_V_addr_38 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_100

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_38"/></StgValue>
</operation>

<operation id="3220" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="8" op_0_bw="6">
<![CDATA[
.split23:117 %sext_ln1118_8 = sext i6 %add_ln1118_69

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="3221" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="64" op_0_bw="8">
<![CDATA[
.split23:118 %zext_ln1118_101 = zext i8 %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="zext_ln1118_101"/></StgValue>
</operation>

<operation id="3222" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:119 %weights_2_V_addr_39 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_101

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_39"/></StgValue>
</operation>

<operation id="3223" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="8" op_0_bw="6">
<![CDATA[
.split23:120 %sext_ln1118_9 = sext i6 %add_ln1118_70

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="3224" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="64" op_0_bw="8">
<![CDATA[
.split23:121 %zext_ln1118_102 = zext i8 %sext_ln1118_9

]]></Node>
<StgValue><ssdm name="zext_ln1118_102"/></StgValue>
</operation>

<operation id="3225" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:122 %weights_2_V_addr_40 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_102

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_40"/></StgValue>
</operation>

<operation id="3226" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:123 %tmp_204 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 30, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3227" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:124 %weights_2_V_addr_41 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_204

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_41"/></StgValue>
</operation>

<operation id="3228" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="8" op_0_bw="5">
<![CDATA[
.split23:125 %sext_ln1118_10 = sext i5 %add_ln1118_71

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="3229" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="8">
<![CDATA[
.split23:126 %zext_ln1118_103 = zext i8 %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="zext_ln1118_103"/></StgValue>
</operation>

<operation id="3230" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:127 %weights_2_V_addr_42 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_103

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_42"/></StgValue>
</operation>

<operation id="3231" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:128 %add_ln1118_92 = add i9 %zext_ln1118_67, i9 252

]]></Node>
<StgValue><ssdm name="add_ln1118_92"/></StgValue>
</operation>

<operation id="3232" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="9">
<![CDATA[
.split23:129 %zext_ln1118_104 = zext i9 %add_ln1118_92

]]></Node>
<StgValue><ssdm name="zext_ln1118_104"/></StgValue>
</operation>

<operation id="3233" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:130 %weights_2_V_addr_43 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_104

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_43"/></StgValue>
</operation>

<operation id="3234" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:131 %add_ln1118_93 = add i9 %zext_ln1118_67, i9 258

]]></Node>
<StgValue><ssdm name="add_ln1118_93"/></StgValue>
</operation>

<operation id="3235" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="9">
<![CDATA[
.split23:132 %zext_ln1118_105 = zext i9 %add_ln1118_93

]]></Node>
<StgValue><ssdm name="zext_ln1118_105"/></StgValue>
</operation>

<operation id="3236" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:133 %weights_2_V_addr_44 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_105

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_44"/></StgValue>
</operation>

<operation id="3237" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:134 %tmp_205 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 33, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3238" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:135 %weights_2_V_addr_45 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_205

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_45"/></StgValue>
</operation>

<operation id="3239" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:136 %add_ln1118_94 = add i9 %zext_ln1118_67, i9 270

]]></Node>
<StgValue><ssdm name="add_ln1118_94"/></StgValue>
</operation>

<operation id="3240" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="64" op_0_bw="9">
<![CDATA[
.split23:137 %zext_ln1118_106 = zext i9 %add_ln1118_94

]]></Node>
<StgValue><ssdm name="zext_ln1118_106"/></StgValue>
</operation>

<operation id="3241" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:138 %weights_2_V_addr_46 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_106

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_46"/></StgValue>
</operation>

<operation id="3242" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:139 %add_ln1118_95 = add i9 %zext_ln1118_67, i9 276

]]></Node>
<StgValue><ssdm name="add_ln1118_95"/></StgValue>
</operation>

<operation id="3243" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="64" op_0_bw="9">
<![CDATA[
.split23:140 %zext_ln1118_107 = zext i9 %add_ln1118_95

]]></Node>
<StgValue><ssdm name="zext_ln1118_107"/></StgValue>
</operation>

<operation id="3244" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:141 %weights_2_V_addr_47 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_107

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_47"/></StgValue>
</operation>

<operation id="3245" st_id="320" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:142 %add_ln1118_96 = add i9 %zext_ln1118_67, i9 282

]]></Node>
<StgValue><ssdm name="add_ln1118_96"/></StgValue>
</operation>

<operation id="3246" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="64" op_0_bw="9">
<![CDATA[
.split23:143 %zext_ln1118_108 = zext i9 %add_ln1118_96

]]></Node>
<StgValue><ssdm name="zext_ln1118_108"/></StgValue>
</operation>

<operation id="3247" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:144 %weights_2_V_addr_48 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_108

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_48"/></StgValue>
</operation>

<operation id="3248" st_id="320" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:194 %mul_ln1192_128 = mul i20 %sext_ln1192_320, i20 %sext_ln1192_192

]]></Node>
<StgValue><ssdm name="mul_ln1192_128"/></StgValue>
</operation>

<operation id="3249" st_id="320" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="20" op_0_bw="12">
<![CDATA[
.split23:198 %sext_ln1192_321 = sext i12 %weights_2_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1192_321"/></StgValue>
</operation>

<operation id="3250" st_id="320" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:199 %mul_ln1192_129 = mul i20 %sext_ln1192_321, i20 %sext_ln1192_193

]]></Node>
<StgValue><ssdm name="mul_ln1192_129"/></StgValue>
</operation>

<operation id="3251" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="12" op_0_bw="9">
<![CDATA[
.split23:287 %weights_2_V_load_16 = load i9 %weights_2_V_addr_17

]]></Node>
<StgValue><ssdm name="weights_2_V_load_16"/></StgValue>
</operation>

<operation id="3252" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="9">
<![CDATA[
.split23:293 %weights_2_V_load_17 = load i9 %weights_2_V_addr_18

]]></Node>
<StgValue><ssdm name="weights_2_V_load_17"/></StgValue>
</operation>

<operation id="3253" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="12" op_0_bw="9">
<![CDATA[
.split23:299 %weights_2_V_load_18 = load i9 %weights_2_V_addr_19

]]></Node>
<StgValue><ssdm name="weights_2_V_load_18"/></StgValue>
</operation>

<operation id="3254" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="9">
<![CDATA[
.split23:305 %weights_2_V_load_19 = load i9 %weights_2_V_addr_20

]]></Node>
<StgValue><ssdm name="weights_2_V_load_19"/></StgValue>
</operation>

<operation id="3255" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="9">
<![CDATA[
.split23:311 %weights_2_V_load_20 = load i9 %weights_2_V_addr_21

]]></Node>
<StgValue><ssdm name="weights_2_V_load_20"/></StgValue>
</operation>

<operation id="3256" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="12" op_0_bw="9">
<![CDATA[
.split23:317 %weights_2_V_load_21 = load i9 %weights_2_V_addr_22

]]></Node>
<StgValue><ssdm name="weights_2_V_load_21"/></StgValue>
</operation>

<operation id="3257" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="9">
<![CDATA[
.split23:323 %weights_2_V_load_22 = load i9 %weights_2_V_addr_23

]]></Node>
<StgValue><ssdm name="weights_2_V_load_22"/></StgValue>
</operation>

<operation id="3258" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="12" op_0_bw="9">
<![CDATA[
.split23:329 %weights_2_V_load_23 = load i9 %weights_2_V_addr_24

]]></Node>
<StgValue><ssdm name="weights_2_V_load_23"/></StgValue>
</operation>

<operation id="3259" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="12" op_0_bw="9">
<![CDATA[
.split23:335 %weights_2_V_load_24 = load i9 %weights_2_V_addr_25

]]></Node>
<StgValue><ssdm name="weights_2_V_load_24"/></StgValue>
</operation>

<operation id="3260" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="12" op_0_bw="9">
<![CDATA[
.split23:341 %weights_2_V_load_25 = load i9 %weights_2_V_addr_26

]]></Node>
<StgValue><ssdm name="weights_2_V_load_25"/></StgValue>
</operation>

<operation id="3261" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="9">
<![CDATA[
.split23:347 %weights_2_V_load_26 = load i9 %weights_2_V_addr_27

]]></Node>
<StgValue><ssdm name="weights_2_V_load_26"/></StgValue>
</operation>

<operation id="3262" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="9">
<![CDATA[
.split23:353 %weights_2_V_load_27 = load i9 %weights_2_V_addr_28

]]></Node>
<StgValue><ssdm name="weights_2_V_load_27"/></StgValue>
</operation>

<operation id="3263" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="12" op_0_bw="9">
<![CDATA[
.split23:359 %weights_2_V_load_28 = load i9 %weights_2_V_addr_29

]]></Node>
<StgValue><ssdm name="weights_2_V_load_28"/></StgValue>
</operation>

<operation id="3264" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="9">
<![CDATA[
.split23:365 %weights_2_V_load_29 = load i9 %weights_2_V_addr_30

]]></Node>
<StgValue><ssdm name="weights_2_V_load_29"/></StgValue>
</operation>

<operation id="3265" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="12" op_0_bw="9">
<![CDATA[
.split23:371 %weights_2_V_load_30 = load i9 %weights_2_V_addr_31

]]></Node>
<StgValue><ssdm name="weights_2_V_load_30"/></StgValue>
</operation>

<operation id="3266" st_id="320" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="12" op_0_bw="9">
<![CDATA[
.split23:377 %weights_2_V_load_31 = load i9 %weights_2_V_addr_32

]]></Node>
<StgValue><ssdm name="weights_2_V_load_31"/></StgValue>
</operation>

<operation id="3267" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="9">
<![CDATA[
.split23:383 %weights_2_V_load_32 = load i9 %weights_2_V_addr_33

]]></Node>
<StgValue><ssdm name="weights_2_V_load_32"/></StgValue>
</operation>

<operation id="3268" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="12" op_0_bw="9">
<![CDATA[
.split23:389 %weights_2_V_load_33 = load i9 %weights_2_V_addr_34

]]></Node>
<StgValue><ssdm name="weights_2_V_load_33"/></StgValue>
</operation>

<operation id="3269" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="9">
<![CDATA[
.split23:395 %weights_2_V_load_34 = load i9 %weights_2_V_addr_35

]]></Node>
<StgValue><ssdm name="weights_2_V_load_34"/></StgValue>
</operation>

<operation id="3270" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="12" op_0_bw="9">
<![CDATA[
.split23:401 %weights_2_V_load_35 = load i9 %weights_2_V_addr_36

]]></Node>
<StgValue><ssdm name="weights_2_V_load_35"/></StgValue>
</operation>

<operation id="3271" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="9">
<![CDATA[
.split23:407 %weights_2_V_load_36 = load i9 %weights_2_V_addr_37

]]></Node>
<StgValue><ssdm name="weights_2_V_load_36"/></StgValue>
</operation>

<operation id="3272" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="9">
<![CDATA[
.split23:413 %weights_2_V_load_37 = load i9 %weights_2_V_addr_38

]]></Node>
<StgValue><ssdm name="weights_2_V_load_37"/></StgValue>
</operation>

<operation id="3273" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="9">
<![CDATA[
.split23:419 %weights_2_V_load_38 = load i9 %weights_2_V_addr_39

]]></Node>
<StgValue><ssdm name="weights_2_V_load_38"/></StgValue>
</operation>

<operation id="3274" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="9">
<![CDATA[
.split23:425 %weights_2_V_load_39 = load i9 %weights_2_V_addr_40

]]></Node>
<StgValue><ssdm name="weights_2_V_load_39"/></StgValue>
</operation>

<operation id="3275" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="12" op_0_bw="9">
<![CDATA[
.split23:431 %weights_2_V_load_40 = load i9 %weights_2_V_addr_41

]]></Node>
<StgValue><ssdm name="weights_2_V_load_40"/></StgValue>
</operation>

<operation id="3276" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="12" op_0_bw="9">
<![CDATA[
.split23:437 %weights_2_V_load_41 = load i9 %weights_2_V_addr_42

]]></Node>
<StgValue><ssdm name="weights_2_V_load_41"/></StgValue>
</operation>

<operation id="3277" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="9">
<![CDATA[
.split23:443 %weights_2_V_load_42 = load i9 %weights_2_V_addr_43

]]></Node>
<StgValue><ssdm name="weights_2_V_load_42"/></StgValue>
</operation>

<operation id="3278" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="9">
<![CDATA[
.split23:449 %weights_2_V_load_43 = load i9 %weights_2_V_addr_44

]]></Node>
<StgValue><ssdm name="weights_2_V_load_43"/></StgValue>
</operation>

<operation id="3279" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="9">
<![CDATA[
.split23:455 %weights_2_V_load_44 = load i9 %weights_2_V_addr_45

]]></Node>
<StgValue><ssdm name="weights_2_V_load_44"/></StgValue>
</operation>

<operation id="3280" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="9">
<![CDATA[
.split23:461 %weights_2_V_load_45 = load i9 %weights_2_V_addr_46

]]></Node>
<StgValue><ssdm name="weights_2_V_load_45"/></StgValue>
</operation>

<operation id="3281" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="9">
<![CDATA[
.split23:467 %weights_2_V_load_46 = load i9 %weights_2_V_addr_47

]]></Node>
<StgValue><ssdm name="weights_2_V_load_46"/></StgValue>
</operation>

<operation id="3282" st_id="320" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="9">
<![CDATA[
.split23:473 %weights_2_V_load_47 = load i9 %weights_2_V_addr_48

]]></Node>
<StgValue><ssdm name="weights_2_V_load_47"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3283" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1 %add_ln93 = add i3 %o, i3 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="3284" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3285" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="3286" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:145 %tmp_206 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 36, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3287" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:146 %weights_2_V_addr_49 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_206

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_49"/></StgValue>
</operation>

<operation id="3288" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:147 %add_ln1118_97 = add i9 %zext_ln1118_67, i9 294

]]></Node>
<StgValue><ssdm name="add_ln1118_97"/></StgValue>
</operation>

<operation id="3289" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="64" op_0_bw="9">
<![CDATA[
.split23:148 %zext_ln1118_109 = zext i9 %add_ln1118_97

]]></Node>
<StgValue><ssdm name="zext_ln1118_109"/></StgValue>
</operation>

<operation id="3290" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:149 %weights_2_V_addr_50 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_109

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_50"/></StgValue>
</operation>

<operation id="3291" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:150 %add_ln1118_98 = add i9 %zext_ln1118_67, i9 300

]]></Node>
<StgValue><ssdm name="add_ln1118_98"/></StgValue>
</operation>

<operation id="3292" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="64" op_0_bw="9">
<![CDATA[
.split23:151 %zext_ln1118_110 = zext i9 %add_ln1118_98

]]></Node>
<StgValue><ssdm name="zext_ln1118_110"/></StgValue>
</operation>

<operation id="3293" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:152 %weights_2_V_addr_51 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_110

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_51"/></StgValue>
</operation>

<operation id="3294" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:153 %add_ln1118_99 = add i9 %zext_ln1118_67, i9 306

]]></Node>
<StgValue><ssdm name="add_ln1118_99"/></StgValue>
</operation>

<operation id="3295" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="9">
<![CDATA[
.split23:154 %zext_ln1118_111 = zext i9 %add_ln1118_99

]]></Node>
<StgValue><ssdm name="zext_ln1118_111"/></StgValue>
</operation>

<operation id="3296" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:155 %weights_2_V_addr_52 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_111

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_52"/></StgValue>
</operation>

<operation id="3297" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:156 %tmp_207 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 39, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="3298" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:157 %weights_2_V_addr_53 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_207

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_53"/></StgValue>
</operation>

<operation id="3299" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:158 %add_ln1118_100 = add i9 %zext_ln1118_67, i9 318

]]></Node>
<StgValue><ssdm name="add_ln1118_100"/></StgValue>
</operation>

<operation id="3300" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="64" op_0_bw="9">
<![CDATA[
.split23:159 %zext_ln1118_112 = zext i9 %add_ln1118_100

]]></Node>
<StgValue><ssdm name="zext_ln1118_112"/></StgValue>
</operation>

<operation id="3301" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:160 %weights_2_V_addr_54 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_112

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_54"/></StgValue>
</operation>

<operation id="3302" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:161 %add_ln1118_101 = add i9 %zext_ln1118_67, i9 324

]]></Node>
<StgValue><ssdm name="add_ln1118_101"/></StgValue>
</operation>

<operation id="3303" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="64" op_0_bw="9">
<![CDATA[
.split23:162 %zext_ln1118_113 = zext i9 %add_ln1118_101

]]></Node>
<StgValue><ssdm name="zext_ln1118_113"/></StgValue>
</operation>

<operation id="3304" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:163 %weights_2_V_addr_55 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_113

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_55"/></StgValue>
</operation>

<operation id="3305" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:164 %add_ln1118_102 = add i9 %zext_ln1118_67, i9 330

]]></Node>
<StgValue><ssdm name="add_ln1118_102"/></StgValue>
</operation>

<operation id="3306" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="9">
<![CDATA[
.split23:165 %zext_ln1118_114 = zext i9 %add_ln1118_102

]]></Node>
<StgValue><ssdm name="zext_ln1118_114"/></StgValue>
</operation>

<operation id="3307" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:166 %weights_2_V_addr_56 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_114

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_56"/></StgValue>
</operation>

<operation id="3308" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:167 %tmp_208 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 42, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3309" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:168 %weights_2_V_addr_57 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_208

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_57"/></StgValue>
</operation>

<operation id="3310" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:169 %add_ln1118_103 = add i9 %zext_ln1118_67, i9 342

]]></Node>
<StgValue><ssdm name="add_ln1118_103"/></StgValue>
</operation>

<operation id="3311" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="9">
<![CDATA[
.split23:170 %zext_ln1118_115 = zext i9 %add_ln1118_103

]]></Node>
<StgValue><ssdm name="zext_ln1118_115"/></StgValue>
</operation>

<operation id="3312" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:171 %weights_2_V_addr_58 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_115

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_58"/></StgValue>
</operation>

<operation id="3313" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:172 %add_ln1118_104 = add i9 %zext_ln1118_67, i9 348

]]></Node>
<StgValue><ssdm name="add_ln1118_104"/></StgValue>
</operation>

<operation id="3314" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="9">
<![CDATA[
.split23:173 %zext_ln1118_116 = zext i9 %add_ln1118_104

]]></Node>
<StgValue><ssdm name="zext_ln1118_116"/></StgValue>
</operation>

<operation id="3315" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:174 %weights_2_V_addr_59 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_116

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_59"/></StgValue>
</operation>

<operation id="3316" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:175 %add_ln1118_105 = add i9 %zext_ln1118_67, i9 354

]]></Node>
<StgValue><ssdm name="add_ln1118_105"/></StgValue>
</operation>

<operation id="3317" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="64" op_0_bw="9">
<![CDATA[
.split23:176 %zext_ln1118_117 = zext i9 %add_ln1118_105

]]></Node>
<StgValue><ssdm name="zext_ln1118_117"/></StgValue>
</operation>

<operation id="3318" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:177 %weights_2_V_addr_60 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_117

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_60"/></StgValue>
</operation>

<operation id="3319" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
.split23:178 %tmp_209 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 45, i3 %o

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3320" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:179 %weights_2_V_addr_61 = getelementptr i12 %weights_2_V, i64 0, i64 %tmp_209

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_61"/></StgValue>
</operation>

<operation id="3321" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:180 %add_ln1118_106 = add i9 %zext_ln1118_67, i9 366

]]></Node>
<StgValue><ssdm name="add_ln1118_106"/></StgValue>
</operation>

<operation id="3322" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="64" op_0_bw="9">
<![CDATA[
.split23:181 %zext_ln1118_118 = zext i9 %add_ln1118_106

]]></Node>
<StgValue><ssdm name="zext_ln1118_118"/></StgValue>
</operation>

<operation id="3323" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:182 %weights_2_V_addr_62 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_118

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_62"/></StgValue>
</operation>

<operation id="3324" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:183 %add_ln1118_107 = add i9 %zext_ln1118_67, i9 372

]]></Node>
<StgValue><ssdm name="add_ln1118_107"/></StgValue>
</operation>

<operation id="3325" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="64" op_0_bw="9">
<![CDATA[
.split23:184 %zext_ln1118_119 = zext i9 %add_ln1118_107

]]></Node>
<StgValue><ssdm name="zext_ln1118_119"/></StgValue>
</operation>

<operation id="3326" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:185 %weights_2_V_addr_63 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_119

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_63"/></StgValue>
</operation>

<operation id="3327" st_id="321" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split23:186 %add_ln1118_108 = add i9 %zext_ln1118_67, i9 378

]]></Node>
<StgValue><ssdm name="add_ln1118_108"/></StgValue>
</operation>

<operation id="3328" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="64" op_0_bw="9">
<![CDATA[
.split23:187 %zext_ln1118_120 = zext i9 %add_ln1118_108

]]></Node>
<StgValue><ssdm name="zext_ln1118_120"/></StgValue>
</operation>

<operation id="3329" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="9" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split23:188 %weights_2_V_addr_64 = getelementptr i12 %weights_2_V, i64 0, i64 %zext_ln1118_120

]]></Node>
<StgValue><ssdm name="weights_2_V_addr_64"/></StgValue>
</operation>

<operation id="3330" st_id="321" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:194 %mul_ln1192_128 = mul i20 %sext_ln1192_320, i20 %sext_ln1192_192

]]></Node>
<StgValue><ssdm name="mul_ln1192_128"/></StgValue>
</operation>

<operation id="3331" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:195 %shl_ln728_127 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %buffer_4_V_load, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_127"/></StgValue>
</operation>

<operation id="3332" st_id="321" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:196 %add_ln1192_128 = add i20 %shl_ln728_127, i20 %mul_ln1192_128

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="3333" st_id="321" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:199 %mul_ln1192_129 = mul i20 %sext_ln1192_321, i20 %sext_ln1192_193

]]></Node>
<StgValue><ssdm name="mul_ln1192_129"/></StgValue>
</operation>

<operation id="3334" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="20" op_0_bw="12">
<![CDATA[
.split23:204 %sext_ln1192_322 = sext i12 %weights_2_V_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1192_322"/></StgValue>
</operation>

<operation id="3335" st_id="321" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:205 %mul_ln1192_130 = mul i20 %sext_ln1192_322, i20 %sext_ln1192_194

]]></Node>
<StgValue><ssdm name="mul_ln1192_130"/></StgValue>
</operation>

<operation id="3336" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="9">
<![CDATA[
.split23:383 %weights_2_V_load_32 = load i9 %weights_2_V_addr_33

]]></Node>
<StgValue><ssdm name="weights_2_V_load_32"/></StgValue>
</operation>

<operation id="3337" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="12" op_0_bw="9">
<![CDATA[
.split23:389 %weights_2_V_load_33 = load i9 %weights_2_V_addr_34

]]></Node>
<StgValue><ssdm name="weights_2_V_load_33"/></StgValue>
</operation>

<operation id="3338" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="9">
<![CDATA[
.split23:395 %weights_2_V_load_34 = load i9 %weights_2_V_addr_35

]]></Node>
<StgValue><ssdm name="weights_2_V_load_34"/></StgValue>
</operation>

<operation id="3339" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="12" op_0_bw="9">
<![CDATA[
.split23:401 %weights_2_V_load_35 = load i9 %weights_2_V_addr_36

]]></Node>
<StgValue><ssdm name="weights_2_V_load_35"/></StgValue>
</operation>

<operation id="3340" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="12" op_0_bw="9">
<![CDATA[
.split23:407 %weights_2_V_load_36 = load i9 %weights_2_V_addr_37

]]></Node>
<StgValue><ssdm name="weights_2_V_load_36"/></StgValue>
</operation>

<operation id="3341" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="9">
<![CDATA[
.split23:413 %weights_2_V_load_37 = load i9 %weights_2_V_addr_38

]]></Node>
<StgValue><ssdm name="weights_2_V_load_37"/></StgValue>
</operation>

<operation id="3342" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="12" op_0_bw="9">
<![CDATA[
.split23:419 %weights_2_V_load_38 = load i9 %weights_2_V_addr_39

]]></Node>
<StgValue><ssdm name="weights_2_V_load_38"/></StgValue>
</operation>

<operation id="3343" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="9">
<![CDATA[
.split23:425 %weights_2_V_load_39 = load i9 %weights_2_V_addr_40

]]></Node>
<StgValue><ssdm name="weights_2_V_load_39"/></StgValue>
</operation>

<operation id="3344" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="12" op_0_bw="9">
<![CDATA[
.split23:431 %weights_2_V_load_40 = load i9 %weights_2_V_addr_41

]]></Node>
<StgValue><ssdm name="weights_2_V_load_40"/></StgValue>
</operation>

<operation id="3345" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="12" op_0_bw="9">
<![CDATA[
.split23:437 %weights_2_V_load_41 = load i9 %weights_2_V_addr_42

]]></Node>
<StgValue><ssdm name="weights_2_V_load_41"/></StgValue>
</operation>

<operation id="3346" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="9">
<![CDATA[
.split23:443 %weights_2_V_load_42 = load i9 %weights_2_V_addr_43

]]></Node>
<StgValue><ssdm name="weights_2_V_load_42"/></StgValue>
</operation>

<operation id="3347" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="12" op_0_bw="9">
<![CDATA[
.split23:449 %weights_2_V_load_43 = load i9 %weights_2_V_addr_44

]]></Node>
<StgValue><ssdm name="weights_2_V_load_43"/></StgValue>
</operation>

<operation id="3348" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="9">
<![CDATA[
.split23:455 %weights_2_V_load_44 = load i9 %weights_2_V_addr_45

]]></Node>
<StgValue><ssdm name="weights_2_V_load_44"/></StgValue>
</operation>

<operation id="3349" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="12" op_0_bw="9">
<![CDATA[
.split23:461 %weights_2_V_load_45 = load i9 %weights_2_V_addr_46

]]></Node>
<StgValue><ssdm name="weights_2_V_load_45"/></StgValue>
</operation>

<operation id="3350" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="12" op_0_bw="9">
<![CDATA[
.split23:467 %weights_2_V_load_46 = load i9 %weights_2_V_addr_47

]]></Node>
<StgValue><ssdm name="weights_2_V_load_46"/></StgValue>
</operation>

<operation id="3351" st_id="321" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="9">
<![CDATA[
.split23:473 %weights_2_V_load_47 = load i9 %weights_2_V_addr_48

]]></Node>
<StgValue><ssdm name="weights_2_V_load_47"/></StgValue>
</operation>

<operation id="3352" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="12" op_0_bw="9">
<![CDATA[
.split23:479 %weights_2_V_load_48 = load i9 %weights_2_V_addr_49

]]></Node>
<StgValue><ssdm name="weights_2_V_load_48"/></StgValue>
</operation>

<operation id="3353" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="12" op_0_bw="9">
<![CDATA[
.split23:485 %weights_2_V_load_49 = load i9 %weights_2_V_addr_50

]]></Node>
<StgValue><ssdm name="weights_2_V_load_49"/></StgValue>
</operation>

<operation id="3354" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="9">
<![CDATA[
.split23:491 %weights_2_V_load_50 = load i9 %weights_2_V_addr_51

]]></Node>
<StgValue><ssdm name="weights_2_V_load_50"/></StgValue>
</operation>

<operation id="3355" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="9">
<![CDATA[
.split23:497 %weights_2_V_load_51 = load i9 %weights_2_V_addr_52

]]></Node>
<StgValue><ssdm name="weights_2_V_load_51"/></StgValue>
</operation>

<operation id="3356" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="9">
<![CDATA[
.split23:503 %weights_2_V_load_52 = load i9 %weights_2_V_addr_53

]]></Node>
<StgValue><ssdm name="weights_2_V_load_52"/></StgValue>
</operation>

<operation id="3357" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="9">
<![CDATA[
.split23:509 %weights_2_V_load_53 = load i9 %weights_2_V_addr_54

]]></Node>
<StgValue><ssdm name="weights_2_V_load_53"/></StgValue>
</operation>

<operation id="3358" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="9">
<![CDATA[
.split23:515 %weights_2_V_load_54 = load i9 %weights_2_V_addr_55

]]></Node>
<StgValue><ssdm name="weights_2_V_load_54"/></StgValue>
</operation>

<operation id="3359" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="9">
<![CDATA[
.split23:521 %weights_2_V_load_55 = load i9 %weights_2_V_addr_56

]]></Node>
<StgValue><ssdm name="weights_2_V_load_55"/></StgValue>
</operation>

<operation id="3360" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="12" op_0_bw="9">
<![CDATA[
.split23:527 %weights_2_V_load_56 = load i9 %weights_2_V_addr_57

]]></Node>
<StgValue><ssdm name="weights_2_V_load_56"/></StgValue>
</operation>

<operation id="3361" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="12" op_0_bw="9">
<![CDATA[
.split23:533 %weights_2_V_load_57 = load i9 %weights_2_V_addr_58

]]></Node>
<StgValue><ssdm name="weights_2_V_load_57"/></StgValue>
</operation>

<operation id="3362" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="9">
<![CDATA[
.split23:539 %weights_2_V_load_58 = load i9 %weights_2_V_addr_59

]]></Node>
<StgValue><ssdm name="weights_2_V_load_58"/></StgValue>
</operation>

<operation id="3363" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="9">
<![CDATA[
.split23:545 %weights_2_V_load_59 = load i9 %weights_2_V_addr_60

]]></Node>
<StgValue><ssdm name="weights_2_V_load_59"/></StgValue>
</operation>

<operation id="3364" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="9">
<![CDATA[
.split23:551 %weights_2_V_load_60 = load i9 %weights_2_V_addr_61

]]></Node>
<StgValue><ssdm name="weights_2_V_load_60"/></StgValue>
</operation>

<operation id="3365" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="9">
<![CDATA[
.split23:557 %weights_2_V_load_61 = load i9 %weights_2_V_addr_62

]]></Node>
<StgValue><ssdm name="weights_2_V_load_61"/></StgValue>
</operation>

<operation id="3366" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="9">
<![CDATA[
.split23:563 %weights_2_V_load_62 = load i9 %weights_2_V_addr_63

]]></Node>
<StgValue><ssdm name="weights_2_V_load_62"/></StgValue>
</operation>

<operation id="3367" st_id="321" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="9">
<![CDATA[
.split23:569 %weights_2_V_load_63 = load i9 %weights_2_V_addr_64

]]></Node>
<StgValue><ssdm name="weights_2_V_load_63"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3368" st_id="322" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:196 %add_ln1192_128 = add i20 %shl_ln728_127, i20 %mul_ln1192_128

]]></Node>
<StgValue><ssdm name="add_ln1192_128"/></StgValue>
</operation>

<operation id="3369" st_id="322" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:199 %mul_ln1192_129 = mul i20 %sext_ln1192_321, i20 %sext_ln1192_193

]]></Node>
<StgValue><ssdm name="mul_ln1192_129"/></StgValue>
</operation>

<operation id="3370" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:200 %tmp_210 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_128, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="3371" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:201 %shl_ln728_128 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_210, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_128"/></StgValue>
</operation>

<operation id="3372" st_id="322" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:202 %add_ln1192_129 = add i20 %shl_ln728_128, i20 %mul_ln1192_129

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="3373" st_id="322" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:205 %mul_ln1192_130 = mul i20 %sext_ln1192_322, i20 %sext_ln1192_194

]]></Node>
<StgValue><ssdm name="mul_ln1192_130"/></StgValue>
</operation>

<operation id="3374" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="20" op_0_bw="12">
<![CDATA[
.split23:210 %sext_ln1192_323 = sext i12 %weights_2_V_load_3

]]></Node>
<StgValue><ssdm name="sext_ln1192_323"/></StgValue>
</operation>

<operation id="3375" st_id="322" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:211 %mul_ln1192_131 = mul i20 %sext_ln1192_323, i20 %sext_ln1192_195

]]></Node>
<StgValue><ssdm name="mul_ln1192_131"/></StgValue>
</operation>

<operation id="3376" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="12" op_0_bw="9">
<![CDATA[
.split23:479 %weights_2_V_load_48 = load i9 %weights_2_V_addr_49

]]></Node>
<StgValue><ssdm name="weights_2_V_load_48"/></StgValue>
</operation>

<operation id="3377" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="12" op_0_bw="9">
<![CDATA[
.split23:485 %weights_2_V_load_49 = load i9 %weights_2_V_addr_50

]]></Node>
<StgValue><ssdm name="weights_2_V_load_49"/></StgValue>
</operation>

<operation id="3378" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="12" op_0_bw="9">
<![CDATA[
.split23:491 %weights_2_V_load_50 = load i9 %weights_2_V_addr_51

]]></Node>
<StgValue><ssdm name="weights_2_V_load_50"/></StgValue>
</operation>

<operation id="3379" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="12" op_0_bw="9">
<![CDATA[
.split23:497 %weights_2_V_load_51 = load i9 %weights_2_V_addr_52

]]></Node>
<StgValue><ssdm name="weights_2_V_load_51"/></StgValue>
</operation>

<operation id="3380" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="9">
<![CDATA[
.split23:503 %weights_2_V_load_52 = load i9 %weights_2_V_addr_53

]]></Node>
<StgValue><ssdm name="weights_2_V_load_52"/></StgValue>
</operation>

<operation id="3381" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="12" op_0_bw="9">
<![CDATA[
.split23:509 %weights_2_V_load_53 = load i9 %weights_2_V_addr_54

]]></Node>
<StgValue><ssdm name="weights_2_V_load_53"/></StgValue>
</operation>

<operation id="3382" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="9">
<![CDATA[
.split23:515 %weights_2_V_load_54 = load i9 %weights_2_V_addr_55

]]></Node>
<StgValue><ssdm name="weights_2_V_load_54"/></StgValue>
</operation>

<operation id="3383" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="12" op_0_bw="9">
<![CDATA[
.split23:521 %weights_2_V_load_55 = load i9 %weights_2_V_addr_56

]]></Node>
<StgValue><ssdm name="weights_2_V_load_55"/></StgValue>
</operation>

<operation id="3384" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="12" op_0_bw="9">
<![CDATA[
.split23:527 %weights_2_V_load_56 = load i9 %weights_2_V_addr_57

]]></Node>
<StgValue><ssdm name="weights_2_V_load_56"/></StgValue>
</operation>

<operation id="3385" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="12" op_0_bw="9">
<![CDATA[
.split23:533 %weights_2_V_load_57 = load i9 %weights_2_V_addr_58

]]></Node>
<StgValue><ssdm name="weights_2_V_load_57"/></StgValue>
</operation>

<operation id="3386" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="12" op_0_bw="9">
<![CDATA[
.split23:539 %weights_2_V_load_58 = load i9 %weights_2_V_addr_59

]]></Node>
<StgValue><ssdm name="weights_2_V_load_58"/></StgValue>
</operation>

<operation id="3387" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="9">
<![CDATA[
.split23:545 %weights_2_V_load_59 = load i9 %weights_2_V_addr_60

]]></Node>
<StgValue><ssdm name="weights_2_V_load_59"/></StgValue>
</operation>

<operation id="3388" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="12" op_0_bw="9">
<![CDATA[
.split23:551 %weights_2_V_load_60 = load i9 %weights_2_V_addr_61

]]></Node>
<StgValue><ssdm name="weights_2_V_load_60"/></StgValue>
</operation>

<operation id="3389" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="12" op_0_bw="9">
<![CDATA[
.split23:557 %weights_2_V_load_61 = load i9 %weights_2_V_addr_62

]]></Node>
<StgValue><ssdm name="weights_2_V_load_61"/></StgValue>
</operation>

<operation id="3390" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="9">
<![CDATA[
.split23:563 %weights_2_V_load_62 = load i9 %weights_2_V_addr_63

]]></Node>
<StgValue><ssdm name="weights_2_V_load_62"/></StgValue>
</operation>

<operation id="3391" st_id="322" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="12" op_0_bw="9">
<![CDATA[
.split23:569 %weights_2_V_load_63 = load i9 %weights_2_V_addr_64

]]></Node>
<StgValue><ssdm name="weights_2_V_load_63"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3392" st_id="323" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:202 %add_ln1192_129 = add i20 %shl_ln728_128, i20 %mul_ln1192_129

]]></Node>
<StgValue><ssdm name="add_ln1192_129"/></StgValue>
</operation>

<operation id="3393" st_id="323" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:205 %mul_ln1192_130 = mul i20 %sext_ln1192_322, i20 %sext_ln1192_194

]]></Node>
<StgValue><ssdm name="mul_ln1192_130"/></StgValue>
</operation>

<operation id="3394" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:206 %tmp_211 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_129, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="3395" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:207 %shl_ln728_129 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_211, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_129"/></StgValue>
</operation>

<operation id="3396" st_id="323" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:208 %add_ln1192_130 = add i20 %shl_ln728_129, i20 %mul_ln1192_130

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="3397" st_id="323" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:211 %mul_ln1192_131 = mul i20 %sext_ln1192_323, i20 %sext_ln1192_195

]]></Node>
<StgValue><ssdm name="mul_ln1192_131"/></StgValue>
</operation>

<operation id="3398" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="20" op_0_bw="12">
<![CDATA[
.split23:216 %sext_ln1192_324 = sext i12 %weights_2_V_load_4

]]></Node>
<StgValue><ssdm name="sext_ln1192_324"/></StgValue>
</operation>

<operation id="3399" st_id="323" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:217 %mul_ln1192_132 = mul i20 %sext_ln1192_324, i20 %sext_ln1192_196

]]></Node>
<StgValue><ssdm name="mul_ln1192_132"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3400" st_id="324" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:208 %add_ln1192_130 = add i20 %shl_ln728_129, i20 %mul_ln1192_130

]]></Node>
<StgValue><ssdm name="add_ln1192_130"/></StgValue>
</operation>

<operation id="3401" st_id="324" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:211 %mul_ln1192_131 = mul i20 %sext_ln1192_323, i20 %sext_ln1192_195

]]></Node>
<StgValue><ssdm name="mul_ln1192_131"/></StgValue>
</operation>

<operation id="3402" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:212 %tmp_212 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_130, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3403" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:213 %shl_ln728_130 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_212, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_130"/></StgValue>
</operation>

<operation id="3404" st_id="324" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:214 %add_ln1192_131 = add i20 %shl_ln728_130, i20 %mul_ln1192_131

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="3405" st_id="324" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:217 %mul_ln1192_132 = mul i20 %sext_ln1192_324, i20 %sext_ln1192_196

]]></Node>
<StgValue><ssdm name="mul_ln1192_132"/></StgValue>
</operation>

<operation id="3406" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="20" op_0_bw="12">
<![CDATA[
.split23:222 %sext_ln1192_325 = sext i12 %weights_2_V_load_5

]]></Node>
<StgValue><ssdm name="sext_ln1192_325"/></StgValue>
</operation>

<operation id="3407" st_id="324" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:223 %mul_ln1192_133 = mul i20 %sext_ln1192_325, i20 %sext_ln1192_197

]]></Node>
<StgValue><ssdm name="mul_ln1192_133"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3408" st_id="325" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:214 %add_ln1192_131 = add i20 %shl_ln728_130, i20 %mul_ln1192_131

]]></Node>
<StgValue><ssdm name="add_ln1192_131"/></StgValue>
</operation>

<operation id="3409" st_id="325" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:217 %mul_ln1192_132 = mul i20 %sext_ln1192_324, i20 %sext_ln1192_196

]]></Node>
<StgValue><ssdm name="mul_ln1192_132"/></StgValue>
</operation>

<operation id="3410" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:218 %tmp_213 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_131, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="3411" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:219 %shl_ln728_131 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_213, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_131"/></StgValue>
</operation>

<operation id="3412" st_id="325" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:220 %add_ln1192_132 = add i20 %shl_ln728_131, i20 %mul_ln1192_132

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="3413" st_id="325" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:223 %mul_ln1192_133 = mul i20 %sext_ln1192_325, i20 %sext_ln1192_197

]]></Node>
<StgValue><ssdm name="mul_ln1192_133"/></StgValue>
</operation>

<operation id="3414" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="20" op_0_bw="12">
<![CDATA[
.split23:228 %sext_ln1192_326 = sext i12 %weights_2_V_load_6

]]></Node>
<StgValue><ssdm name="sext_ln1192_326"/></StgValue>
</operation>

<operation id="3415" st_id="325" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:229 %mul_ln1192_134 = mul i20 %sext_ln1192_326, i20 %sext_ln1192_198

]]></Node>
<StgValue><ssdm name="mul_ln1192_134"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3416" st_id="326" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:220 %add_ln1192_132 = add i20 %shl_ln728_131, i20 %mul_ln1192_132

]]></Node>
<StgValue><ssdm name="add_ln1192_132"/></StgValue>
</operation>

<operation id="3417" st_id="326" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:223 %mul_ln1192_133 = mul i20 %sext_ln1192_325, i20 %sext_ln1192_197

]]></Node>
<StgValue><ssdm name="mul_ln1192_133"/></StgValue>
</operation>

<operation id="3418" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:224 %tmp_214 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_132, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="3419" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:225 %shl_ln728_132 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_214, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_132"/></StgValue>
</operation>

<operation id="3420" st_id="326" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:226 %add_ln1192_133 = add i20 %shl_ln728_132, i20 %mul_ln1192_133

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="3421" st_id="326" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:229 %mul_ln1192_134 = mul i20 %sext_ln1192_326, i20 %sext_ln1192_198

]]></Node>
<StgValue><ssdm name="mul_ln1192_134"/></StgValue>
</operation>

<operation id="3422" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="20" op_0_bw="12">
<![CDATA[
.split23:234 %sext_ln1192_327 = sext i12 %weights_2_V_load_7

]]></Node>
<StgValue><ssdm name="sext_ln1192_327"/></StgValue>
</operation>

<operation id="3423" st_id="326" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:235 %mul_ln1192_135 = mul i20 %sext_ln1192_327, i20 %sext_ln1192_199

]]></Node>
<StgValue><ssdm name="mul_ln1192_135"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3424" st_id="327" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:226 %add_ln1192_133 = add i20 %shl_ln728_132, i20 %mul_ln1192_133

]]></Node>
<StgValue><ssdm name="add_ln1192_133"/></StgValue>
</operation>

<operation id="3425" st_id="327" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:229 %mul_ln1192_134 = mul i20 %sext_ln1192_326, i20 %sext_ln1192_198

]]></Node>
<StgValue><ssdm name="mul_ln1192_134"/></StgValue>
</operation>

<operation id="3426" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:230 %tmp_215 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_133, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="3427" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:231 %shl_ln728_133 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_215, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_133"/></StgValue>
</operation>

<operation id="3428" st_id="327" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:232 %add_ln1192_134 = add i20 %shl_ln728_133, i20 %mul_ln1192_134

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="3429" st_id="327" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:235 %mul_ln1192_135 = mul i20 %sext_ln1192_327, i20 %sext_ln1192_199

]]></Node>
<StgValue><ssdm name="mul_ln1192_135"/></StgValue>
</operation>

<operation id="3430" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="20" op_0_bw="12">
<![CDATA[
.split23:240 %sext_ln1192_328 = sext i12 %weights_2_V_load_8

]]></Node>
<StgValue><ssdm name="sext_ln1192_328"/></StgValue>
</operation>

<operation id="3431" st_id="327" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:241 %mul_ln1192_136 = mul i20 %sext_ln1192_328, i20 %sext_ln1192_200

]]></Node>
<StgValue><ssdm name="mul_ln1192_136"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3432" st_id="328" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:232 %add_ln1192_134 = add i20 %shl_ln728_133, i20 %mul_ln1192_134

]]></Node>
<StgValue><ssdm name="add_ln1192_134"/></StgValue>
</operation>

<operation id="3433" st_id="328" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:235 %mul_ln1192_135 = mul i20 %sext_ln1192_327, i20 %sext_ln1192_199

]]></Node>
<StgValue><ssdm name="mul_ln1192_135"/></StgValue>
</operation>

<operation id="3434" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:236 %tmp_216 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_134, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="3435" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:237 %shl_ln728_134 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_216, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_134"/></StgValue>
</operation>

<operation id="3436" st_id="328" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:238 %add_ln1192_135 = add i20 %shl_ln728_134, i20 %mul_ln1192_135

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="3437" st_id="328" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:241 %mul_ln1192_136 = mul i20 %sext_ln1192_328, i20 %sext_ln1192_200

]]></Node>
<StgValue><ssdm name="mul_ln1192_136"/></StgValue>
</operation>

<operation id="3438" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="20" op_0_bw="12">
<![CDATA[
.split23:246 %sext_ln1192_329 = sext i12 %weights_2_V_load_9

]]></Node>
<StgValue><ssdm name="sext_ln1192_329"/></StgValue>
</operation>

<operation id="3439" st_id="328" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:247 %mul_ln1192_137 = mul i20 %sext_ln1192_329, i20 %sext_ln1192_201

]]></Node>
<StgValue><ssdm name="mul_ln1192_137"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3440" st_id="329" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:238 %add_ln1192_135 = add i20 %shl_ln728_134, i20 %mul_ln1192_135

]]></Node>
<StgValue><ssdm name="add_ln1192_135"/></StgValue>
</operation>

<operation id="3441" st_id="329" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:241 %mul_ln1192_136 = mul i20 %sext_ln1192_328, i20 %sext_ln1192_200

]]></Node>
<StgValue><ssdm name="mul_ln1192_136"/></StgValue>
</operation>

<operation id="3442" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:242 %tmp_217 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_135, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="3443" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:243 %shl_ln728_135 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_217, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_135"/></StgValue>
</operation>

<operation id="3444" st_id="329" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:244 %add_ln1192_136 = add i20 %shl_ln728_135, i20 %mul_ln1192_136

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="3445" st_id="329" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:247 %mul_ln1192_137 = mul i20 %sext_ln1192_329, i20 %sext_ln1192_201

]]></Node>
<StgValue><ssdm name="mul_ln1192_137"/></StgValue>
</operation>

<operation id="3446" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="20" op_0_bw="12">
<![CDATA[
.split23:252 %sext_ln1192_330 = sext i12 %weights_2_V_load_10

]]></Node>
<StgValue><ssdm name="sext_ln1192_330"/></StgValue>
</operation>

<operation id="3447" st_id="329" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:253 %mul_ln1192_138 = mul i20 %sext_ln1192_330, i20 %sext_ln1192_202

]]></Node>
<StgValue><ssdm name="mul_ln1192_138"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3448" st_id="330" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:244 %add_ln1192_136 = add i20 %shl_ln728_135, i20 %mul_ln1192_136

]]></Node>
<StgValue><ssdm name="add_ln1192_136"/></StgValue>
</operation>

<operation id="3449" st_id="330" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:247 %mul_ln1192_137 = mul i20 %sext_ln1192_329, i20 %sext_ln1192_201

]]></Node>
<StgValue><ssdm name="mul_ln1192_137"/></StgValue>
</operation>

<operation id="3450" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:248 %tmp_218 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_136, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="3451" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:249 %shl_ln728_136 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_218, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_136"/></StgValue>
</operation>

<operation id="3452" st_id="330" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:250 %add_ln1192_137 = add i20 %shl_ln728_136, i20 %mul_ln1192_137

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="3453" st_id="330" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:253 %mul_ln1192_138 = mul i20 %sext_ln1192_330, i20 %sext_ln1192_202

]]></Node>
<StgValue><ssdm name="mul_ln1192_138"/></StgValue>
</operation>

<operation id="3454" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="20" op_0_bw="12">
<![CDATA[
.split23:258 %sext_ln1192_331 = sext i12 %weights_2_V_load_11

]]></Node>
<StgValue><ssdm name="sext_ln1192_331"/></StgValue>
</operation>

<operation id="3455" st_id="330" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:259 %mul_ln1192_139 = mul i20 %sext_ln1192_331, i20 %sext_ln1192_203

]]></Node>
<StgValue><ssdm name="mul_ln1192_139"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3456" st_id="331" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:250 %add_ln1192_137 = add i20 %shl_ln728_136, i20 %mul_ln1192_137

]]></Node>
<StgValue><ssdm name="add_ln1192_137"/></StgValue>
</operation>

<operation id="3457" st_id="331" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:253 %mul_ln1192_138 = mul i20 %sext_ln1192_330, i20 %sext_ln1192_202

]]></Node>
<StgValue><ssdm name="mul_ln1192_138"/></StgValue>
</operation>

<operation id="3458" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:254 %tmp_219 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_137, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="3459" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:255 %shl_ln728_137 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_219, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_137"/></StgValue>
</operation>

<operation id="3460" st_id="331" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:256 %add_ln1192_138 = add i20 %shl_ln728_137, i20 %mul_ln1192_138

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="3461" st_id="331" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:259 %mul_ln1192_139 = mul i20 %sext_ln1192_331, i20 %sext_ln1192_203

]]></Node>
<StgValue><ssdm name="mul_ln1192_139"/></StgValue>
</operation>

<operation id="3462" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="20" op_0_bw="12">
<![CDATA[
.split23:264 %sext_ln1192_332 = sext i12 %weights_2_V_load_12

]]></Node>
<StgValue><ssdm name="sext_ln1192_332"/></StgValue>
</operation>

<operation id="3463" st_id="331" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:265 %mul_ln1192_140 = mul i20 %sext_ln1192_332, i20 %sext_ln1192_204

]]></Node>
<StgValue><ssdm name="mul_ln1192_140"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3464" st_id="332" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:256 %add_ln1192_138 = add i20 %shl_ln728_137, i20 %mul_ln1192_138

]]></Node>
<StgValue><ssdm name="add_ln1192_138"/></StgValue>
</operation>

<operation id="3465" st_id="332" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:259 %mul_ln1192_139 = mul i20 %sext_ln1192_331, i20 %sext_ln1192_203

]]></Node>
<StgValue><ssdm name="mul_ln1192_139"/></StgValue>
</operation>

<operation id="3466" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:260 %tmp_220 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_138, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="3467" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:261 %shl_ln728_138 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_220, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_138"/></StgValue>
</operation>

<operation id="3468" st_id="332" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:262 %add_ln1192_139 = add i20 %shl_ln728_138, i20 %mul_ln1192_139

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="3469" st_id="332" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:265 %mul_ln1192_140 = mul i20 %sext_ln1192_332, i20 %sext_ln1192_204

]]></Node>
<StgValue><ssdm name="mul_ln1192_140"/></StgValue>
</operation>

<operation id="3470" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="20" op_0_bw="12">
<![CDATA[
.split23:270 %sext_ln1192_333 = sext i12 %weights_2_V_load_13

]]></Node>
<StgValue><ssdm name="sext_ln1192_333"/></StgValue>
</operation>

<operation id="3471" st_id="332" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:271 %mul_ln1192_141 = mul i20 %sext_ln1192_333, i20 %sext_ln1192_205

]]></Node>
<StgValue><ssdm name="mul_ln1192_141"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3472" st_id="333" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:262 %add_ln1192_139 = add i20 %shl_ln728_138, i20 %mul_ln1192_139

]]></Node>
<StgValue><ssdm name="add_ln1192_139"/></StgValue>
</operation>

<operation id="3473" st_id="333" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:265 %mul_ln1192_140 = mul i20 %sext_ln1192_332, i20 %sext_ln1192_204

]]></Node>
<StgValue><ssdm name="mul_ln1192_140"/></StgValue>
</operation>

<operation id="3474" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:266 %tmp_221 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_139, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="3475" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:267 %shl_ln728_139 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_221, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_139"/></StgValue>
</operation>

<operation id="3476" st_id="333" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:268 %add_ln1192_140 = add i20 %shl_ln728_139, i20 %mul_ln1192_140

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="3477" st_id="333" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:271 %mul_ln1192_141 = mul i20 %sext_ln1192_333, i20 %sext_ln1192_205

]]></Node>
<StgValue><ssdm name="mul_ln1192_141"/></StgValue>
</operation>

<operation id="3478" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="20" op_0_bw="12">
<![CDATA[
.split23:276 %sext_ln1192_334 = sext i12 %weights_2_V_load_14

]]></Node>
<StgValue><ssdm name="sext_ln1192_334"/></StgValue>
</operation>

<operation id="3479" st_id="333" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:277 %mul_ln1192_142 = mul i20 %sext_ln1192_334, i20 %sext_ln1192_206

]]></Node>
<StgValue><ssdm name="mul_ln1192_142"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3480" st_id="334" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:268 %add_ln1192_140 = add i20 %shl_ln728_139, i20 %mul_ln1192_140

]]></Node>
<StgValue><ssdm name="add_ln1192_140"/></StgValue>
</operation>

<operation id="3481" st_id="334" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:271 %mul_ln1192_141 = mul i20 %sext_ln1192_333, i20 %sext_ln1192_205

]]></Node>
<StgValue><ssdm name="mul_ln1192_141"/></StgValue>
</operation>

<operation id="3482" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:272 %tmp_222 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_140, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="3483" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:273 %shl_ln728_140 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_222, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_140"/></StgValue>
</operation>

<operation id="3484" st_id="334" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:274 %add_ln1192_141 = add i20 %shl_ln728_140, i20 %mul_ln1192_141

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="3485" st_id="334" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:277 %mul_ln1192_142 = mul i20 %sext_ln1192_334, i20 %sext_ln1192_206

]]></Node>
<StgValue><ssdm name="mul_ln1192_142"/></StgValue>
</operation>

<operation id="3486" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="20" op_0_bw="12">
<![CDATA[
.split23:282 %sext_ln1192_335 = sext i12 %weights_2_V_load_15

]]></Node>
<StgValue><ssdm name="sext_ln1192_335"/></StgValue>
</operation>

<operation id="3487" st_id="334" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:283 %mul_ln1192_143 = mul i20 %sext_ln1192_335, i20 %sext_ln1192_207

]]></Node>
<StgValue><ssdm name="mul_ln1192_143"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3488" st_id="335" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:274 %add_ln1192_141 = add i20 %shl_ln728_140, i20 %mul_ln1192_141

]]></Node>
<StgValue><ssdm name="add_ln1192_141"/></StgValue>
</operation>

<operation id="3489" st_id="335" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:277 %mul_ln1192_142 = mul i20 %sext_ln1192_334, i20 %sext_ln1192_206

]]></Node>
<StgValue><ssdm name="mul_ln1192_142"/></StgValue>
</operation>

<operation id="3490" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:278 %tmp_223 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_141, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="3491" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:279 %shl_ln728_141 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_223, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_141"/></StgValue>
</operation>

<operation id="3492" st_id="335" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:280 %add_ln1192_142 = add i20 %shl_ln728_141, i20 %mul_ln1192_142

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="3493" st_id="335" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:283 %mul_ln1192_143 = mul i20 %sext_ln1192_335, i20 %sext_ln1192_207

]]></Node>
<StgValue><ssdm name="mul_ln1192_143"/></StgValue>
</operation>

<operation id="3494" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="20" op_0_bw="12">
<![CDATA[
.split23:288 %sext_ln1192_336 = sext i12 %weights_2_V_load_16

]]></Node>
<StgValue><ssdm name="sext_ln1192_336"/></StgValue>
</operation>

<operation id="3495" st_id="335" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:289 %mul_ln1192_144 = mul i20 %sext_ln1192_336, i20 %sext_ln1192_208

]]></Node>
<StgValue><ssdm name="mul_ln1192_144"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3496" st_id="336" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:280 %add_ln1192_142 = add i20 %shl_ln728_141, i20 %mul_ln1192_142

]]></Node>
<StgValue><ssdm name="add_ln1192_142"/></StgValue>
</operation>

<operation id="3497" st_id="336" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:283 %mul_ln1192_143 = mul i20 %sext_ln1192_335, i20 %sext_ln1192_207

]]></Node>
<StgValue><ssdm name="mul_ln1192_143"/></StgValue>
</operation>

<operation id="3498" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:284 %tmp_224 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_142, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="3499" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:285 %shl_ln728_142 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_224, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_142"/></StgValue>
</operation>

<operation id="3500" st_id="336" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:286 %add_ln1192_143 = add i20 %shl_ln728_142, i20 %mul_ln1192_143

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="3501" st_id="336" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:289 %mul_ln1192_144 = mul i20 %sext_ln1192_336, i20 %sext_ln1192_208

]]></Node>
<StgValue><ssdm name="mul_ln1192_144"/></StgValue>
</operation>

<operation id="3502" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="20" op_0_bw="12">
<![CDATA[
.split23:294 %sext_ln1192_337 = sext i12 %weights_2_V_load_17

]]></Node>
<StgValue><ssdm name="sext_ln1192_337"/></StgValue>
</operation>

<operation id="3503" st_id="336" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:295 %mul_ln1192_145 = mul i20 %sext_ln1192_337, i20 %sext_ln1192_209

]]></Node>
<StgValue><ssdm name="mul_ln1192_145"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3504" st_id="337" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:286 %add_ln1192_143 = add i20 %shl_ln728_142, i20 %mul_ln1192_143

]]></Node>
<StgValue><ssdm name="add_ln1192_143"/></StgValue>
</operation>

<operation id="3505" st_id="337" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:289 %mul_ln1192_144 = mul i20 %sext_ln1192_336, i20 %sext_ln1192_208

]]></Node>
<StgValue><ssdm name="mul_ln1192_144"/></StgValue>
</operation>

<operation id="3506" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:290 %tmp_225 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_143, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="3507" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:291 %shl_ln728_143 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_225, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_143"/></StgValue>
</operation>

<operation id="3508" st_id="337" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:292 %add_ln1192_144 = add i20 %shl_ln728_143, i20 %mul_ln1192_144

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="3509" st_id="337" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:295 %mul_ln1192_145 = mul i20 %sext_ln1192_337, i20 %sext_ln1192_209

]]></Node>
<StgValue><ssdm name="mul_ln1192_145"/></StgValue>
</operation>

<operation id="3510" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="20" op_0_bw="12">
<![CDATA[
.split23:300 %sext_ln1192_338 = sext i12 %weights_2_V_load_18

]]></Node>
<StgValue><ssdm name="sext_ln1192_338"/></StgValue>
</operation>

<operation id="3511" st_id="337" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:301 %mul_ln1192_146 = mul i20 %sext_ln1192_338, i20 %sext_ln1192_210

]]></Node>
<StgValue><ssdm name="mul_ln1192_146"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3512" st_id="338" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:292 %add_ln1192_144 = add i20 %shl_ln728_143, i20 %mul_ln1192_144

]]></Node>
<StgValue><ssdm name="add_ln1192_144"/></StgValue>
</operation>

<operation id="3513" st_id="338" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:295 %mul_ln1192_145 = mul i20 %sext_ln1192_337, i20 %sext_ln1192_209

]]></Node>
<StgValue><ssdm name="mul_ln1192_145"/></StgValue>
</operation>

<operation id="3514" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:296 %tmp_226 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_144, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="3515" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:297 %shl_ln728_144 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_226, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_144"/></StgValue>
</operation>

<operation id="3516" st_id="338" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:298 %add_ln1192_145 = add i20 %shl_ln728_144, i20 %mul_ln1192_145

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="3517" st_id="338" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:301 %mul_ln1192_146 = mul i20 %sext_ln1192_338, i20 %sext_ln1192_210

]]></Node>
<StgValue><ssdm name="mul_ln1192_146"/></StgValue>
</operation>

<operation id="3518" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="20" op_0_bw="12">
<![CDATA[
.split23:306 %sext_ln1192_339 = sext i12 %weights_2_V_load_19

]]></Node>
<StgValue><ssdm name="sext_ln1192_339"/></StgValue>
</operation>

<operation id="3519" st_id="338" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:307 %mul_ln1192_147 = mul i20 %sext_ln1192_339, i20 %sext_ln1192_211

]]></Node>
<StgValue><ssdm name="mul_ln1192_147"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3520" st_id="339" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:298 %add_ln1192_145 = add i20 %shl_ln728_144, i20 %mul_ln1192_145

]]></Node>
<StgValue><ssdm name="add_ln1192_145"/></StgValue>
</operation>

<operation id="3521" st_id="339" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:301 %mul_ln1192_146 = mul i20 %sext_ln1192_338, i20 %sext_ln1192_210

]]></Node>
<StgValue><ssdm name="mul_ln1192_146"/></StgValue>
</operation>

<operation id="3522" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:302 %tmp_227 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_145, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="3523" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:303 %shl_ln728_145 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_227, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_145"/></StgValue>
</operation>

<operation id="3524" st_id="339" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:304 %add_ln1192_146 = add i20 %shl_ln728_145, i20 %mul_ln1192_146

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="3525" st_id="339" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:307 %mul_ln1192_147 = mul i20 %sext_ln1192_339, i20 %sext_ln1192_211

]]></Node>
<StgValue><ssdm name="mul_ln1192_147"/></StgValue>
</operation>

<operation id="3526" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="20" op_0_bw="12">
<![CDATA[
.split23:312 %sext_ln1192_340 = sext i12 %weights_2_V_load_20

]]></Node>
<StgValue><ssdm name="sext_ln1192_340"/></StgValue>
</operation>

<operation id="3527" st_id="339" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:313 %mul_ln1192_148 = mul i20 %sext_ln1192_340, i20 %sext_ln1192_212

]]></Node>
<StgValue><ssdm name="mul_ln1192_148"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3528" st_id="340" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:304 %add_ln1192_146 = add i20 %shl_ln728_145, i20 %mul_ln1192_146

]]></Node>
<StgValue><ssdm name="add_ln1192_146"/></StgValue>
</operation>

<operation id="3529" st_id="340" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:307 %mul_ln1192_147 = mul i20 %sext_ln1192_339, i20 %sext_ln1192_211

]]></Node>
<StgValue><ssdm name="mul_ln1192_147"/></StgValue>
</operation>

<operation id="3530" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:308 %tmp_228 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_146, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="3531" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:309 %shl_ln728_146 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_228, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_146"/></StgValue>
</operation>

<operation id="3532" st_id="340" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:310 %add_ln1192_147 = add i20 %shl_ln728_146, i20 %mul_ln1192_147

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="3533" st_id="340" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:313 %mul_ln1192_148 = mul i20 %sext_ln1192_340, i20 %sext_ln1192_212

]]></Node>
<StgValue><ssdm name="mul_ln1192_148"/></StgValue>
</operation>

<operation id="3534" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="20" op_0_bw="12">
<![CDATA[
.split23:318 %sext_ln1192_341 = sext i12 %weights_2_V_load_21

]]></Node>
<StgValue><ssdm name="sext_ln1192_341"/></StgValue>
</operation>

<operation id="3535" st_id="340" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:319 %mul_ln1192_149 = mul i20 %sext_ln1192_341, i20 %sext_ln1192_213

]]></Node>
<StgValue><ssdm name="mul_ln1192_149"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3536" st_id="341" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:310 %add_ln1192_147 = add i20 %shl_ln728_146, i20 %mul_ln1192_147

]]></Node>
<StgValue><ssdm name="add_ln1192_147"/></StgValue>
</operation>

<operation id="3537" st_id="341" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:313 %mul_ln1192_148 = mul i20 %sext_ln1192_340, i20 %sext_ln1192_212

]]></Node>
<StgValue><ssdm name="mul_ln1192_148"/></StgValue>
</operation>

<operation id="3538" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:314 %tmp_229 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_147, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="3539" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:315 %shl_ln728_147 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_229, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_147"/></StgValue>
</operation>

<operation id="3540" st_id="341" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:316 %add_ln1192_148 = add i20 %shl_ln728_147, i20 %mul_ln1192_148

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="3541" st_id="341" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:319 %mul_ln1192_149 = mul i20 %sext_ln1192_341, i20 %sext_ln1192_213

]]></Node>
<StgValue><ssdm name="mul_ln1192_149"/></StgValue>
</operation>

<operation id="3542" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="20" op_0_bw="12">
<![CDATA[
.split23:324 %sext_ln1192_342 = sext i12 %weights_2_V_load_22

]]></Node>
<StgValue><ssdm name="sext_ln1192_342"/></StgValue>
</operation>

<operation id="3543" st_id="341" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:325 %mul_ln1192_150 = mul i20 %sext_ln1192_342, i20 %sext_ln1192_214

]]></Node>
<StgValue><ssdm name="mul_ln1192_150"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3544" st_id="342" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:316 %add_ln1192_148 = add i20 %shl_ln728_147, i20 %mul_ln1192_148

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="3545" st_id="342" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:319 %mul_ln1192_149 = mul i20 %sext_ln1192_341, i20 %sext_ln1192_213

]]></Node>
<StgValue><ssdm name="mul_ln1192_149"/></StgValue>
</operation>

<operation id="3546" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:320 %tmp_230 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_148, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="3547" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:321 %shl_ln728_148 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_230, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_148"/></StgValue>
</operation>

<operation id="3548" st_id="342" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:322 %add_ln1192_149 = add i20 %shl_ln728_148, i20 %mul_ln1192_149

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="3549" st_id="342" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:325 %mul_ln1192_150 = mul i20 %sext_ln1192_342, i20 %sext_ln1192_214

]]></Node>
<StgValue><ssdm name="mul_ln1192_150"/></StgValue>
</operation>

<operation id="3550" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="20" op_0_bw="12">
<![CDATA[
.split23:330 %sext_ln1192_343 = sext i12 %weights_2_V_load_23

]]></Node>
<StgValue><ssdm name="sext_ln1192_343"/></StgValue>
</operation>

<operation id="3551" st_id="342" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:331 %mul_ln1192_151 = mul i20 %sext_ln1192_343, i20 %sext_ln1192_215

]]></Node>
<StgValue><ssdm name="mul_ln1192_151"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3552" st_id="343" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:322 %add_ln1192_149 = add i20 %shl_ln728_148, i20 %mul_ln1192_149

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="3553" st_id="343" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:325 %mul_ln1192_150 = mul i20 %sext_ln1192_342, i20 %sext_ln1192_214

]]></Node>
<StgValue><ssdm name="mul_ln1192_150"/></StgValue>
</operation>

<operation id="3554" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:326 %tmp_231 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_149, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="3555" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:327 %shl_ln728_149 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_231, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_149"/></StgValue>
</operation>

<operation id="3556" st_id="343" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:328 %add_ln1192_150 = add i20 %shl_ln728_149, i20 %mul_ln1192_150

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="3557" st_id="343" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:331 %mul_ln1192_151 = mul i20 %sext_ln1192_343, i20 %sext_ln1192_215

]]></Node>
<StgValue><ssdm name="mul_ln1192_151"/></StgValue>
</operation>

<operation id="3558" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="20" op_0_bw="12">
<![CDATA[
.split23:336 %sext_ln1192_344 = sext i12 %weights_2_V_load_24

]]></Node>
<StgValue><ssdm name="sext_ln1192_344"/></StgValue>
</operation>

<operation id="3559" st_id="343" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:337 %mul_ln1192_152 = mul i20 %sext_ln1192_344, i20 %sext_ln1192_216

]]></Node>
<StgValue><ssdm name="mul_ln1192_152"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3560" st_id="344" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:328 %add_ln1192_150 = add i20 %shl_ln728_149, i20 %mul_ln1192_150

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="3561" st_id="344" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:331 %mul_ln1192_151 = mul i20 %sext_ln1192_343, i20 %sext_ln1192_215

]]></Node>
<StgValue><ssdm name="mul_ln1192_151"/></StgValue>
</operation>

<operation id="3562" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:332 %tmp_232 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_150, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="3563" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:333 %shl_ln728_150 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_232, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_150"/></StgValue>
</operation>

<operation id="3564" st_id="344" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:334 %add_ln1192_151 = add i20 %shl_ln728_150, i20 %mul_ln1192_151

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="3565" st_id="344" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:337 %mul_ln1192_152 = mul i20 %sext_ln1192_344, i20 %sext_ln1192_216

]]></Node>
<StgValue><ssdm name="mul_ln1192_152"/></StgValue>
</operation>

<operation id="3566" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="20" op_0_bw="12">
<![CDATA[
.split23:342 %sext_ln1192_345 = sext i12 %weights_2_V_load_25

]]></Node>
<StgValue><ssdm name="sext_ln1192_345"/></StgValue>
</operation>

<operation id="3567" st_id="344" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:343 %mul_ln1192_153 = mul i20 %sext_ln1192_345, i20 %sext_ln1192_217

]]></Node>
<StgValue><ssdm name="mul_ln1192_153"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3568" st_id="345" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:334 %add_ln1192_151 = add i20 %shl_ln728_150, i20 %mul_ln1192_151

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="3569" st_id="345" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:337 %mul_ln1192_152 = mul i20 %sext_ln1192_344, i20 %sext_ln1192_216

]]></Node>
<StgValue><ssdm name="mul_ln1192_152"/></StgValue>
</operation>

<operation id="3570" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:338 %tmp_233 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_151, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="3571" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:339 %shl_ln728_151 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_233, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_151"/></StgValue>
</operation>

<operation id="3572" st_id="345" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:340 %add_ln1192_152 = add i20 %shl_ln728_151, i20 %mul_ln1192_152

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="3573" st_id="345" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:343 %mul_ln1192_153 = mul i20 %sext_ln1192_345, i20 %sext_ln1192_217

]]></Node>
<StgValue><ssdm name="mul_ln1192_153"/></StgValue>
</operation>

<operation id="3574" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="20" op_0_bw="12">
<![CDATA[
.split23:348 %sext_ln1192_346 = sext i12 %weights_2_V_load_26

]]></Node>
<StgValue><ssdm name="sext_ln1192_346"/></StgValue>
</operation>

<operation id="3575" st_id="345" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:349 %mul_ln1192_154 = mul i20 %sext_ln1192_346, i20 %sext_ln1192_218

]]></Node>
<StgValue><ssdm name="mul_ln1192_154"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3576" st_id="346" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:340 %add_ln1192_152 = add i20 %shl_ln728_151, i20 %mul_ln1192_152

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="3577" st_id="346" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:343 %mul_ln1192_153 = mul i20 %sext_ln1192_345, i20 %sext_ln1192_217

]]></Node>
<StgValue><ssdm name="mul_ln1192_153"/></StgValue>
</operation>

<operation id="3578" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:344 %tmp_234 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_152, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="3579" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:345 %shl_ln728_152 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_234, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_152"/></StgValue>
</operation>

<operation id="3580" st_id="346" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:346 %add_ln1192_153 = add i20 %shl_ln728_152, i20 %mul_ln1192_153

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="3581" st_id="346" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:349 %mul_ln1192_154 = mul i20 %sext_ln1192_346, i20 %sext_ln1192_218

]]></Node>
<StgValue><ssdm name="mul_ln1192_154"/></StgValue>
</operation>

<operation id="3582" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="20" op_0_bw="12">
<![CDATA[
.split23:354 %sext_ln1192_347 = sext i12 %weights_2_V_load_27

]]></Node>
<StgValue><ssdm name="sext_ln1192_347"/></StgValue>
</operation>

<operation id="3583" st_id="346" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:355 %mul_ln1192_155 = mul i20 %sext_ln1192_347, i20 %sext_ln1192_219

]]></Node>
<StgValue><ssdm name="mul_ln1192_155"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3584" st_id="347" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:346 %add_ln1192_153 = add i20 %shl_ln728_152, i20 %mul_ln1192_153

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="3585" st_id="347" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:349 %mul_ln1192_154 = mul i20 %sext_ln1192_346, i20 %sext_ln1192_218

]]></Node>
<StgValue><ssdm name="mul_ln1192_154"/></StgValue>
</operation>

<operation id="3586" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:350 %tmp_235 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_153, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="3587" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:351 %shl_ln728_153 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_235, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_153"/></StgValue>
</operation>

<operation id="3588" st_id="347" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:352 %add_ln1192_154 = add i20 %shl_ln728_153, i20 %mul_ln1192_154

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="3589" st_id="347" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:355 %mul_ln1192_155 = mul i20 %sext_ln1192_347, i20 %sext_ln1192_219

]]></Node>
<StgValue><ssdm name="mul_ln1192_155"/></StgValue>
</operation>

<operation id="3590" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="20" op_0_bw="12">
<![CDATA[
.split23:360 %sext_ln1192_348 = sext i12 %weights_2_V_load_28

]]></Node>
<StgValue><ssdm name="sext_ln1192_348"/></StgValue>
</operation>

<operation id="3591" st_id="347" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:361 %mul_ln1192_156 = mul i20 %sext_ln1192_348, i20 %sext_ln1192_220

]]></Node>
<StgValue><ssdm name="mul_ln1192_156"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3592" st_id="348" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:352 %add_ln1192_154 = add i20 %shl_ln728_153, i20 %mul_ln1192_154

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="3593" st_id="348" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:355 %mul_ln1192_155 = mul i20 %sext_ln1192_347, i20 %sext_ln1192_219

]]></Node>
<StgValue><ssdm name="mul_ln1192_155"/></StgValue>
</operation>

<operation id="3594" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:356 %tmp_236 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_154, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="3595" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:357 %shl_ln728_154 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_236, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_154"/></StgValue>
</operation>

<operation id="3596" st_id="348" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:358 %add_ln1192_155 = add i20 %shl_ln728_154, i20 %mul_ln1192_155

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="3597" st_id="348" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:361 %mul_ln1192_156 = mul i20 %sext_ln1192_348, i20 %sext_ln1192_220

]]></Node>
<StgValue><ssdm name="mul_ln1192_156"/></StgValue>
</operation>

<operation id="3598" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="20" op_0_bw="12">
<![CDATA[
.split23:366 %sext_ln1192_349 = sext i12 %weights_2_V_load_29

]]></Node>
<StgValue><ssdm name="sext_ln1192_349"/></StgValue>
</operation>

<operation id="3599" st_id="348" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:367 %mul_ln1192_157 = mul i20 %sext_ln1192_349, i20 %sext_ln1192_221

]]></Node>
<StgValue><ssdm name="mul_ln1192_157"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3600" st_id="349" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:358 %add_ln1192_155 = add i20 %shl_ln728_154, i20 %mul_ln1192_155

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="3601" st_id="349" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:361 %mul_ln1192_156 = mul i20 %sext_ln1192_348, i20 %sext_ln1192_220

]]></Node>
<StgValue><ssdm name="mul_ln1192_156"/></StgValue>
</operation>

<operation id="3602" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:362 %tmp_237 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_155, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="3603" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:363 %shl_ln728_155 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_237, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_155"/></StgValue>
</operation>

<operation id="3604" st_id="349" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:364 %add_ln1192_156 = add i20 %shl_ln728_155, i20 %mul_ln1192_156

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="3605" st_id="349" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:367 %mul_ln1192_157 = mul i20 %sext_ln1192_349, i20 %sext_ln1192_221

]]></Node>
<StgValue><ssdm name="mul_ln1192_157"/></StgValue>
</operation>

<operation id="3606" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="20" op_0_bw="12">
<![CDATA[
.split23:372 %sext_ln1192_350 = sext i12 %weights_2_V_load_30

]]></Node>
<StgValue><ssdm name="sext_ln1192_350"/></StgValue>
</operation>

<operation id="3607" st_id="349" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:373 %mul_ln1192_158 = mul i20 %sext_ln1192_350, i20 %sext_ln1192_222

]]></Node>
<StgValue><ssdm name="mul_ln1192_158"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3608" st_id="350" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:364 %add_ln1192_156 = add i20 %shl_ln728_155, i20 %mul_ln1192_156

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="3609" st_id="350" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:367 %mul_ln1192_157 = mul i20 %sext_ln1192_349, i20 %sext_ln1192_221

]]></Node>
<StgValue><ssdm name="mul_ln1192_157"/></StgValue>
</operation>

<operation id="3610" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:368 %tmp_238 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_156, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="3611" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:369 %shl_ln728_156 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_238, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_156"/></StgValue>
</operation>

<operation id="3612" st_id="350" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:370 %add_ln1192_157 = add i20 %shl_ln728_156, i20 %mul_ln1192_157

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="3613" st_id="350" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:373 %mul_ln1192_158 = mul i20 %sext_ln1192_350, i20 %sext_ln1192_222

]]></Node>
<StgValue><ssdm name="mul_ln1192_158"/></StgValue>
</operation>

<operation id="3614" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="20" op_0_bw="12">
<![CDATA[
.split23:378 %sext_ln1192_351 = sext i12 %weights_2_V_load_31

]]></Node>
<StgValue><ssdm name="sext_ln1192_351"/></StgValue>
</operation>

<operation id="3615" st_id="350" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:379 %mul_ln1192_159 = mul i20 %sext_ln1192_351, i20 %sext_ln1192_223

]]></Node>
<StgValue><ssdm name="mul_ln1192_159"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3616" st_id="351" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:370 %add_ln1192_157 = add i20 %shl_ln728_156, i20 %mul_ln1192_157

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="3617" st_id="351" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:373 %mul_ln1192_158 = mul i20 %sext_ln1192_350, i20 %sext_ln1192_222

]]></Node>
<StgValue><ssdm name="mul_ln1192_158"/></StgValue>
</operation>

<operation id="3618" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:374 %tmp_239 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_157, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3619" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:375 %shl_ln728_157 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_239, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_157"/></StgValue>
</operation>

<operation id="3620" st_id="351" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:376 %add_ln1192_158 = add i20 %shl_ln728_157, i20 %mul_ln1192_158

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="3621" st_id="351" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:379 %mul_ln1192_159 = mul i20 %sext_ln1192_351, i20 %sext_ln1192_223

]]></Node>
<StgValue><ssdm name="mul_ln1192_159"/></StgValue>
</operation>

<operation id="3622" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="20" op_0_bw="12">
<![CDATA[
.split23:384 %sext_ln1192_352 = sext i12 %weights_2_V_load_32

]]></Node>
<StgValue><ssdm name="sext_ln1192_352"/></StgValue>
</operation>

<operation id="3623" st_id="351" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:385 %mul_ln1192_160 = mul i20 %sext_ln1192_352, i20 %sext_ln1192_224

]]></Node>
<StgValue><ssdm name="mul_ln1192_160"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3624" st_id="352" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:376 %add_ln1192_158 = add i20 %shl_ln728_157, i20 %mul_ln1192_158

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="3625" st_id="352" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:379 %mul_ln1192_159 = mul i20 %sext_ln1192_351, i20 %sext_ln1192_223

]]></Node>
<StgValue><ssdm name="mul_ln1192_159"/></StgValue>
</operation>

<operation id="3626" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:380 %tmp_240 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_158, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="3627" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:381 %shl_ln728_158 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_240, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_158"/></StgValue>
</operation>

<operation id="3628" st_id="352" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:382 %add_ln1192_159 = add i20 %shl_ln728_158, i20 %mul_ln1192_159

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="3629" st_id="352" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:385 %mul_ln1192_160 = mul i20 %sext_ln1192_352, i20 %sext_ln1192_224

]]></Node>
<StgValue><ssdm name="mul_ln1192_160"/></StgValue>
</operation>

<operation id="3630" st_id="352" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="20" op_0_bw="12">
<![CDATA[
.split23:390 %sext_ln1192_353 = sext i12 %weights_2_V_load_33

]]></Node>
<StgValue><ssdm name="sext_ln1192_353"/></StgValue>
</operation>

<operation id="3631" st_id="352" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:391 %mul_ln1192_161 = mul i20 %sext_ln1192_353, i20 %sext_ln1192_225

]]></Node>
<StgValue><ssdm name="mul_ln1192_161"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3632" st_id="353" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:382 %add_ln1192_159 = add i20 %shl_ln728_158, i20 %mul_ln1192_159

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="3633" st_id="353" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:385 %mul_ln1192_160 = mul i20 %sext_ln1192_352, i20 %sext_ln1192_224

]]></Node>
<StgValue><ssdm name="mul_ln1192_160"/></StgValue>
</operation>

<operation id="3634" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:386 %tmp_241 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_159, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3635" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:387 %shl_ln728_159 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_241, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_159"/></StgValue>
</operation>

<operation id="3636" st_id="353" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:388 %add_ln1192_160 = add i20 %shl_ln728_159, i20 %mul_ln1192_160

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="3637" st_id="353" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:391 %mul_ln1192_161 = mul i20 %sext_ln1192_353, i20 %sext_ln1192_225

]]></Node>
<StgValue><ssdm name="mul_ln1192_161"/></StgValue>
</operation>

<operation id="3638" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="20" op_0_bw="12">
<![CDATA[
.split23:396 %sext_ln1192_354 = sext i12 %weights_2_V_load_34

]]></Node>
<StgValue><ssdm name="sext_ln1192_354"/></StgValue>
</operation>

<operation id="3639" st_id="353" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:397 %mul_ln1192_162 = mul i20 %sext_ln1192_354, i20 %sext_ln1192_226

]]></Node>
<StgValue><ssdm name="mul_ln1192_162"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3640" st_id="354" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:388 %add_ln1192_160 = add i20 %shl_ln728_159, i20 %mul_ln1192_160

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="3641" st_id="354" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:391 %mul_ln1192_161 = mul i20 %sext_ln1192_353, i20 %sext_ln1192_225

]]></Node>
<StgValue><ssdm name="mul_ln1192_161"/></StgValue>
</operation>

<operation id="3642" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:392 %tmp_242 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_160, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3643" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:393 %shl_ln728_160 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_242, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_160"/></StgValue>
</operation>

<operation id="3644" st_id="354" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:394 %add_ln1192_161 = add i20 %shl_ln728_160, i20 %mul_ln1192_161

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="3645" st_id="354" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:397 %mul_ln1192_162 = mul i20 %sext_ln1192_354, i20 %sext_ln1192_226

]]></Node>
<StgValue><ssdm name="mul_ln1192_162"/></StgValue>
</operation>

<operation id="3646" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="20" op_0_bw="12">
<![CDATA[
.split23:402 %sext_ln1192_355 = sext i12 %weights_2_V_load_35

]]></Node>
<StgValue><ssdm name="sext_ln1192_355"/></StgValue>
</operation>

<operation id="3647" st_id="354" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:403 %mul_ln1192_163 = mul i20 %sext_ln1192_355, i20 %sext_ln1192_227

]]></Node>
<StgValue><ssdm name="mul_ln1192_163"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3648" st_id="355" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:394 %add_ln1192_161 = add i20 %shl_ln728_160, i20 %mul_ln1192_161

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="3649" st_id="355" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:397 %mul_ln1192_162 = mul i20 %sext_ln1192_354, i20 %sext_ln1192_226

]]></Node>
<StgValue><ssdm name="mul_ln1192_162"/></StgValue>
</operation>

<operation id="3650" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:398 %tmp_243 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_161, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3651" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:399 %shl_ln728_161 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_243, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_161"/></StgValue>
</operation>

<operation id="3652" st_id="355" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:400 %add_ln1192_162 = add i20 %shl_ln728_161, i20 %mul_ln1192_162

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="3653" st_id="355" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:403 %mul_ln1192_163 = mul i20 %sext_ln1192_355, i20 %sext_ln1192_227

]]></Node>
<StgValue><ssdm name="mul_ln1192_163"/></StgValue>
</operation>

<operation id="3654" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="20" op_0_bw="12">
<![CDATA[
.split23:408 %sext_ln1192_356 = sext i12 %weights_2_V_load_36

]]></Node>
<StgValue><ssdm name="sext_ln1192_356"/></StgValue>
</operation>

<operation id="3655" st_id="355" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:409 %mul_ln1192_164 = mul i20 %sext_ln1192_356, i20 %sext_ln1192_228

]]></Node>
<StgValue><ssdm name="mul_ln1192_164"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3656" st_id="356" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:400 %add_ln1192_162 = add i20 %shl_ln728_161, i20 %mul_ln1192_162

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="3657" st_id="356" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:403 %mul_ln1192_163 = mul i20 %sext_ln1192_355, i20 %sext_ln1192_227

]]></Node>
<StgValue><ssdm name="mul_ln1192_163"/></StgValue>
</operation>

<operation id="3658" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:404 %tmp_244 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_162, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3659" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:405 %shl_ln728_162 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_244, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_162"/></StgValue>
</operation>

<operation id="3660" st_id="356" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:406 %add_ln1192_163 = add i20 %shl_ln728_162, i20 %mul_ln1192_163

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="3661" st_id="356" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:409 %mul_ln1192_164 = mul i20 %sext_ln1192_356, i20 %sext_ln1192_228

]]></Node>
<StgValue><ssdm name="mul_ln1192_164"/></StgValue>
</operation>

<operation id="3662" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="20" op_0_bw="12">
<![CDATA[
.split23:414 %sext_ln1192_357 = sext i12 %weights_2_V_load_37

]]></Node>
<StgValue><ssdm name="sext_ln1192_357"/></StgValue>
</operation>

<operation id="3663" st_id="356" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:415 %mul_ln1192_165 = mul i20 %sext_ln1192_357, i20 %sext_ln1192_229

]]></Node>
<StgValue><ssdm name="mul_ln1192_165"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3664" st_id="357" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:406 %add_ln1192_163 = add i20 %shl_ln728_162, i20 %mul_ln1192_163

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="3665" st_id="357" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:409 %mul_ln1192_164 = mul i20 %sext_ln1192_356, i20 %sext_ln1192_228

]]></Node>
<StgValue><ssdm name="mul_ln1192_164"/></StgValue>
</operation>

<operation id="3666" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:410 %tmp_245 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_163, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3667" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:411 %shl_ln728_163 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_245, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_163"/></StgValue>
</operation>

<operation id="3668" st_id="357" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:412 %add_ln1192_164 = add i20 %shl_ln728_163, i20 %mul_ln1192_164

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="3669" st_id="357" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:415 %mul_ln1192_165 = mul i20 %sext_ln1192_357, i20 %sext_ln1192_229

]]></Node>
<StgValue><ssdm name="mul_ln1192_165"/></StgValue>
</operation>

<operation id="3670" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="20" op_0_bw="12">
<![CDATA[
.split23:420 %sext_ln1192_358 = sext i12 %weights_2_V_load_38

]]></Node>
<StgValue><ssdm name="sext_ln1192_358"/></StgValue>
</operation>

<operation id="3671" st_id="357" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:421 %mul_ln1192_166 = mul i20 %sext_ln1192_358, i20 %sext_ln1192_230

]]></Node>
<StgValue><ssdm name="mul_ln1192_166"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3672" st_id="358" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:412 %add_ln1192_164 = add i20 %shl_ln728_163, i20 %mul_ln1192_164

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="3673" st_id="358" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:415 %mul_ln1192_165 = mul i20 %sext_ln1192_357, i20 %sext_ln1192_229

]]></Node>
<StgValue><ssdm name="mul_ln1192_165"/></StgValue>
</operation>

<operation id="3674" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:416 %tmp_246 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_164, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3675" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:417 %shl_ln728_164 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_246, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_164"/></StgValue>
</operation>

<operation id="3676" st_id="358" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:418 %add_ln1192_165 = add i20 %shl_ln728_164, i20 %mul_ln1192_165

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="3677" st_id="358" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:421 %mul_ln1192_166 = mul i20 %sext_ln1192_358, i20 %sext_ln1192_230

]]></Node>
<StgValue><ssdm name="mul_ln1192_166"/></StgValue>
</operation>

<operation id="3678" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="20" op_0_bw="12">
<![CDATA[
.split23:426 %sext_ln1192_359 = sext i12 %weights_2_V_load_39

]]></Node>
<StgValue><ssdm name="sext_ln1192_359"/></StgValue>
</operation>

<operation id="3679" st_id="358" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:427 %mul_ln1192_167 = mul i20 %sext_ln1192_359, i20 %sext_ln1192_231

]]></Node>
<StgValue><ssdm name="mul_ln1192_167"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3680" st_id="359" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:418 %add_ln1192_165 = add i20 %shl_ln728_164, i20 %mul_ln1192_165

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="3681" st_id="359" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:421 %mul_ln1192_166 = mul i20 %sext_ln1192_358, i20 %sext_ln1192_230

]]></Node>
<StgValue><ssdm name="mul_ln1192_166"/></StgValue>
</operation>

<operation id="3682" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:422 %tmp_247 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_165, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3683" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:423 %shl_ln728_165 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_247, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_165"/></StgValue>
</operation>

<operation id="3684" st_id="359" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:424 %add_ln1192_166 = add i20 %shl_ln728_165, i20 %mul_ln1192_166

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="3685" st_id="359" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:427 %mul_ln1192_167 = mul i20 %sext_ln1192_359, i20 %sext_ln1192_231

]]></Node>
<StgValue><ssdm name="mul_ln1192_167"/></StgValue>
</operation>

<operation id="3686" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="20" op_0_bw="12">
<![CDATA[
.split23:432 %sext_ln1192_360 = sext i12 %weights_2_V_load_40

]]></Node>
<StgValue><ssdm name="sext_ln1192_360"/></StgValue>
</operation>

<operation id="3687" st_id="359" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:433 %mul_ln1192_168 = mul i20 %sext_ln1192_360, i20 %sext_ln1192_232

]]></Node>
<StgValue><ssdm name="mul_ln1192_168"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3688" st_id="360" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:424 %add_ln1192_166 = add i20 %shl_ln728_165, i20 %mul_ln1192_166

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="3689" st_id="360" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:427 %mul_ln1192_167 = mul i20 %sext_ln1192_359, i20 %sext_ln1192_231

]]></Node>
<StgValue><ssdm name="mul_ln1192_167"/></StgValue>
</operation>

<operation id="3690" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:428 %tmp_248 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_166, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3691" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:429 %shl_ln728_166 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_248, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_166"/></StgValue>
</operation>

<operation id="3692" st_id="360" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:430 %add_ln1192_167 = add i20 %shl_ln728_166, i20 %mul_ln1192_167

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="3693" st_id="360" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:433 %mul_ln1192_168 = mul i20 %sext_ln1192_360, i20 %sext_ln1192_232

]]></Node>
<StgValue><ssdm name="mul_ln1192_168"/></StgValue>
</operation>

<operation id="3694" st_id="360" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="20" op_0_bw="12">
<![CDATA[
.split23:438 %sext_ln1192_361 = sext i12 %weights_2_V_load_41

]]></Node>
<StgValue><ssdm name="sext_ln1192_361"/></StgValue>
</operation>

<operation id="3695" st_id="360" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:439 %mul_ln1192_169 = mul i20 %sext_ln1192_361, i20 %sext_ln1192_233

]]></Node>
<StgValue><ssdm name="mul_ln1192_169"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3696" st_id="361" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:430 %add_ln1192_167 = add i20 %shl_ln728_166, i20 %mul_ln1192_167

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="3697" st_id="361" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:433 %mul_ln1192_168 = mul i20 %sext_ln1192_360, i20 %sext_ln1192_232

]]></Node>
<StgValue><ssdm name="mul_ln1192_168"/></StgValue>
</operation>

<operation id="3698" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:434 %tmp_249 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_167, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3699" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:435 %shl_ln728_167 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_249, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_167"/></StgValue>
</operation>

<operation id="3700" st_id="361" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:436 %add_ln1192_168 = add i20 %shl_ln728_167, i20 %mul_ln1192_168

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="3701" st_id="361" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:439 %mul_ln1192_169 = mul i20 %sext_ln1192_361, i20 %sext_ln1192_233

]]></Node>
<StgValue><ssdm name="mul_ln1192_169"/></StgValue>
</operation>

<operation id="3702" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="20" op_0_bw="12">
<![CDATA[
.split23:444 %sext_ln1192_362 = sext i12 %weights_2_V_load_42

]]></Node>
<StgValue><ssdm name="sext_ln1192_362"/></StgValue>
</operation>

<operation id="3703" st_id="361" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:445 %mul_ln1192_170 = mul i20 %sext_ln1192_362, i20 %sext_ln1192_234

]]></Node>
<StgValue><ssdm name="mul_ln1192_170"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3704" st_id="362" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:436 %add_ln1192_168 = add i20 %shl_ln728_167, i20 %mul_ln1192_168

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="3705" st_id="362" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:439 %mul_ln1192_169 = mul i20 %sext_ln1192_361, i20 %sext_ln1192_233

]]></Node>
<StgValue><ssdm name="mul_ln1192_169"/></StgValue>
</operation>

<operation id="3706" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:440 %tmp_250 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_168, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3707" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:441 %shl_ln728_168 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_250, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_168"/></StgValue>
</operation>

<operation id="3708" st_id="362" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:442 %add_ln1192_169 = add i20 %shl_ln728_168, i20 %mul_ln1192_169

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="3709" st_id="362" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:445 %mul_ln1192_170 = mul i20 %sext_ln1192_362, i20 %sext_ln1192_234

]]></Node>
<StgValue><ssdm name="mul_ln1192_170"/></StgValue>
</operation>

<operation id="3710" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="20" op_0_bw="12">
<![CDATA[
.split23:450 %sext_ln1192_363 = sext i12 %weights_2_V_load_43

]]></Node>
<StgValue><ssdm name="sext_ln1192_363"/></StgValue>
</operation>

<operation id="3711" st_id="362" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:451 %mul_ln1192_171 = mul i20 %sext_ln1192_363, i20 %sext_ln1192_235

]]></Node>
<StgValue><ssdm name="mul_ln1192_171"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3712" st_id="363" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:442 %add_ln1192_169 = add i20 %shl_ln728_168, i20 %mul_ln1192_169

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="3713" st_id="363" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:445 %mul_ln1192_170 = mul i20 %sext_ln1192_362, i20 %sext_ln1192_234

]]></Node>
<StgValue><ssdm name="mul_ln1192_170"/></StgValue>
</operation>

<operation id="3714" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:446 %tmp_251 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_169, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3715" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:447 %shl_ln728_169 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_251, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_169"/></StgValue>
</operation>

<operation id="3716" st_id="363" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:448 %add_ln1192_170 = add i20 %shl_ln728_169, i20 %mul_ln1192_170

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="3717" st_id="363" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:451 %mul_ln1192_171 = mul i20 %sext_ln1192_363, i20 %sext_ln1192_235

]]></Node>
<StgValue><ssdm name="mul_ln1192_171"/></StgValue>
</operation>

<operation id="3718" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="20" op_0_bw="12">
<![CDATA[
.split23:456 %sext_ln1192_364 = sext i12 %weights_2_V_load_44

]]></Node>
<StgValue><ssdm name="sext_ln1192_364"/></StgValue>
</operation>

<operation id="3719" st_id="363" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:457 %mul_ln1192_172 = mul i20 %sext_ln1192_364, i20 %sext_ln1192_236

]]></Node>
<StgValue><ssdm name="mul_ln1192_172"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3720" st_id="364" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:448 %add_ln1192_170 = add i20 %shl_ln728_169, i20 %mul_ln1192_170

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="3721" st_id="364" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:451 %mul_ln1192_171 = mul i20 %sext_ln1192_363, i20 %sext_ln1192_235

]]></Node>
<StgValue><ssdm name="mul_ln1192_171"/></StgValue>
</operation>

<operation id="3722" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:452 %tmp_252 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_170, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3723" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:453 %shl_ln728_170 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_252, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_170"/></StgValue>
</operation>

<operation id="3724" st_id="364" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:454 %add_ln1192_171 = add i20 %shl_ln728_170, i20 %mul_ln1192_171

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="3725" st_id="364" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:457 %mul_ln1192_172 = mul i20 %sext_ln1192_364, i20 %sext_ln1192_236

]]></Node>
<StgValue><ssdm name="mul_ln1192_172"/></StgValue>
</operation>

<operation id="3726" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="20" op_0_bw="12">
<![CDATA[
.split23:462 %sext_ln1192_365 = sext i12 %weights_2_V_load_45

]]></Node>
<StgValue><ssdm name="sext_ln1192_365"/></StgValue>
</operation>

<operation id="3727" st_id="364" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:463 %mul_ln1192_173 = mul i20 %sext_ln1192_365, i20 %sext_ln1192_237

]]></Node>
<StgValue><ssdm name="mul_ln1192_173"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3728" st_id="365" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:454 %add_ln1192_171 = add i20 %shl_ln728_170, i20 %mul_ln1192_171

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="3729" st_id="365" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:457 %mul_ln1192_172 = mul i20 %sext_ln1192_364, i20 %sext_ln1192_236

]]></Node>
<StgValue><ssdm name="mul_ln1192_172"/></StgValue>
</operation>

<operation id="3730" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:458 %tmp_253 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_171, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3731" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:459 %shl_ln728_171 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_253, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_171"/></StgValue>
</operation>

<operation id="3732" st_id="365" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:460 %add_ln1192_172 = add i20 %shl_ln728_171, i20 %mul_ln1192_172

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="3733" st_id="365" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:463 %mul_ln1192_173 = mul i20 %sext_ln1192_365, i20 %sext_ln1192_237

]]></Node>
<StgValue><ssdm name="mul_ln1192_173"/></StgValue>
</operation>

<operation id="3734" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="20" op_0_bw="12">
<![CDATA[
.split23:468 %sext_ln1192_366 = sext i12 %weights_2_V_load_46

]]></Node>
<StgValue><ssdm name="sext_ln1192_366"/></StgValue>
</operation>

<operation id="3735" st_id="365" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:469 %mul_ln1192_174 = mul i20 %sext_ln1192_366, i20 %sext_ln1192_238

]]></Node>
<StgValue><ssdm name="mul_ln1192_174"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3736" st_id="366" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:460 %add_ln1192_172 = add i20 %shl_ln728_171, i20 %mul_ln1192_172

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="3737" st_id="366" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:463 %mul_ln1192_173 = mul i20 %sext_ln1192_365, i20 %sext_ln1192_237

]]></Node>
<StgValue><ssdm name="mul_ln1192_173"/></StgValue>
</operation>

<operation id="3738" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:464 %tmp_254 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_172, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3739" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:465 %shl_ln728_172 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_254, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_172"/></StgValue>
</operation>

<operation id="3740" st_id="366" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:466 %add_ln1192_173 = add i20 %shl_ln728_172, i20 %mul_ln1192_173

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="3741" st_id="366" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:469 %mul_ln1192_174 = mul i20 %sext_ln1192_366, i20 %sext_ln1192_238

]]></Node>
<StgValue><ssdm name="mul_ln1192_174"/></StgValue>
</operation>

<operation id="3742" st_id="366" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="20" op_0_bw="12">
<![CDATA[
.split23:474 %sext_ln1192_367 = sext i12 %weights_2_V_load_47

]]></Node>
<StgValue><ssdm name="sext_ln1192_367"/></StgValue>
</operation>

<operation id="3743" st_id="366" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:475 %mul_ln1192_175 = mul i20 %sext_ln1192_367, i20 %sext_ln1192_239

]]></Node>
<StgValue><ssdm name="mul_ln1192_175"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3744" st_id="367" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:466 %add_ln1192_173 = add i20 %shl_ln728_172, i20 %mul_ln1192_173

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="3745" st_id="367" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:469 %mul_ln1192_174 = mul i20 %sext_ln1192_366, i20 %sext_ln1192_238

]]></Node>
<StgValue><ssdm name="mul_ln1192_174"/></StgValue>
</operation>

<operation id="3746" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:470 %tmp_255 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_173, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3747" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:471 %shl_ln728_173 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_255, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_173"/></StgValue>
</operation>

<operation id="3748" st_id="367" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:472 %add_ln1192_174 = add i20 %shl_ln728_173, i20 %mul_ln1192_174

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="3749" st_id="367" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:475 %mul_ln1192_175 = mul i20 %sext_ln1192_367, i20 %sext_ln1192_239

]]></Node>
<StgValue><ssdm name="mul_ln1192_175"/></StgValue>
</operation>

<operation id="3750" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="20" op_0_bw="12">
<![CDATA[
.split23:480 %sext_ln1192_368 = sext i12 %weights_2_V_load_48

]]></Node>
<StgValue><ssdm name="sext_ln1192_368"/></StgValue>
</operation>

<operation id="3751" st_id="367" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:481 %mul_ln1192_176 = mul i20 %sext_ln1192_368, i20 %sext_ln1192_240

]]></Node>
<StgValue><ssdm name="mul_ln1192_176"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3752" st_id="368" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:472 %add_ln1192_174 = add i20 %shl_ln728_173, i20 %mul_ln1192_174

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="3753" st_id="368" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:475 %mul_ln1192_175 = mul i20 %sext_ln1192_367, i20 %sext_ln1192_239

]]></Node>
<StgValue><ssdm name="mul_ln1192_175"/></StgValue>
</operation>

<operation id="3754" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:476 %tmp_256 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_174, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3755" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:477 %shl_ln728_174 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_256, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_174"/></StgValue>
</operation>

<operation id="3756" st_id="368" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:478 %add_ln1192_175 = add i20 %shl_ln728_174, i20 %mul_ln1192_175

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>

<operation id="3757" st_id="368" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:481 %mul_ln1192_176 = mul i20 %sext_ln1192_368, i20 %sext_ln1192_240

]]></Node>
<StgValue><ssdm name="mul_ln1192_176"/></StgValue>
</operation>

<operation id="3758" st_id="368" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="20" op_0_bw="12">
<![CDATA[
.split23:486 %sext_ln1192_369 = sext i12 %weights_2_V_load_49

]]></Node>
<StgValue><ssdm name="sext_ln1192_369"/></StgValue>
</operation>

<operation id="3759" st_id="368" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:487 %mul_ln1192_177 = mul i20 %sext_ln1192_369, i20 %sext_ln1192_241

]]></Node>
<StgValue><ssdm name="mul_ln1192_177"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3760" st_id="369" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:478 %add_ln1192_175 = add i20 %shl_ln728_174, i20 %mul_ln1192_175

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>

<operation id="3761" st_id="369" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:481 %mul_ln1192_176 = mul i20 %sext_ln1192_368, i20 %sext_ln1192_240

]]></Node>
<StgValue><ssdm name="mul_ln1192_176"/></StgValue>
</operation>

<operation id="3762" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:482 %tmp_257 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_175, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3763" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:483 %shl_ln728_175 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_257, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_175"/></StgValue>
</operation>

<operation id="3764" st_id="369" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:484 %add_ln1192_176 = add i20 %shl_ln728_175, i20 %mul_ln1192_176

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="3765" st_id="369" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:487 %mul_ln1192_177 = mul i20 %sext_ln1192_369, i20 %sext_ln1192_241

]]></Node>
<StgValue><ssdm name="mul_ln1192_177"/></StgValue>
</operation>

<operation id="3766" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="20" op_0_bw="12">
<![CDATA[
.split23:492 %sext_ln1192_370 = sext i12 %weights_2_V_load_50

]]></Node>
<StgValue><ssdm name="sext_ln1192_370"/></StgValue>
</operation>

<operation id="3767" st_id="369" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:493 %mul_ln1192_178 = mul i20 %sext_ln1192_370, i20 %sext_ln1192_242

]]></Node>
<StgValue><ssdm name="mul_ln1192_178"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3768" st_id="370" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:484 %add_ln1192_176 = add i20 %shl_ln728_175, i20 %mul_ln1192_176

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="3769" st_id="370" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:487 %mul_ln1192_177 = mul i20 %sext_ln1192_369, i20 %sext_ln1192_241

]]></Node>
<StgValue><ssdm name="mul_ln1192_177"/></StgValue>
</operation>

<operation id="3770" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:488 %tmp_258 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_176, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3771" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:489 %shl_ln728_176 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_258, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_176"/></StgValue>
</operation>

<operation id="3772" st_id="370" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:490 %add_ln1192_177 = add i20 %shl_ln728_176, i20 %mul_ln1192_177

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="3773" st_id="370" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:493 %mul_ln1192_178 = mul i20 %sext_ln1192_370, i20 %sext_ln1192_242

]]></Node>
<StgValue><ssdm name="mul_ln1192_178"/></StgValue>
</operation>

<operation id="3774" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="20" op_0_bw="12">
<![CDATA[
.split23:498 %sext_ln1192_371 = sext i12 %weights_2_V_load_51

]]></Node>
<StgValue><ssdm name="sext_ln1192_371"/></StgValue>
</operation>

<operation id="3775" st_id="370" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:499 %mul_ln1192_179 = mul i20 %sext_ln1192_371, i20 %sext_ln1192_243

]]></Node>
<StgValue><ssdm name="mul_ln1192_179"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3776" st_id="371" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:490 %add_ln1192_177 = add i20 %shl_ln728_176, i20 %mul_ln1192_177

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="3777" st_id="371" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:493 %mul_ln1192_178 = mul i20 %sext_ln1192_370, i20 %sext_ln1192_242

]]></Node>
<StgValue><ssdm name="mul_ln1192_178"/></StgValue>
</operation>

<operation id="3778" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:494 %tmp_259 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_177, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3779" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:495 %shl_ln728_177 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_259, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_177"/></StgValue>
</operation>

<operation id="3780" st_id="371" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:496 %add_ln1192_178 = add i20 %shl_ln728_177, i20 %mul_ln1192_178

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="3781" st_id="371" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:499 %mul_ln1192_179 = mul i20 %sext_ln1192_371, i20 %sext_ln1192_243

]]></Node>
<StgValue><ssdm name="mul_ln1192_179"/></StgValue>
</operation>

<operation id="3782" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="20" op_0_bw="12">
<![CDATA[
.split23:504 %sext_ln1192_372 = sext i12 %weights_2_V_load_52

]]></Node>
<StgValue><ssdm name="sext_ln1192_372"/></StgValue>
</operation>

<operation id="3783" st_id="371" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:505 %mul_ln1192_180 = mul i20 %sext_ln1192_372, i20 %sext_ln1192_244

]]></Node>
<StgValue><ssdm name="mul_ln1192_180"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3784" st_id="372" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:496 %add_ln1192_178 = add i20 %shl_ln728_177, i20 %mul_ln1192_178

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="3785" st_id="372" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:499 %mul_ln1192_179 = mul i20 %sext_ln1192_371, i20 %sext_ln1192_243

]]></Node>
<StgValue><ssdm name="mul_ln1192_179"/></StgValue>
</operation>

<operation id="3786" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:500 %tmp_260 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_178, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3787" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:501 %shl_ln728_178 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_260, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_178"/></StgValue>
</operation>

<operation id="3788" st_id="372" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:502 %add_ln1192_179 = add i20 %shl_ln728_178, i20 %mul_ln1192_179

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="3789" st_id="372" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:505 %mul_ln1192_180 = mul i20 %sext_ln1192_372, i20 %sext_ln1192_244

]]></Node>
<StgValue><ssdm name="mul_ln1192_180"/></StgValue>
</operation>

<operation id="3790" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="20" op_0_bw="12">
<![CDATA[
.split23:510 %sext_ln1192_373 = sext i12 %weights_2_V_load_53

]]></Node>
<StgValue><ssdm name="sext_ln1192_373"/></StgValue>
</operation>

<operation id="3791" st_id="372" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:511 %mul_ln1192_181 = mul i20 %sext_ln1192_373, i20 %sext_ln1192_245

]]></Node>
<StgValue><ssdm name="mul_ln1192_181"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3792" st_id="373" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:502 %add_ln1192_179 = add i20 %shl_ln728_178, i20 %mul_ln1192_179

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="3793" st_id="373" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:505 %mul_ln1192_180 = mul i20 %sext_ln1192_372, i20 %sext_ln1192_244

]]></Node>
<StgValue><ssdm name="mul_ln1192_180"/></StgValue>
</operation>

<operation id="3794" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:506 %tmp_261 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_179, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="3795" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:507 %shl_ln728_179 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_261, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_179"/></StgValue>
</operation>

<operation id="3796" st_id="373" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:508 %add_ln1192_180 = add i20 %shl_ln728_179, i20 %mul_ln1192_180

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="3797" st_id="373" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:511 %mul_ln1192_181 = mul i20 %sext_ln1192_373, i20 %sext_ln1192_245

]]></Node>
<StgValue><ssdm name="mul_ln1192_181"/></StgValue>
</operation>

<operation id="3798" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="20" op_0_bw="12">
<![CDATA[
.split23:516 %sext_ln1192_374 = sext i12 %weights_2_V_load_54

]]></Node>
<StgValue><ssdm name="sext_ln1192_374"/></StgValue>
</operation>

<operation id="3799" st_id="373" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:517 %mul_ln1192_182 = mul i20 %sext_ln1192_374, i20 %sext_ln1192_246

]]></Node>
<StgValue><ssdm name="mul_ln1192_182"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3800" st_id="374" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:508 %add_ln1192_180 = add i20 %shl_ln728_179, i20 %mul_ln1192_180

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="3801" st_id="374" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:511 %mul_ln1192_181 = mul i20 %sext_ln1192_373, i20 %sext_ln1192_245

]]></Node>
<StgValue><ssdm name="mul_ln1192_181"/></StgValue>
</operation>

<operation id="3802" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:512 %tmp_262 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_180, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3803" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:513 %shl_ln728_180 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_262, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_180"/></StgValue>
</operation>

<operation id="3804" st_id="374" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:514 %add_ln1192_181 = add i20 %shl_ln728_180, i20 %mul_ln1192_181

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="3805" st_id="374" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:517 %mul_ln1192_182 = mul i20 %sext_ln1192_374, i20 %sext_ln1192_246

]]></Node>
<StgValue><ssdm name="mul_ln1192_182"/></StgValue>
</operation>

<operation id="3806" st_id="374" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="20" op_0_bw="12">
<![CDATA[
.split23:522 %sext_ln1192_375 = sext i12 %weights_2_V_load_55

]]></Node>
<StgValue><ssdm name="sext_ln1192_375"/></StgValue>
</operation>

<operation id="3807" st_id="374" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:523 %mul_ln1192_183 = mul i20 %sext_ln1192_375, i20 %sext_ln1192_247

]]></Node>
<StgValue><ssdm name="mul_ln1192_183"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3808" st_id="375" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:514 %add_ln1192_181 = add i20 %shl_ln728_180, i20 %mul_ln1192_181

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="3809" st_id="375" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:517 %mul_ln1192_182 = mul i20 %sext_ln1192_374, i20 %sext_ln1192_246

]]></Node>
<StgValue><ssdm name="mul_ln1192_182"/></StgValue>
</operation>

<operation id="3810" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:518 %tmp_263 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_181, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3811" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:519 %shl_ln728_181 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_263, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_181"/></StgValue>
</operation>

<operation id="3812" st_id="375" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:520 %add_ln1192_182 = add i20 %shl_ln728_181, i20 %mul_ln1192_182

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="3813" st_id="375" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:523 %mul_ln1192_183 = mul i20 %sext_ln1192_375, i20 %sext_ln1192_247

]]></Node>
<StgValue><ssdm name="mul_ln1192_183"/></StgValue>
</operation>

<operation id="3814" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="20" op_0_bw="12">
<![CDATA[
.split23:528 %sext_ln1192_376 = sext i12 %weights_2_V_load_56

]]></Node>
<StgValue><ssdm name="sext_ln1192_376"/></StgValue>
</operation>

<operation id="3815" st_id="375" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:529 %mul_ln1192_184 = mul i20 %sext_ln1192_376, i20 %sext_ln1192_248

]]></Node>
<StgValue><ssdm name="mul_ln1192_184"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3816" st_id="376" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:520 %add_ln1192_182 = add i20 %shl_ln728_181, i20 %mul_ln1192_182

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="3817" st_id="376" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:523 %mul_ln1192_183 = mul i20 %sext_ln1192_375, i20 %sext_ln1192_247

]]></Node>
<StgValue><ssdm name="mul_ln1192_183"/></StgValue>
</operation>

<operation id="3818" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:524 %tmp_264 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_182, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3819" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:525 %shl_ln728_182 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_264, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_182"/></StgValue>
</operation>

<operation id="3820" st_id="376" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:526 %add_ln1192_183 = add i20 %shl_ln728_182, i20 %mul_ln1192_183

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="3821" st_id="376" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:529 %mul_ln1192_184 = mul i20 %sext_ln1192_376, i20 %sext_ln1192_248

]]></Node>
<StgValue><ssdm name="mul_ln1192_184"/></StgValue>
</operation>

<operation id="3822" st_id="376" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="20" op_0_bw="12">
<![CDATA[
.split23:534 %sext_ln1192_377 = sext i12 %weights_2_V_load_57

]]></Node>
<StgValue><ssdm name="sext_ln1192_377"/></StgValue>
</operation>

<operation id="3823" st_id="376" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:535 %mul_ln1192_185 = mul i20 %sext_ln1192_377, i20 %sext_ln1192_249

]]></Node>
<StgValue><ssdm name="mul_ln1192_185"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3824" st_id="377" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:526 %add_ln1192_183 = add i20 %shl_ln728_182, i20 %mul_ln1192_183

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="3825" st_id="377" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:529 %mul_ln1192_184 = mul i20 %sext_ln1192_376, i20 %sext_ln1192_248

]]></Node>
<StgValue><ssdm name="mul_ln1192_184"/></StgValue>
</operation>

<operation id="3826" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:530 %tmp_265 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_183, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="3827" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:531 %shl_ln728_183 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_265, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_183"/></StgValue>
</operation>

<operation id="3828" st_id="377" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:532 %add_ln1192_184 = add i20 %shl_ln728_183, i20 %mul_ln1192_184

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="3829" st_id="377" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:535 %mul_ln1192_185 = mul i20 %sext_ln1192_377, i20 %sext_ln1192_249

]]></Node>
<StgValue><ssdm name="mul_ln1192_185"/></StgValue>
</operation>

<operation id="3830" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="20" op_0_bw="12">
<![CDATA[
.split23:540 %sext_ln1192_378 = sext i12 %weights_2_V_load_58

]]></Node>
<StgValue><ssdm name="sext_ln1192_378"/></StgValue>
</operation>

<operation id="3831" st_id="377" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:541 %mul_ln1192_186 = mul i20 %sext_ln1192_378, i20 %sext_ln1192_250

]]></Node>
<StgValue><ssdm name="mul_ln1192_186"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3832" st_id="378" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:532 %add_ln1192_184 = add i20 %shl_ln728_183, i20 %mul_ln1192_184

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="3833" st_id="378" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:535 %mul_ln1192_185 = mul i20 %sext_ln1192_377, i20 %sext_ln1192_249

]]></Node>
<StgValue><ssdm name="mul_ln1192_185"/></StgValue>
</operation>

<operation id="3834" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:536 %tmp_266 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_184, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="3835" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:537 %shl_ln728_184 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_266, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_184"/></StgValue>
</operation>

<operation id="3836" st_id="378" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:538 %add_ln1192_185 = add i20 %shl_ln728_184, i20 %mul_ln1192_185

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="3837" st_id="378" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:541 %mul_ln1192_186 = mul i20 %sext_ln1192_378, i20 %sext_ln1192_250

]]></Node>
<StgValue><ssdm name="mul_ln1192_186"/></StgValue>
</operation>

<operation id="3838" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="20" op_0_bw="12">
<![CDATA[
.split23:546 %sext_ln1192_379 = sext i12 %weights_2_V_load_59

]]></Node>
<StgValue><ssdm name="sext_ln1192_379"/></StgValue>
</operation>

<operation id="3839" st_id="378" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:547 %mul_ln1192_187 = mul i20 %sext_ln1192_379, i20 %sext_ln1192_251

]]></Node>
<StgValue><ssdm name="mul_ln1192_187"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3840" st_id="379" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:538 %add_ln1192_185 = add i20 %shl_ln728_184, i20 %mul_ln1192_185

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="3841" st_id="379" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:541 %mul_ln1192_186 = mul i20 %sext_ln1192_378, i20 %sext_ln1192_250

]]></Node>
<StgValue><ssdm name="mul_ln1192_186"/></StgValue>
</operation>

<operation id="3842" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:542 %tmp_267 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_185, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3843" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:543 %shl_ln728_185 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_267, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_185"/></StgValue>
</operation>

<operation id="3844" st_id="379" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:544 %add_ln1192_186 = add i20 %shl_ln728_185, i20 %mul_ln1192_186

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="3845" st_id="379" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:547 %mul_ln1192_187 = mul i20 %sext_ln1192_379, i20 %sext_ln1192_251

]]></Node>
<StgValue><ssdm name="mul_ln1192_187"/></StgValue>
</operation>

<operation id="3846" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="20" op_0_bw="12">
<![CDATA[
.split23:552 %sext_ln1192_380 = sext i12 %weights_2_V_load_60

]]></Node>
<StgValue><ssdm name="sext_ln1192_380"/></StgValue>
</operation>

<operation id="3847" st_id="379" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:553 %mul_ln1192_188 = mul i20 %sext_ln1192_380, i20 %sext_ln1192_252

]]></Node>
<StgValue><ssdm name="mul_ln1192_188"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3848" st_id="380" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:544 %add_ln1192_186 = add i20 %shl_ln728_185, i20 %mul_ln1192_186

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="3849" st_id="380" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:547 %mul_ln1192_187 = mul i20 %sext_ln1192_379, i20 %sext_ln1192_251

]]></Node>
<StgValue><ssdm name="mul_ln1192_187"/></StgValue>
</operation>

<operation id="3850" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:548 %tmp_268 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_186, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3851" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:549 %shl_ln728_186 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_268, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_186"/></StgValue>
</operation>

<operation id="3852" st_id="380" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:550 %add_ln1192_187 = add i20 %shl_ln728_186, i20 %mul_ln1192_187

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="3853" st_id="380" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:553 %mul_ln1192_188 = mul i20 %sext_ln1192_380, i20 %sext_ln1192_252

]]></Node>
<StgValue><ssdm name="mul_ln1192_188"/></StgValue>
</operation>

<operation id="3854" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="20" op_0_bw="12">
<![CDATA[
.split23:558 %sext_ln1192_381 = sext i12 %weights_2_V_load_61

]]></Node>
<StgValue><ssdm name="sext_ln1192_381"/></StgValue>
</operation>

<operation id="3855" st_id="380" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:559 %mul_ln1192_189 = mul i20 %sext_ln1192_381, i20 %sext_ln1192_253

]]></Node>
<StgValue><ssdm name="mul_ln1192_189"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3856" st_id="381" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:550 %add_ln1192_187 = add i20 %shl_ln728_186, i20 %mul_ln1192_187

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="3857" st_id="381" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:553 %mul_ln1192_188 = mul i20 %sext_ln1192_380, i20 %sext_ln1192_252

]]></Node>
<StgValue><ssdm name="mul_ln1192_188"/></StgValue>
</operation>

<operation id="3858" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:554 %tmp_269 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_187, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3859" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:555 %shl_ln728_187 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_269, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_187"/></StgValue>
</operation>

<operation id="3860" st_id="381" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:556 %add_ln1192_188 = add i20 %shl_ln728_187, i20 %mul_ln1192_188

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="3861" st_id="381" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:559 %mul_ln1192_189 = mul i20 %sext_ln1192_381, i20 %sext_ln1192_253

]]></Node>
<StgValue><ssdm name="mul_ln1192_189"/></StgValue>
</operation>

<operation id="3862" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="20" op_0_bw="12">
<![CDATA[
.split23:564 %sext_ln1192_382 = sext i12 %weights_2_V_load_62

]]></Node>
<StgValue><ssdm name="sext_ln1192_382"/></StgValue>
</operation>

<operation id="3863" st_id="381" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:565 %mul_ln1192_190 = mul i20 %sext_ln1192_382, i20 %sext_ln1192_254

]]></Node>
<StgValue><ssdm name="mul_ln1192_190"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3864" st_id="382" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:556 %add_ln1192_188 = add i20 %shl_ln728_187, i20 %mul_ln1192_188

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="3865" st_id="382" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:559 %mul_ln1192_189 = mul i20 %sext_ln1192_381, i20 %sext_ln1192_253

]]></Node>
<StgValue><ssdm name="mul_ln1192_189"/></StgValue>
</operation>

<operation id="3866" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:560 %tmp_270 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_188, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="3867" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:561 %shl_ln728_188 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_270, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_188"/></StgValue>
</operation>

<operation id="3868" st_id="382" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:562 %add_ln1192_189 = add i20 %shl_ln728_188, i20 %mul_ln1192_189

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="3869" st_id="382" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:565 %mul_ln1192_190 = mul i20 %sext_ln1192_382, i20 %sext_ln1192_254

]]></Node>
<StgValue><ssdm name="mul_ln1192_190"/></StgValue>
</operation>

<operation id="3870" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="20" op_0_bw="12">
<![CDATA[
.split23:570 %sext_ln1192_383 = sext i12 %weights_2_V_load_63

]]></Node>
<StgValue><ssdm name="sext_ln1192_383"/></StgValue>
</operation>

<operation id="3871" st_id="382" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:571 %mul_ln1192_191 = mul i20 %sext_ln1192_383, i20 %sext_ln1192_255

]]></Node>
<StgValue><ssdm name="mul_ln1192_191"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3872" st_id="383" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:562 %add_ln1192_189 = add i20 %shl_ln728_188, i20 %mul_ln1192_189

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="3873" st_id="383" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:565 %mul_ln1192_190 = mul i20 %sext_ln1192_382, i20 %sext_ln1192_254

]]></Node>
<StgValue><ssdm name="mul_ln1192_190"/></StgValue>
</operation>

<operation id="3874" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:566 %tmp_271 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_189, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3875" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:567 %shl_ln728_189 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_271, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_189"/></StgValue>
</operation>

<operation id="3876" st_id="383" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:568 %add_ln1192_190 = add i20 %shl_ln728_189, i20 %mul_ln1192_190

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="3877" st_id="383" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:571 %mul_ln1192_191 = mul i20 %sext_ln1192_383, i20 %sext_ln1192_255

]]></Node>
<StgValue><ssdm name="mul_ln1192_191"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3878" st_id="384" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:568 %add_ln1192_190 = add i20 %shl_ln728_189, i20 %mul_ln1192_190

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="3879" st_id="384" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:571 %mul_ln1192_191 = mul i20 %sext_ln1192_383, i20 %sext_ln1192_255

]]></Node>
<StgValue><ssdm name="mul_ln1192_191"/></StgValue>
</operation>

<operation id="3880" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:572 %tmp_272 = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_190, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3881" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
.split23:573 %shl_ln728_190 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %tmp_272, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln728_190"/></StgValue>
</operation>

<operation id="3882" st_id="384" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:574 %add_ln1192_191 = add i20 %shl_ln728_190, i20 %mul_ln1192_191

]]></Node>
<StgValue><ssdm name="add_ln1192_191"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3883" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split23:189 %specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln93"/></StgValue>
</operation>

<operation id="3884" st_id="385" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split23:574 %add_ln1192_191 = add i20 %shl_ln728_190, i20 %mul_ln1192_191

]]></Node>
<StgValue><ssdm name="add_ln1192_191"/></StgValue>
</operation>

<operation id="3885" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split23:575 %trunc_ln708_s = partselect i12 @_ssdm_op_PartSelect.i12.i20.i32.i32, i20 %add_ln1192_191, i32 8, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="3886" st_id="385" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="12" op_1_bw="3" op_2_bw="0">
<![CDATA[
.split23:576 %store_ln727 = store i12 %trunc_ln708_s, i3 %buffer_4_V_addr

]]></Node>
<StgValue><ssdm name="store_ln727"/></StgValue>
</operation>

<operation id="3887" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="0">
<![CDATA[
.split23:577 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3888" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader:0 %br_ln0 = br void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3889" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %i_4 = phi i3 %add_ln98, void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge, i3 0, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="3890" st_id="387" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %add_ln98 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="3891" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3892" st_id="387" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %icmp_ln98 = icmp_eq  i3 %i_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="3893" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="3894" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %br_ln98 = br i1 %icmp_ln98, void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="3895" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="64" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:0 %i_4_cast2 = zext i3 %i_4

]]></Node>
<StgValue><ssdm name="i_4_cast2"/></StgValue>
</operation>

<operation id="3896" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:2 %or_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 16, i3 %i_4

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="3897" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="64" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:3 %zext_ln703_2 = zext i8 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln703_2"/></StgValue>
</operation>

<operation id="3898" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="3" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:4 %buffer_4_V_addr_1 = getelementptr i12 %buffer_4_V, i64 0, i64 %i_4_cast2

]]></Node>
<StgValue><ssdm name="buffer_4_V_addr_1"/></StgValue>
</operation>

<operation id="3899" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %lhs_3 = load i3 %buffer_4_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="3900" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:7 %bias_V_addr_4 = getelementptr i12 %bias_V, i64 0, i64 %zext_ln703_2

]]></Node>
<StgValue><ssdm name="bias_V_addr_4"/></StgValue>
</operation>

<operation id="3901" st_id="387" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %rhs_3 = load i8 %bias_V_addr_4

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3902" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:1 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="3903" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:5 %lhs_3 = load i3 %buffer_4_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="3904" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:6 %sext_ln703_6 = sext i12 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="3905" st_id="388" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="12" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:8 %rhs_3 = load i8 %bias_V_addr_4

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="3906" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="13" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:9 %sext_ln703_7 = sext i12 %rhs_3

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="3907" st_id="388" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:10 %sub_ln1265_3 = sub i13 0, i13 %sext_ln703_6

]]></Node>
<StgValue><ssdm name="sub_ln1265_3"/></StgValue>
</operation>

<operation id="3908" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:11 %icmp_ln1265_3 = icmp_eq  i13 %sext_ln703_7, i13 %sub_ln1265_3

]]></Node>
<StgValue><ssdm name="icmp_ln1265_3"/></StgValue>
</operation>

<operation id="3909" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split:12 %br_ln698 = br i1 %icmp_ln1265_3, void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="3910" st_id="388" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln1265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="0" op_0_bw="12" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln698 = store i12 0, i3 %buffer_4_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln698"/></StgValue>
</operation>

<operation id="3911" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="icmp_ln1265_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln698 = br void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="br_ln698"/></StgValue>
</operation>

<operation id="3912" st_id="388" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0 %p_Val2_s = add i12 %rhs_3, i12 %lhs_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="3913" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2 %ret_V = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_s, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="3914" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %p_Val2_s, i32 11

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="3915" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:4 %br_ln850 = br i1 %p_Result_s, void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="3916" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="8" op_0_bw="12">
<![CDATA[
:0 %trunc_ln851 = trunc i12 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="3917" st_id="388" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="3918" st_id="388" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %ret_V_1 = add i4 %ret_V, i4 1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="3919" st_id="388" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3 %select_ln850 = select i1 %icmp_ln851, i4 %ret_V, i4 %ret_V_1

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="3920" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln850 = br void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln850"/></StgValue>
</operation>

<operation id="3921" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:0 %ret_V_2 = phi i4 %select_ln850, void, i4 %ret_V, void %_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="3922" st_id="388" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3923" st_id="389" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="12" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1 %store_ln703 = store i12 %p_Val2_s, i3 %buffer_4_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="3924" st_id="389" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3925" st_id="390" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3926" st_id="391" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3927" st_id="392" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3928" st_id="393" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3929" st_id="394" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3930" st_id="395" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3931" st_id="396" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3932" st_id="397" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3933" st_id="398" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3934" st_id="399" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:1 %empty_31 = call i32 @axi_transfer, i8 %in_r, i8 %out_r, i4 %ret_V_2, i1 0

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="3935" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi12ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge:2 %br_ln0 = br void %_ZN13ap_fixed_baseILi13ELi5ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi12ELi4ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3936" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="3937" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0 %br_ln36 = br void

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
