-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Tue Dec 11 07:46:36 2018
-- Host        : Robert-PC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ TestMultiReg_TestMultiReg_0_0_sim_netlist.vhdl
-- Design      : TestMultiReg_TestMultiReg_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair14";
begin
  dest_out_bin(10) <= \dest_graysync_ff[1]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      I5 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair4";
begin
  dest_out_bin(10) <= \dest_graysync_ff[1]\(10);
  dest_out_bin(9 downto 0) <= \^dest_out_bin\(9 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(4),
      I3 => \^dest_out_bin\(5),
      I4 => \dest_graysync_ff[1]\(3),
      I5 => \dest_graysync_ff[1]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(4),
      I4 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(5),
      I3 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \^dest_out_bin\(5),
      I2 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \^dest_out_bin\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \dest_graysync_ff[1]\(7),
      I2 => \dest_graysync_ff[1]\(9),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      I5 => \dest_graysync_ff[1]\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(9),
      I4 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair19";
begin
  dest_out_bin(11) <= \dest_graysync_ff[1]\(11);
  dest_out_bin(10 downto 0) <= \^dest_out_bin\(10 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \^dest_out_bin\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \^dest_out_bin\(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \^dest_out_bin\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is 12;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\ is
  signal async_path : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair9";
begin
  dest_out_bin(11) <= \dest_graysync_ff[1]\(11);
  dest_out_bin(10 downto 0) <= \^dest_out_bin\(10 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(10),
      I1 => \dest_graysync_ff[1]\(11),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(1),
      I1 => \dest_graysync_ff[1]\(3),
      I2 => \dest_graysync_ff[1]\(5),
      I3 => \^dest_out_bin\(6),
      I4 => \dest_graysync_ff[1]\(4),
      I5 => \dest_graysync_ff[1]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(2),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(5),
      I4 => \dest_graysync_ff[1]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(5),
      I2 => \^dest_out_bin\(6),
      I3 => \dest_graysync_ff[1]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \^dest_out_bin\(6),
      I2 => \dest_graysync_ff[1]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(5),
      I1 => \^dest_out_bin\(6),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(6),
      I1 => \dest_graysync_ff[1]\(8),
      I2 => \dest_graysync_ff[1]\(10),
      I3 => \dest_graysync_ff[1]\(11),
      I4 => \dest_graysync_ff[1]\(9),
      I5 => \dest_graysync_ff[1]\(7),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(7),
      I1 => \dest_graysync_ff[1]\(9),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(10),
      I4 => \dest_graysync_ff[1]\(8),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(8),
      I1 => \dest_graysync_ff[1]\(10),
      I2 => \dest_graysync_ff[1]\(11),
      I3 => \dest_graysync_ff[1]\(9),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(9),
      I1 => \dest_graysync_ff[1]\(11),
      I2 => \dest_graysync_ff[1]\(10),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 2;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is 2;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \reg_out_i_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__3_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  E(0) <= \^e\(0);
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\,
      O => \^e\(0)
    );
\count_value_i[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => \count_value_i[3]_i_2__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_7\,
      Q => \^q\(0),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__0_n_5\,
      Q => \^q\(10),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__0_n_4\,
      Q => \^q\(11),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__3_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[11]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[11]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[11]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_6\,
      Q => \^q\(1),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_5\,
      Q => \^q\(2),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[3]_i_1__3_n_4\,
      Q => \^q\(3),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__3_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__3_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__3_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__3_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__3_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__3_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__3_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__3_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_7\,
      Q => \^q\(4),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_6\,
      Q => \^q\(5),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_5\,
      Q => \^q\(6),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[7]_i_1__3_n_4\,
      Q => \^q\(7),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__3_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__3_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__3_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__3_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__3_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__3_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__3_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__3_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i_reg[11]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[10]\(9),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[10]\(8),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[10]\(7),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[10]\(2),
      O => S(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[10]\(1),
      O => S(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[10]\(0),
      O => S(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => S(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[10]\(6),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[10]\(5),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[10]\(4),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[10]\(3),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    d_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_2 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count_value_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__1_n_7\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_10_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_11_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_12_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_13_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_14_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_15_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[11]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_7\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_5\,
      Q => \^q\(10),
      R => wrst_busy
    );
\count_value_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_4\,
      Q => \^q\(11),
      R => wrst_busy
    );
\count_value_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(3) => \NLW_count_value_i_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_value_i_reg[11]_i_1_n_1\,
      CO(1) => \count_value_i_reg[11]_i_1_n_2\,
      CO(0) => \count_value_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[11]_i_1_n_4\,
      O(2) => \count_value_i_reg[11]_i_1_n_5\,
      O(1) => \count_value_i_reg[11]_i_1_n_6\,
      O(0) => \count_value_i_reg[11]_i_1_n_7\,
      S(3 downto 0) => \^q\(11 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_6\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_5\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__1_n_4\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => d_out_reg(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_7\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_6\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_5\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__1_n_4\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_7\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[11]_i_1_n_6\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[11]\(5),
      O => \gwdc.wr_data_count_i[11]_i_10_n_0\
    );
\gwdc.wr_data_count_i[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[11]\(4),
      O => \gwdc.wr_data_count_i[11]_i_11_n_0\
    );
\gwdc.wr_data_count_i[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[11]\(3),
      O => \gwdc.wr_data_count_i[11]_i_12_n_0\
    );
\gwdc.wr_data_count_i[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[11]\(2),
      O => \gwdc.wr_data_count_i[11]_i_13_n_0\
    );
\gwdc.wr_data_count_i[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[11]\(1),
      O => \gwdc.wr_data_count_i[11]_i_14_n_0\
    );
\gwdc.wr_data_count_i[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_out_i_reg[11]\(0),
      O => \gwdc.wr_data_count_i[11]_i_15_n_0\
    );
\gwdc.wr_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \reg_out_i_reg[11]\(11),
      O => \gwdc.wr_data_count_i[11]_i_3_n_0\
    );
\gwdc.wr_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[11]\(10),
      O => \gwdc.wr_data_count_i[11]_i_4_n_0\
    );
\gwdc.wr_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[11]\(9),
      O => \gwdc.wr_data_count_i[11]_i_5_n_0\
    );
\gwdc.wr_data_count_i[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[11]\(8),
      O => \gwdc.wr_data_count_i[11]_i_6_n_0\
    );
\gwdc.wr_data_count_i[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[11]\(7),
      O => \gwdc.wr_data_count_i[11]_i_8_n_0\
    );
\gwdc.wr_data_count_i[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[11]\(6),
      O => \gwdc.wr_data_count_i[11]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[11]_i_2_n_0\,
      CO(3) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(10 downto 8),
      O(3) => O(0),
      O(2 downto 0) => \NLW_gwdc.wr_data_count_i_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \gwdc.wr_data_count_i[11]_i_3_n_0\,
      S(2) => \gwdc.wr_data_count_i[11]_i_4_n_0\,
      S(1) => \gwdc.wr_data_count_i[11]_i_5_n_0\,
      S(0) => \gwdc.wr_data_count_i[11]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[11]_i_7_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[11]_i_2_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_2_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_2_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[11]_i_8_n_0\,
      S(2) => \gwdc.wr_data_count_i[11]_i_9_n_0\,
      S(1) => \gwdc.wr_data_count_i[11]_i_10_n_0\,
      S(0) => \gwdc.wr_data_count_i[11]_i_11_n_0\
    );
\gwdc.wr_data_count_i_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[11]_i_7_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[11]_i_7_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[11]_i_7_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[11]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW_gwdc.wr_data_count_i_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[11]_i_12_n_0\,
      S(2) => \gwdc.wr_data_count_i[11]_i_13_n_0\,
      S(1) => \gwdc.wr_data_count_i[11]_i_14_n_0\,
      S(0) => \gwdc.wr_data_count_i[11]_i_15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_rst_ic.fifo_rd_rst_ic_reg\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__2_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => rd_en,
      I2 => \^q\(0),
      O => \count_value_i[3]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_7\,
      Q => \^q\(0),
      S => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_2_n_5\,
      Q => \^q\(10),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_2_n_2\,
      CO(0) => \count_value_i_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_2_n_5\,
      O(1) => \count_value_i_reg[10]_i_2_n_6\,
      O(0) => \count_value_i_reg[10]_i_2_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_6\,
      Q => \^q\(1),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_5\,
      Q => \^q\(2),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__2_n_4\,
      Q => \^q\(3),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__2_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_2__2_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_7\,
      Q => \^q\(4),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_6\,
      Q => \^q\(5),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_5\,
      Q => \^q\(6),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__2_n_4\,
      Q => \^q\(7),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__2_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__2_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__2_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__2_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__2_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__2_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__2_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__2_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_2_n_7\,
      Q => \^q\(8),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_2_n_6\,
      Q => \^q\(9),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    d_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \^q\(10),
      R => wrst_busy
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => d_out_reg(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \reg_out_i_reg[10]\(10),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \reg_out_i_reg[10]\(9),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \reg_out_i_reg[10]\(8),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \reg_out_i_reg[10]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \reg_out_i_reg[10]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \reg_out_i_reg[10]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \reg_out_i_reg[10]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \reg_out_i_reg[10]\(7),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \reg_out_i_reg[10]\(6),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \reg_out_i_reg[10]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \reg_out_i_reg[10]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(9 downto 8),
      O(3) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(9 downto 7),
      S(3) => '0',
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_2_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_3_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[11]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrst_busy : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => wrst_busy
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => wrst_busy
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => wrst_busy
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => wrst_busy
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => wr_en,
      I4 => Q(0),
      O => S(0)
    );
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => wr_en,
      I4 => \count_value_i_reg[0]\(0),
      O => \count_value_i_reg[3]\(0)
    );
\count_value_i[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => wr_en,
      I4 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i_reg[3]_0\(0)
    );
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => p_1_in,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg\ : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_full0 : STD_LOGIC;
  signal leaving_full : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1\ : label is "soft_lutpair20";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => rst_d1,
      I3 => going_full0,
      I4 => leaving_full,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[10]_0\(3),
      I2 => \count_value_i_reg[10]_0\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[10]_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[10]_0\(0),
      I2 => \count_value_i_reg[10]_0\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[10]_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \count_value_i_reg[10]\(9),
      I2 => \^q\(10),
      I3 => \count_value_i_reg[10]\(10),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[10]\(6),
      I2 => \count_value_i_reg[10]\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[10]\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i_reg[10]\(3),
      I2 => \count_value_i_reg[10]\(5),
      I3 => \^q\(5),
      I4 => \count_value_i_reg[10]\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[10]\(0),
      I2 => \count_value_i_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \count_value_i_reg[10]\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \count_value_i_reg[10]_0\(9),
      I2 => \^q\(10),
      I3 => \count_value_i_reg[10]_0\(10),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i_reg[10]_0\(6),
      I2 => \count_value_i_reg[10]_0\(8),
      I3 => \^q\(8),
      I4 => \count_value_i_reg[10]_0\(7),
      I5 => \^q\(7),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_full0,
      CO(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_1\,
      CO(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      S(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      S(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_6_n_0\,
      S(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leaving_full,
      CO(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_1\,
      CO(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_8_n_0\,
      S(2) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_9_n_0\,
      S(1) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_10_n_0\,
      S(0) => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55515555"
    )
        port map (
      I0 => leaving_full,
      I1 => going_full0,
      I2 => rst_d1,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I4 => wr_en,
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  port (
    empty_i0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[10]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg\ : in STD_LOGIC;
    \dest_graysync_ff_reg[1][10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\ : STD_LOGIC;
  signal going_empty0 : STD_LOGIC;
  signal leaving_empty : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(8 downto 7),
      O(3) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => \count_value_i_reg[10]\(2 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \reg_out_i_reg_n_0_[0]\,
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => DI(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(6 downto 3),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \count_value_i_reg[7]\(3 downto 0)
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => rd_en,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I2 => going_empty0,
      I3 => leaving_empty,
      O => empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[10]_1\(3),
      I2 => \count_value_i_reg[10]_1\(5),
      I3 => \^q\(4),
      I4 => \count_value_i_reg[10]_1\(4),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_10_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[10]_1\(0),
      I2 => \count_value_i_reg[10]_1\(2),
      I3 => \^q\(1),
      I4 => \count_value_i_reg[10]_1\(1),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_11_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i_reg[10]_0\(9),
      I2 => \^q\(9),
      I3 => \count_value_i_reg[10]_0\(10),
      O => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[10]_0\(6),
      I2 => \count_value_i_reg[10]_0\(8),
      I3 => \^q\(7),
      I4 => \count_value_i_reg[10]_0\(7),
      I5 => \^q\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \count_value_i_reg[10]_0\(3),
      I2 => \count_value_i_reg[10]_0\(5),
      I3 => \^q\(4),
      I4 => \count_value_i_reg[10]_0\(4),
      I5 => \^q\(3),
      O => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[10]_0\(0),
      I2 => \count_value_i_reg[10]_0\(2),
      I3 => \^q\(1),
      I4 => \count_value_i_reg[10]_0\(1),
      I5 => \^q\(0),
      O => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \count_value_i_reg[10]_1\(9),
      I2 => \^q\(9),
      I3 => \count_value_i_reg[10]_1\(10),
      O => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i_reg[10]_1\(6),
      I2 => \count_value_i_reg[10]_1\(8),
      I3 => \^q\(7),
      I4 => \count_value_i_reg[10]_1\(7),
      I5 => \^q\(6),
      O => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => going_empty0,
      CO(2) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ram_empty_i_i_4_n_0\,
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_5_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_6_n_0\,
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_7_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leaving_empty,
      CO(2) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_1\,
      CO(1) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_2\,
      CO(0) => \gen_pf_ic_rc.ram_empty_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pf_ic_rc.ram_empty_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pf_ic_rc.ram_empty_i_i_8_n_0\,
      S(2) => \gen_pf_ic_rc.ram_empty_i_i_9_n_0\,
      S(1) => \gen_pf_ic_rc.ram_empty_i_i_10_n_0\,
      S(0) => \gen_pf_ic_rc.ram_empty_i_i_11_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(10),
      Q => \^q\(9),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(1),
      Q => \^q\(0),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(2),
      Q => \^q\(1),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(3),
      Q => \^q\(2),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(4),
      Q => \^q\(3),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(5),
      Q => \^q\(4),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(6),
      Q => \^q\(5),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(7),
      Q => \^q\(6),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(8),
      Q => \^q\(7),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_graysync_ff_reg[1][10]\(9),
      Q => \^q\(8),
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => wrst_busy
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => wrst_busy
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => wrst_busy
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gen_rst_ic.fifo_rd_rst_ic_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \grdc.rd_data_count_i[11]_i_10_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_11_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_12_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_13_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_14_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_15_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_3_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_4_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_5_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[11]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_out_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_grdc.rd_data_count_i_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grdc.rd_data_count_i_reg[11]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[11]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\grdc.rd_data_count_i[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[5]\,
      I1 => Q(5),
      O => \grdc.rd_data_count_i[11]_i_10_n_0\
    );
\grdc.rd_data_count_i[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[4]\,
      I1 => Q(4),
      O => \grdc.rd_data_count_i[11]_i_11_n_0\
    );
\grdc.rd_data_count_i[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[3]\,
      I1 => Q(3),
      O => \grdc.rd_data_count_i[11]_i_12_n_0\
    );
\grdc.rd_data_count_i[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[2]\,
      I1 => Q(2),
      O => \grdc.rd_data_count_i[11]_i_13_n_0\
    );
\grdc.rd_data_count_i[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[1]\,
      I1 => Q(1),
      O => \grdc.rd_data_count_i[11]_i_14_n_0\
    );
\grdc.rd_data_count_i[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[0]\,
      I1 => Q(0),
      O => \grdc.rd_data_count_i[11]_i_15_n_0\
    );
\grdc.rd_data_count_i[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[11]\,
      I1 => Q(11),
      O => \grdc.rd_data_count_i[11]_i_3_n_0\
    );
\grdc.rd_data_count_i[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[10]\,
      I1 => Q(10),
      O => \grdc.rd_data_count_i[11]_i_4_n_0\
    );
\grdc.rd_data_count_i[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[9]\,
      I1 => Q(9),
      O => \grdc.rd_data_count_i[11]_i_5_n_0\
    );
\grdc.rd_data_count_i[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[8]\,
      I1 => Q(8),
      O => \grdc.rd_data_count_i[11]_i_6_n_0\
    );
\grdc.rd_data_count_i[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[7]\,
      I1 => Q(7),
      O => \grdc.rd_data_count_i[11]_i_8_n_0\
    );
\grdc.rd_data_count_i[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \reg_out_i_reg_n_0_[6]\,
      I1 => Q(6),
      O => \grdc.rd_data_count_i[11]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[11]_i_2_n_0\,
      CO(3) => \NLW_grdc.rd_data_count_i_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \grdc.rd_data_count_i_reg[11]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[11]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \reg_out_i_reg_n_0_[10]\,
      DI(1) => \reg_out_i_reg_n_0_[9]\,
      DI(0) => \reg_out_i_reg_n_0_[8]\,
      O(3) => O(0),
      O(2 downto 0) => \NLW_grdc.rd_data_count_i_reg[11]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \grdc.rd_data_count_i[11]_i_3_n_0\,
      S(2) => \grdc.rd_data_count_i[11]_i_4_n_0\,
      S(1) => \grdc.rd_data_count_i[11]_i_5_n_0\,
      S(0) => \grdc.rd_data_count_i[11]_i_6_n_0\
    );
\grdc.rd_data_count_i_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[11]_i_7_n_0\,
      CO(3) => \grdc.rd_data_count_i_reg[11]_i_2_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[11]_i_2_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[11]_i_2_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \reg_out_i_reg_n_0_[7]\,
      DI(2) => \reg_out_i_reg_n_0_[6]\,
      DI(1) => \reg_out_i_reg_n_0_[5]\,
      DI(0) => \reg_out_i_reg_n_0_[4]\,
      O(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \grdc.rd_data_count_i[11]_i_8_n_0\,
      S(2) => \grdc.rd_data_count_i[11]_i_9_n_0\,
      S(1) => \grdc.rd_data_count_i[11]_i_10_n_0\,
      S(0) => \grdc.rd_data_count_i[11]_i_11_n_0\
    );
\grdc.rd_data_count_i_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[11]_i_7_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[11]_i_7_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[11]_i_7_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[11]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \reg_out_i_reg_n_0_[3]\,
      DI(2) => \reg_out_i_reg_n_0_[2]\,
      DI(1) => \reg_out_i_reg_n_0_[1]\,
      DI(0) => \reg_out_i_reg_n_0_[0]\,
      O(3 downto 0) => \NLW_grdc.rd_data_count_i_reg[11]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \grdc.rd_data_count_i[11]_i_12_n_0\,
      S(2) => \grdc.rd_data_count_i[11]_i_13_n_0\,
      S(1) => \grdc.rd_data_count_i[11]_i_14_n_0\,
      S(0) => \grdc.rd_data_count_i[11]_i_15_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \reg_out_i_reg_n_0_[0]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(10),
      Q => \reg_out_i_reg_n_0_[10]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(11),
      Q => \reg_out_i_reg_n_0_[11]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \reg_out_i_reg_n_0_[1]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \reg_out_i_reg_n_0_[2]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \reg_out_i_reg_n_0_[3]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \reg_out_i_reg_n_0_[4]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \reg_out_i_reg_n_0_[5]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \reg_out_i_reg_n_0_[6]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(7),
      Q => \reg_out_i_reg_n_0_[7]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(8),
      Q => \reg_out_i_reg_n_0_[8]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
\reg_out_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(9),
      Q => \reg_out_i_reg_n_0_[9]\,
      R => \gen_rst_ic.fifo_rd_rst_ic_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[12]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[13]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[14]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[15]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[16]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[17]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[18]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[19]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[20]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[21]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[22]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[23]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[24]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[25]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[26]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[27]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[28]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[29]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[30]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[31]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_DOD_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_DOD_UNCONNECTED\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11\ : label is "";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\doutb[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[0]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[0]_INST_0_i_4_n_0\,
      O => doutb(0)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_5_n_0\,
      I1 => \doutb[0]_INST_0_i_6_n_0\,
      O => \doutb[0]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[0]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0\,
      O => \doutb[0]_INST_0_i_10_n_0\
    );
\doutb[0]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\,
      O => \doutb[0]_INST_0_i_11_n_0\
    );
\doutb[0]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0\,
      O => \doutb[0]_INST_0_i_12_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_7_n_0\,
      I1 => \doutb[0]_INST_0_i_8_n_0\,
      O => \doutb[0]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[0]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_9_n_0\,
      I1 => \doutb[0]_INST_0_i_10_n_0\,
      O => \doutb[0]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[0]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_11_n_0\,
      I1 => \doutb[0]_INST_0_i_12_n_0\,
      O => \doutb[0]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[0]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0\,
      O => \doutb[0]_INST_0_i_5_n_0\
    );
\doutb[0]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0\,
      O => \doutb[0]_INST_0_i_6_n_0\
    );
\doutb[0]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0\,
      O => \doutb[0]_INST_0_i_7_n_0\
    );
\doutb[0]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0\,
      O => \doutb[0]_INST_0_i_8_n_0\
    );
\doutb[0]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0\,
      O => \doutb[0]_INST_0_i_9_n_0\
    );
\doutb[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_1_n_0\,
      I1 => \doutb[10]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[10]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[10]_INST_0_i_4_n_0\,
      O => doutb(10)
    );
\doutb[10]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_5_n_0\,
      I1 => \doutb[10]_INST_0_i_6_n_0\,
      O => \doutb[10]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[10]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1\,
      O => \doutb[10]_INST_0_i_10_n_0\
    );
\doutb[10]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\,
      O => \doutb[10]_INST_0_i_11_n_0\
    );
\doutb[10]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1\,
      O => \doutb[10]_INST_0_i_12_n_0\
    );
\doutb[10]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_7_n_0\,
      I1 => \doutb[10]_INST_0_i_8_n_0\,
      O => \doutb[10]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[10]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_9_n_0\,
      I1 => \doutb[10]_INST_0_i_10_n_0\,
      O => \doutb[10]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[10]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_11_n_0\,
      I1 => \doutb[10]_INST_0_i_12_n_0\,
      O => \doutb[10]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[10]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1\,
      O => \doutb[10]_INST_0_i_5_n_0\
    );
\doutb[10]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1\,
      O => \doutb[10]_INST_0_i_6_n_0\
    );
\doutb[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1\,
      O => \doutb[10]_INST_0_i_7_n_0\
    );
\doutb[10]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1\,
      O => \doutb[10]_INST_0_i_8_n_0\
    );
\doutb[10]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1\,
      O => \doutb[10]_INST_0_i_9_n_0\
    );
\doutb[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_1_n_0\,
      I1 => \doutb[11]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[11]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[11]_INST_0_i_4_n_0\,
      O => doutb(11)
    );
\doutb[11]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_5_n_0\,
      I1 => \doutb[11]_INST_0_i_6_n_0\,
      O => \doutb[11]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[11]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2\,
      O => \doutb[11]_INST_0_i_10_n_0\
    );
\doutb[11]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\,
      O => \doutb[11]_INST_0_i_11_n_0\
    );
\doutb[11]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2\,
      O => \doutb[11]_INST_0_i_12_n_0\
    );
\doutb[11]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_7_n_0\,
      I1 => \doutb[11]_INST_0_i_8_n_0\,
      O => \doutb[11]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[11]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_9_n_0\,
      I1 => \doutb[11]_INST_0_i_10_n_0\,
      O => \doutb[11]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[11]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_11_n_0\,
      I1 => \doutb[11]_INST_0_i_12_n_0\,
      O => \doutb[11]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[11]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2\,
      O => \doutb[11]_INST_0_i_5_n_0\
    );
\doutb[11]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2\,
      O => \doutb[11]_INST_0_i_6_n_0\
    );
\doutb[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2\,
      O => \doutb[11]_INST_0_i_7_n_0\
    );
\doutb[11]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2\,
      O => \doutb[11]_INST_0_i_8_n_0\
    );
\doutb[11]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2\,
      O => \doutb[11]_INST_0_i_9_n_0\
    );
\doutb[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[12]_INST_0_i_1_n_0\,
      I1 => \doutb[12]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[12]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[12]_INST_0_i_4_n_0\,
      O => doutb(12)
    );
\doutb[12]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_5_n_0\,
      I1 => \doutb[12]_INST_0_i_6_n_0\,
      O => \doutb[12]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[12]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0\,
      O => \doutb[12]_INST_0_i_10_n_0\
    );
\doutb[12]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0\,
      O => \doutb[12]_INST_0_i_11_n_0\
    );
\doutb[12]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0\,
      O => \doutb[12]_INST_0_i_12_n_0\
    );
\doutb[12]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_7_n_0\,
      I1 => \doutb[12]_INST_0_i_8_n_0\,
      O => \doutb[12]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[12]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_9_n_0\,
      I1 => \doutb[12]_INST_0_i_10_n_0\,
      O => \doutb[12]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[12]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[12]_INST_0_i_11_n_0\,
      I1 => \doutb[12]_INST_0_i_12_n_0\,
      O => \doutb[12]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[12]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0\,
      O => \doutb[12]_INST_0_i_5_n_0\
    );
\doutb[12]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0\,
      O => \doutb[12]_INST_0_i_6_n_0\
    );
\doutb[12]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0\,
      O => \doutb[12]_INST_0_i_7_n_0\
    );
\doutb[12]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0\,
      O => \doutb[12]_INST_0_i_8_n_0\
    );
\doutb[12]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0\,
      O => \doutb[12]_INST_0_i_9_n_0\
    );
\doutb[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[13]_INST_0_i_1_n_0\,
      I1 => \doutb[13]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[13]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[13]_INST_0_i_4_n_0\,
      O => doutb(13)
    );
\doutb[13]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_5_n_0\,
      I1 => \doutb[13]_INST_0_i_6_n_0\,
      O => \doutb[13]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[13]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1\,
      O => \doutb[13]_INST_0_i_10_n_0\
    );
\doutb[13]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1\,
      O => \doutb[13]_INST_0_i_11_n_0\
    );
\doutb[13]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1\,
      O => \doutb[13]_INST_0_i_12_n_0\
    );
\doutb[13]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_7_n_0\,
      I1 => \doutb[13]_INST_0_i_8_n_0\,
      O => \doutb[13]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[13]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_9_n_0\,
      I1 => \doutb[13]_INST_0_i_10_n_0\,
      O => \doutb[13]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[13]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[13]_INST_0_i_11_n_0\,
      I1 => \doutb[13]_INST_0_i_12_n_0\,
      O => \doutb[13]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[13]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1\,
      O => \doutb[13]_INST_0_i_5_n_0\
    );
\doutb[13]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1\,
      O => \doutb[13]_INST_0_i_6_n_0\
    );
\doutb[13]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1\,
      O => \doutb[13]_INST_0_i_7_n_0\
    );
\doutb[13]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1\,
      O => \doutb[13]_INST_0_i_8_n_0\
    );
\doutb[13]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1\,
      O => \doutb[13]_INST_0_i_9_n_0\
    );
\doutb[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[14]_INST_0_i_1_n_0\,
      I1 => \doutb[14]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[14]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[14]_INST_0_i_4_n_0\,
      O => doutb(14)
    );
\doutb[14]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_5_n_0\,
      I1 => \doutb[14]_INST_0_i_6_n_0\,
      O => \doutb[14]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[14]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2\,
      O => \doutb[14]_INST_0_i_10_n_0\
    );
\doutb[14]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2\,
      O => \doutb[14]_INST_0_i_11_n_0\
    );
\doutb[14]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2\,
      O => \doutb[14]_INST_0_i_12_n_0\
    );
\doutb[14]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_7_n_0\,
      I1 => \doutb[14]_INST_0_i_8_n_0\,
      O => \doutb[14]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[14]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_9_n_0\,
      I1 => \doutb[14]_INST_0_i_10_n_0\,
      O => \doutb[14]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[14]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[14]_INST_0_i_11_n_0\,
      I1 => \doutb[14]_INST_0_i_12_n_0\,
      O => \doutb[14]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[14]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2\,
      O => \doutb[14]_INST_0_i_5_n_0\
    );
\doutb[14]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2\,
      O => \doutb[14]_INST_0_i_6_n_0\
    );
\doutb[14]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2\,
      O => \doutb[14]_INST_0_i_7_n_0\
    );
\doutb[14]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2\,
      O => \doutb[14]_INST_0_i_8_n_0\
    );
\doutb[14]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2\,
      O => \doutb[14]_INST_0_i_9_n_0\
    );
\doutb[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[15]_INST_0_i_1_n_0\,
      I1 => \doutb[15]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[15]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[15]_INST_0_i_4_n_0\,
      O => doutb(15)
    );
\doutb[15]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_5_n_0\,
      I1 => \doutb[15]_INST_0_i_6_n_0\,
      O => \doutb[15]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[15]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0\,
      O => \doutb[15]_INST_0_i_10_n_0\
    );
\doutb[15]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0\,
      O => \doutb[15]_INST_0_i_11_n_0\
    );
\doutb[15]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0\,
      O => \doutb[15]_INST_0_i_12_n_0\
    );
\doutb[15]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_7_n_0\,
      I1 => \doutb[15]_INST_0_i_8_n_0\,
      O => \doutb[15]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[15]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_9_n_0\,
      I1 => \doutb[15]_INST_0_i_10_n_0\,
      O => \doutb[15]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[15]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[15]_INST_0_i_11_n_0\,
      I1 => \doutb[15]_INST_0_i_12_n_0\,
      O => \doutb[15]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[15]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0\,
      O => \doutb[15]_INST_0_i_5_n_0\
    );
\doutb[15]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0\,
      O => \doutb[15]_INST_0_i_6_n_0\
    );
\doutb[15]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0\,
      O => \doutb[15]_INST_0_i_7_n_0\
    );
\doutb[15]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0\,
      O => \doutb[15]_INST_0_i_8_n_0\
    );
\doutb[15]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0\,
      O => \doutb[15]_INST_0_i_9_n_0\
    );
\doutb[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[16]_INST_0_i_1_n_0\,
      I1 => \doutb[16]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[16]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[16]_INST_0_i_4_n_0\,
      O => doutb(16)
    );
\doutb[16]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[16]_INST_0_i_5_n_0\,
      I1 => \doutb[16]_INST_0_i_6_n_0\,
      O => \doutb[16]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[16]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1\,
      O => \doutb[16]_INST_0_i_10_n_0\
    );
\doutb[16]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1\,
      O => \doutb[16]_INST_0_i_11_n_0\
    );
\doutb[16]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1\,
      O => \doutb[16]_INST_0_i_12_n_0\
    );
\doutb[16]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[16]_INST_0_i_7_n_0\,
      I1 => \doutb[16]_INST_0_i_8_n_0\,
      O => \doutb[16]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[16]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[16]_INST_0_i_9_n_0\,
      I1 => \doutb[16]_INST_0_i_10_n_0\,
      O => \doutb[16]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[16]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[16]_INST_0_i_11_n_0\,
      I1 => \doutb[16]_INST_0_i_12_n_0\,
      O => \doutb[16]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[16]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1\,
      O => \doutb[16]_INST_0_i_5_n_0\
    );
\doutb[16]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1\,
      O => \doutb[16]_INST_0_i_6_n_0\
    );
\doutb[16]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1\,
      O => \doutb[16]_INST_0_i_7_n_0\
    );
\doutb[16]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1\,
      O => \doutb[16]_INST_0_i_8_n_0\
    );
\doutb[16]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1\,
      O => \doutb[16]_INST_0_i_9_n_0\
    );
\doutb[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[17]_INST_0_i_1_n_0\,
      I1 => \doutb[17]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[17]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[17]_INST_0_i_4_n_0\,
      O => doutb(17)
    );
\doutb[17]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[17]_INST_0_i_5_n_0\,
      I1 => \doutb[17]_INST_0_i_6_n_0\,
      O => \doutb[17]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[17]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2\,
      O => \doutb[17]_INST_0_i_10_n_0\
    );
\doutb[17]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2\,
      O => \doutb[17]_INST_0_i_11_n_0\
    );
\doutb[17]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2\,
      O => \doutb[17]_INST_0_i_12_n_0\
    );
\doutb[17]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[17]_INST_0_i_7_n_0\,
      I1 => \doutb[17]_INST_0_i_8_n_0\,
      O => \doutb[17]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[17]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[17]_INST_0_i_9_n_0\,
      I1 => \doutb[17]_INST_0_i_10_n_0\,
      O => \doutb[17]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[17]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[17]_INST_0_i_11_n_0\,
      I1 => \doutb[17]_INST_0_i_12_n_0\,
      O => \doutb[17]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[17]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2\,
      O => \doutb[17]_INST_0_i_5_n_0\
    );
\doutb[17]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2\,
      O => \doutb[17]_INST_0_i_6_n_0\
    );
\doutb[17]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2\,
      O => \doutb[17]_INST_0_i_7_n_0\
    );
\doutb[17]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2\,
      O => \doutb[17]_INST_0_i_8_n_0\
    );
\doutb[17]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2\,
      O => \doutb[17]_INST_0_i_9_n_0\
    );
\doutb[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[18]_INST_0_i_1_n_0\,
      I1 => \doutb[18]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[18]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[18]_INST_0_i_4_n_0\,
      O => doutb(18)
    );
\doutb[18]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[18]_INST_0_i_5_n_0\,
      I1 => \doutb[18]_INST_0_i_6_n_0\,
      O => \doutb[18]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[18]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0\,
      O => \doutb[18]_INST_0_i_10_n_0\
    );
\doutb[18]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0\,
      O => \doutb[18]_INST_0_i_11_n_0\
    );
\doutb[18]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0\,
      O => \doutb[18]_INST_0_i_12_n_0\
    );
\doutb[18]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[18]_INST_0_i_7_n_0\,
      I1 => \doutb[18]_INST_0_i_8_n_0\,
      O => \doutb[18]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[18]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[18]_INST_0_i_9_n_0\,
      I1 => \doutb[18]_INST_0_i_10_n_0\,
      O => \doutb[18]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[18]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[18]_INST_0_i_11_n_0\,
      I1 => \doutb[18]_INST_0_i_12_n_0\,
      O => \doutb[18]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[18]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0\,
      O => \doutb[18]_INST_0_i_5_n_0\
    );
\doutb[18]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0\,
      O => \doutb[18]_INST_0_i_6_n_0\
    );
\doutb[18]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0\,
      O => \doutb[18]_INST_0_i_7_n_0\
    );
\doutb[18]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0\,
      O => \doutb[18]_INST_0_i_8_n_0\
    );
\doutb[18]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0\,
      O => \doutb[18]_INST_0_i_9_n_0\
    );
\doutb[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[19]_INST_0_i_1_n_0\,
      I1 => \doutb[19]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[19]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[19]_INST_0_i_4_n_0\,
      O => doutb(19)
    );
\doutb[19]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[19]_INST_0_i_5_n_0\,
      I1 => \doutb[19]_INST_0_i_6_n_0\,
      O => \doutb[19]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[19]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1\,
      O => \doutb[19]_INST_0_i_10_n_0\
    );
\doutb[19]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1\,
      O => \doutb[19]_INST_0_i_11_n_0\
    );
\doutb[19]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1\,
      O => \doutb[19]_INST_0_i_12_n_0\
    );
\doutb[19]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[19]_INST_0_i_7_n_0\,
      I1 => \doutb[19]_INST_0_i_8_n_0\,
      O => \doutb[19]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[19]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[19]_INST_0_i_9_n_0\,
      I1 => \doutb[19]_INST_0_i_10_n_0\,
      O => \doutb[19]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[19]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[19]_INST_0_i_11_n_0\,
      I1 => \doutb[19]_INST_0_i_12_n_0\,
      O => \doutb[19]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[19]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1\,
      O => \doutb[19]_INST_0_i_5_n_0\
    );
\doutb[19]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1\,
      O => \doutb[19]_INST_0_i_6_n_0\
    );
\doutb[19]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1\,
      O => \doutb[19]_INST_0_i_7_n_0\
    );
\doutb[19]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1\,
      O => \doutb[19]_INST_0_i_8_n_0\
    );
\doutb[19]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1\,
      O => \doutb[19]_INST_0_i_9_n_0\
    );
\doutb[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[1]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[1]_INST_0_i_4_n_0\,
      O => doutb(1)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_5_n_0\,
      I1 => \doutb[1]_INST_0_i_6_n_0\,
      O => \doutb[1]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[1]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1\,
      O => \doutb[1]_INST_0_i_10_n_0\
    );
\doutb[1]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\,
      O => \doutb[1]_INST_0_i_11_n_0\
    );
\doutb[1]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1\,
      O => \doutb[1]_INST_0_i_12_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_7_n_0\,
      I1 => \doutb[1]_INST_0_i_8_n_0\,
      O => \doutb[1]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[1]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_9_n_0\,
      I1 => \doutb[1]_INST_0_i_10_n_0\,
      O => \doutb[1]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[1]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_11_n_0\,
      I1 => \doutb[1]_INST_0_i_12_n_0\,
      O => \doutb[1]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[1]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1\,
      O => \doutb[1]_INST_0_i_5_n_0\
    );
\doutb[1]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1\,
      O => \doutb[1]_INST_0_i_6_n_0\
    );
\doutb[1]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1\,
      O => \doutb[1]_INST_0_i_7_n_0\
    );
\doutb[1]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1\,
      O => \doutb[1]_INST_0_i_8_n_0\
    );
\doutb[1]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1\,
      O => \doutb[1]_INST_0_i_9_n_0\
    );
\doutb[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[20]_INST_0_i_1_n_0\,
      I1 => \doutb[20]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[20]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[20]_INST_0_i_4_n_0\,
      O => doutb(20)
    );
\doutb[20]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[20]_INST_0_i_5_n_0\,
      I1 => \doutb[20]_INST_0_i_6_n_0\,
      O => \doutb[20]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[20]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2\,
      O => \doutb[20]_INST_0_i_10_n_0\
    );
\doutb[20]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2\,
      O => \doutb[20]_INST_0_i_11_n_0\
    );
\doutb[20]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2\,
      O => \doutb[20]_INST_0_i_12_n_0\
    );
\doutb[20]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[20]_INST_0_i_7_n_0\,
      I1 => \doutb[20]_INST_0_i_8_n_0\,
      O => \doutb[20]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[20]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[20]_INST_0_i_9_n_0\,
      I1 => \doutb[20]_INST_0_i_10_n_0\,
      O => \doutb[20]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[20]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[20]_INST_0_i_11_n_0\,
      I1 => \doutb[20]_INST_0_i_12_n_0\,
      O => \doutb[20]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[20]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2\,
      O => \doutb[20]_INST_0_i_5_n_0\
    );
\doutb[20]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2\,
      O => \doutb[20]_INST_0_i_6_n_0\
    );
\doutb[20]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2\,
      O => \doutb[20]_INST_0_i_7_n_0\
    );
\doutb[20]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2\,
      O => \doutb[20]_INST_0_i_8_n_0\
    );
\doutb[20]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2\,
      O => \doutb[20]_INST_0_i_9_n_0\
    );
\doutb[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[21]_INST_0_i_1_n_0\,
      I1 => \doutb[21]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[21]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[21]_INST_0_i_4_n_0\,
      O => doutb(21)
    );
\doutb[21]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[21]_INST_0_i_5_n_0\,
      I1 => \doutb[21]_INST_0_i_6_n_0\,
      O => \doutb[21]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[21]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_0\,
      O => \doutb[21]_INST_0_i_10_n_0\
    );
\doutb[21]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_0\,
      O => \doutb[21]_INST_0_i_11_n_0\
    );
\doutb[21]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_0\,
      O => \doutb[21]_INST_0_i_12_n_0\
    );
\doutb[21]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[21]_INST_0_i_7_n_0\,
      I1 => \doutb[21]_INST_0_i_8_n_0\,
      O => \doutb[21]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[21]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[21]_INST_0_i_9_n_0\,
      I1 => \doutb[21]_INST_0_i_10_n_0\,
      O => \doutb[21]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[21]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[21]_INST_0_i_11_n_0\,
      I1 => \doutb[21]_INST_0_i_12_n_0\,
      O => \doutb[21]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[21]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_0\,
      O => \doutb[21]_INST_0_i_5_n_0\
    );
\doutb[21]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_0\,
      O => \doutb[21]_INST_0_i_6_n_0\
    );
\doutb[21]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_0\,
      O => \doutb[21]_INST_0_i_7_n_0\
    );
\doutb[21]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_0\,
      O => \doutb[21]_INST_0_i_8_n_0\
    );
\doutb[21]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_0\,
      O => \doutb[21]_INST_0_i_9_n_0\
    );
\doutb[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[22]_INST_0_i_1_n_0\,
      I1 => \doutb[22]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[22]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[22]_INST_0_i_4_n_0\,
      O => doutb(22)
    );
\doutb[22]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[22]_INST_0_i_5_n_0\,
      I1 => \doutb[22]_INST_0_i_6_n_0\,
      O => \doutb[22]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[22]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_1\,
      O => \doutb[22]_INST_0_i_10_n_0\
    );
\doutb[22]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_1\,
      O => \doutb[22]_INST_0_i_11_n_0\
    );
\doutb[22]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_1\,
      O => \doutb[22]_INST_0_i_12_n_0\
    );
\doutb[22]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[22]_INST_0_i_7_n_0\,
      I1 => \doutb[22]_INST_0_i_8_n_0\,
      O => \doutb[22]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[22]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[22]_INST_0_i_9_n_0\,
      I1 => \doutb[22]_INST_0_i_10_n_0\,
      O => \doutb[22]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[22]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[22]_INST_0_i_11_n_0\,
      I1 => \doutb[22]_INST_0_i_12_n_0\,
      O => \doutb[22]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[22]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_1\,
      O => \doutb[22]_INST_0_i_5_n_0\
    );
\doutb[22]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_1\,
      O => \doutb[22]_INST_0_i_6_n_0\
    );
\doutb[22]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_1\,
      O => \doutb[22]_INST_0_i_7_n_0\
    );
\doutb[22]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_1\,
      O => \doutb[22]_INST_0_i_8_n_0\
    );
\doutb[22]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_1\,
      O => \doutb[22]_INST_0_i_9_n_0\
    );
\doutb[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[23]_INST_0_i_1_n_0\,
      I1 => \doutb[23]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[23]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[23]_INST_0_i_4_n_0\,
      O => doutb(23)
    );
\doutb[23]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[23]_INST_0_i_5_n_0\,
      I1 => \doutb[23]_INST_0_i_6_n_0\,
      O => \doutb[23]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[23]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_2\,
      O => \doutb[23]_INST_0_i_10_n_0\
    );
\doutb[23]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_2\,
      O => \doutb[23]_INST_0_i_11_n_0\
    );
\doutb[23]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_2\,
      O => \doutb[23]_INST_0_i_12_n_0\
    );
\doutb[23]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[23]_INST_0_i_7_n_0\,
      I1 => \doutb[23]_INST_0_i_8_n_0\,
      O => \doutb[23]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[23]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[23]_INST_0_i_9_n_0\,
      I1 => \doutb[23]_INST_0_i_10_n_0\,
      O => \doutb[23]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[23]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[23]_INST_0_i_11_n_0\,
      I1 => \doutb[23]_INST_0_i_12_n_0\,
      O => \doutb[23]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[23]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_2\,
      O => \doutb[23]_INST_0_i_5_n_0\
    );
\doutb[23]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_2\,
      O => \doutb[23]_INST_0_i_6_n_0\
    );
\doutb[23]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_2\,
      O => \doutb[23]_INST_0_i_7_n_0\
    );
\doutb[23]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_2\,
      O => \doutb[23]_INST_0_i_8_n_0\
    );
\doutb[23]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_2\,
      O => \doutb[23]_INST_0_i_9_n_0\
    );
\doutb[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[24]_INST_0_i_1_n_0\,
      I1 => \doutb[24]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[24]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[24]_INST_0_i_4_n_0\,
      O => doutb(24)
    );
\doutb[24]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[24]_INST_0_i_5_n_0\,
      I1 => \doutb[24]_INST_0_i_6_n_0\,
      O => \doutb[24]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[24]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_0\,
      O => \doutb[24]_INST_0_i_10_n_0\
    );
\doutb[24]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_0\,
      O => \doutb[24]_INST_0_i_11_n_0\
    );
\doutb[24]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_0\,
      O => \doutb[24]_INST_0_i_12_n_0\
    );
\doutb[24]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[24]_INST_0_i_7_n_0\,
      I1 => \doutb[24]_INST_0_i_8_n_0\,
      O => \doutb[24]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[24]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[24]_INST_0_i_9_n_0\,
      I1 => \doutb[24]_INST_0_i_10_n_0\,
      O => \doutb[24]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[24]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[24]_INST_0_i_11_n_0\,
      I1 => \doutb[24]_INST_0_i_12_n_0\,
      O => \doutb[24]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[24]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_0\,
      O => \doutb[24]_INST_0_i_5_n_0\
    );
\doutb[24]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_0\,
      O => \doutb[24]_INST_0_i_6_n_0\
    );
\doutb[24]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_0\,
      O => \doutb[24]_INST_0_i_7_n_0\
    );
\doutb[24]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_0\,
      O => \doutb[24]_INST_0_i_8_n_0\
    );
\doutb[24]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_0\,
      O => \doutb[24]_INST_0_i_9_n_0\
    );
\doutb[25]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[25]_INST_0_i_1_n_0\,
      I1 => \doutb[25]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[25]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[25]_INST_0_i_4_n_0\,
      O => doutb(25)
    );
\doutb[25]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[25]_INST_0_i_5_n_0\,
      I1 => \doutb[25]_INST_0_i_6_n_0\,
      O => \doutb[25]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[25]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_1\,
      O => \doutb[25]_INST_0_i_10_n_0\
    );
\doutb[25]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_1\,
      O => \doutb[25]_INST_0_i_11_n_0\
    );
\doutb[25]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_1\,
      O => \doutb[25]_INST_0_i_12_n_0\
    );
\doutb[25]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[25]_INST_0_i_7_n_0\,
      I1 => \doutb[25]_INST_0_i_8_n_0\,
      O => \doutb[25]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[25]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[25]_INST_0_i_9_n_0\,
      I1 => \doutb[25]_INST_0_i_10_n_0\,
      O => \doutb[25]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[25]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[25]_INST_0_i_11_n_0\,
      I1 => \doutb[25]_INST_0_i_12_n_0\,
      O => \doutb[25]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[25]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_1\,
      O => \doutb[25]_INST_0_i_5_n_0\
    );
\doutb[25]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_1\,
      O => \doutb[25]_INST_0_i_6_n_0\
    );
\doutb[25]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_1\,
      O => \doutb[25]_INST_0_i_7_n_0\
    );
\doutb[25]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_1\,
      O => \doutb[25]_INST_0_i_8_n_0\
    );
\doutb[25]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_1\,
      O => \doutb[25]_INST_0_i_9_n_0\
    );
\doutb[26]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[26]_INST_0_i_1_n_0\,
      I1 => \doutb[26]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[26]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[26]_INST_0_i_4_n_0\,
      O => doutb(26)
    );
\doutb[26]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[26]_INST_0_i_5_n_0\,
      I1 => \doutb[26]_INST_0_i_6_n_0\,
      O => \doutb[26]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[26]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_2\,
      O => \doutb[26]_INST_0_i_10_n_0\
    );
\doutb[26]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_2\,
      O => \doutb[26]_INST_0_i_11_n_0\
    );
\doutb[26]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_2\,
      O => \doutb[26]_INST_0_i_12_n_0\
    );
\doutb[26]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[26]_INST_0_i_7_n_0\,
      I1 => \doutb[26]_INST_0_i_8_n_0\,
      O => \doutb[26]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[26]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[26]_INST_0_i_9_n_0\,
      I1 => \doutb[26]_INST_0_i_10_n_0\,
      O => \doutb[26]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[26]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[26]_INST_0_i_11_n_0\,
      I1 => \doutb[26]_INST_0_i_12_n_0\,
      O => \doutb[26]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[26]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_2\,
      O => \doutb[26]_INST_0_i_5_n_0\
    );
\doutb[26]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_2\,
      O => \doutb[26]_INST_0_i_6_n_0\
    );
\doutb[26]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_2\,
      O => \doutb[26]_INST_0_i_7_n_0\
    );
\doutb[26]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_2\,
      O => \doutb[26]_INST_0_i_8_n_0\
    );
\doutb[26]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_2\,
      O => \doutb[26]_INST_0_i_9_n_0\
    );
\doutb[27]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[27]_INST_0_i_1_n_0\,
      I1 => \doutb[27]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[27]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[27]_INST_0_i_4_n_0\,
      O => doutb(27)
    );
\doutb[27]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[27]_INST_0_i_5_n_0\,
      I1 => \doutb[27]_INST_0_i_6_n_0\,
      O => \doutb[27]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[27]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_0\,
      O => \doutb[27]_INST_0_i_10_n_0\
    );
\doutb[27]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_0\,
      O => \doutb[27]_INST_0_i_11_n_0\
    );
\doutb[27]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_0\,
      O => \doutb[27]_INST_0_i_12_n_0\
    );
\doutb[27]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[27]_INST_0_i_7_n_0\,
      I1 => \doutb[27]_INST_0_i_8_n_0\,
      O => \doutb[27]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[27]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[27]_INST_0_i_9_n_0\,
      I1 => \doutb[27]_INST_0_i_10_n_0\,
      O => \doutb[27]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[27]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[27]_INST_0_i_11_n_0\,
      I1 => \doutb[27]_INST_0_i_12_n_0\,
      O => \doutb[27]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[27]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_0\,
      O => \doutb[27]_INST_0_i_5_n_0\
    );
\doutb[27]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_0\,
      O => \doutb[27]_INST_0_i_6_n_0\
    );
\doutb[27]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_0\,
      O => \doutb[27]_INST_0_i_7_n_0\
    );
\doutb[27]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_0\,
      O => \doutb[27]_INST_0_i_8_n_0\
    );
\doutb[27]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_0\,
      O => \doutb[27]_INST_0_i_9_n_0\
    );
\doutb[28]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[28]_INST_0_i_1_n_0\,
      I1 => \doutb[28]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[28]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[28]_INST_0_i_4_n_0\,
      O => doutb(28)
    );
\doutb[28]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[28]_INST_0_i_5_n_0\,
      I1 => \doutb[28]_INST_0_i_6_n_0\,
      O => \doutb[28]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[28]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_1\,
      O => \doutb[28]_INST_0_i_10_n_0\
    );
\doutb[28]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_1\,
      O => \doutb[28]_INST_0_i_11_n_0\
    );
\doutb[28]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_1\,
      O => \doutb[28]_INST_0_i_12_n_0\
    );
\doutb[28]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[28]_INST_0_i_7_n_0\,
      I1 => \doutb[28]_INST_0_i_8_n_0\,
      O => \doutb[28]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[28]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[28]_INST_0_i_9_n_0\,
      I1 => \doutb[28]_INST_0_i_10_n_0\,
      O => \doutb[28]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[28]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[28]_INST_0_i_11_n_0\,
      I1 => \doutb[28]_INST_0_i_12_n_0\,
      O => \doutb[28]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[28]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_1\,
      O => \doutb[28]_INST_0_i_5_n_0\
    );
\doutb[28]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_1\,
      O => \doutb[28]_INST_0_i_6_n_0\
    );
\doutb[28]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_1\,
      O => \doutb[28]_INST_0_i_7_n_0\
    );
\doutb[28]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_1\,
      O => \doutb[28]_INST_0_i_8_n_0\
    );
\doutb[28]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_1\,
      O => \doutb[28]_INST_0_i_9_n_0\
    );
\doutb[29]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[29]_INST_0_i_1_n_0\,
      I1 => \doutb[29]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[29]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[29]_INST_0_i_4_n_0\,
      O => doutb(29)
    );
\doutb[29]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[29]_INST_0_i_5_n_0\,
      I1 => \doutb[29]_INST_0_i_6_n_0\,
      O => \doutb[29]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[29]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_2\,
      O => \doutb[29]_INST_0_i_10_n_0\
    );
\doutb[29]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_2\,
      O => \doutb[29]_INST_0_i_11_n_0\
    );
\doutb[29]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_2\,
      O => \doutb[29]_INST_0_i_12_n_0\
    );
\doutb[29]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[29]_INST_0_i_7_n_0\,
      I1 => \doutb[29]_INST_0_i_8_n_0\,
      O => \doutb[29]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[29]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[29]_INST_0_i_9_n_0\,
      I1 => \doutb[29]_INST_0_i_10_n_0\,
      O => \doutb[29]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[29]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[29]_INST_0_i_11_n_0\,
      I1 => \doutb[29]_INST_0_i_12_n_0\,
      O => \doutb[29]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[29]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_2\,
      O => \doutb[29]_INST_0_i_5_n_0\
    );
\doutb[29]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_2\,
      O => \doutb[29]_INST_0_i_6_n_0\
    );
\doutb[29]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_2\,
      O => \doutb[29]_INST_0_i_7_n_0\
    );
\doutb[29]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_2\,
      O => \doutb[29]_INST_0_i_8_n_0\
    );
\doutb[29]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_2\,
      O => \doutb[29]_INST_0_i_9_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[2]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[2]_INST_0_i_4_n_0\,
      O => doutb(2)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_5_n_0\,
      I1 => \doutb[2]_INST_0_i_6_n_0\,
      O => \doutb[2]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[2]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2\,
      O => \doutb[2]_INST_0_i_10_n_0\
    );
\doutb[2]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\,
      O => \doutb[2]_INST_0_i_11_n_0\
    );
\doutb[2]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2\,
      O => \doutb[2]_INST_0_i_12_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_7_n_0\,
      I1 => \doutb[2]_INST_0_i_8_n_0\,
      O => \doutb[2]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[2]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_9_n_0\,
      I1 => \doutb[2]_INST_0_i_10_n_0\,
      O => \doutb[2]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[2]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_11_n_0\,
      I1 => \doutb[2]_INST_0_i_12_n_0\,
      O => \doutb[2]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[2]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2\,
      O => \doutb[2]_INST_0_i_5_n_0\
    );
\doutb[2]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2\,
      O => \doutb[2]_INST_0_i_6_n_0\
    );
\doutb[2]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2\,
      O => \doutb[2]_INST_0_i_7_n_0\
    );
\doutb[2]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2\,
      O => \doutb[2]_INST_0_i_8_n_0\
    );
\doutb[2]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2\,
      O => \doutb[2]_INST_0_i_9_n_0\
    );
\doutb[30]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[30]_INST_0_i_1_n_0\,
      I1 => \doutb[30]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[30]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[30]_INST_0_i_4_n_0\,
      O => doutb(30)
    );
\doutb[30]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[30]_INST_0_i_5_n_0\,
      I1 => \doutb[30]_INST_0_i_6_n_0\,
      O => \doutb[30]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[30]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30_n_0\,
      O => \doutb[30]_INST_0_i_10_n_0\
    );
\doutb[30]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30_n_0\,
      O => \doutb[30]_INST_0_i_11_n_0\
    );
\doutb[30]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30_n_0\,
      O => \doutb[30]_INST_0_i_12_n_0\
    );
\doutb[30]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[30]_INST_0_i_7_n_0\,
      I1 => \doutb[30]_INST_0_i_8_n_0\,
      O => \doutb[30]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[30]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[30]_INST_0_i_9_n_0\,
      I1 => \doutb[30]_INST_0_i_10_n_0\,
      O => \doutb[30]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[30]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[30]_INST_0_i_11_n_0\,
      I1 => \doutb[30]_INST_0_i_12_n_0\,
      O => \doutb[30]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[30]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30_n_0\,
      O => \doutb[30]_INST_0_i_5_n_0\
    );
\doutb[30]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30_n_0\,
      O => \doutb[30]_INST_0_i_6_n_0\
    );
\doutb[30]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30_n_0\,
      O => \doutb[30]_INST_0_i_7_n_0\
    );
\doutb[30]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30_n_0\,
      O => \doutb[30]_INST_0_i_8_n_0\
    );
\doutb[30]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30_n_0\,
      O => \doutb[30]_INST_0_i_9_n_0\
    );
\doutb[31]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[31]_INST_0_i_1_n_0\,
      I1 => \doutb[31]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[31]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[31]_INST_0_i_4_n_0\,
      O => doutb(31)
    );
\doutb[31]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[31]_INST_0_i_5_n_0\,
      I1 => \doutb[31]_INST_0_i_6_n_0\,
      O => \doutb[31]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[31]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31_n_0\,
      O => \doutb[31]_INST_0_i_10_n_0\
    );
\doutb[31]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31_n_0\,
      O => \doutb[31]_INST_0_i_11_n_0\
    );
\doutb[31]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31_n_0\,
      O => \doutb[31]_INST_0_i_12_n_0\
    );
\doutb[31]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[31]_INST_0_i_7_n_0\,
      I1 => \doutb[31]_INST_0_i_8_n_0\,
      O => \doutb[31]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[31]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[31]_INST_0_i_9_n_0\,
      I1 => \doutb[31]_INST_0_i_10_n_0\,
      O => \doutb[31]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[31]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[31]_INST_0_i_11_n_0\,
      I1 => \doutb[31]_INST_0_i_12_n_0\,
      O => \doutb[31]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[31]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31_n_0\,
      O => \doutb[31]_INST_0_i_5_n_0\
    );
\doutb[31]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31_n_0\,
      O => \doutb[31]_INST_0_i_6_n_0\
    );
\doutb[31]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31_n_0\,
      O => \doutb[31]_INST_0_i_7_n_0\
    );
\doutb[31]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31_n_0\,
      O => \doutb[31]_INST_0_i_8_n_0\
    );
\doutb[31]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31_n_0\,
      O => \doutb[31]_INST_0_i_9_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[3]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[3]_INST_0_i_4_n_0\,
      O => doutb(3)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_5_n_0\,
      I1 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\,
      O => \doutb[3]_INST_0_i_11_n_0\
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_7_n_0\,
      I1 => \doutb[3]_INST_0_i_8_n_0\,
      O => \doutb[3]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_9_n_0\,
      I1 => \doutb[3]_INST_0_i_10_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_11_n_0\,
      I1 => \doutb[3]_INST_0_i_12_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0\,
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\
    );
\doutb[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[4]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[4]_INST_0_i_4_n_0\,
      O => doutb(4)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_5_n_0\,
      I1 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1\,
      O => \doutb[4]_INST_0_i_10_n_0\
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\,
      O => \doutb[4]_INST_0_i_11_n_0\
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1\,
      O => \doutb[4]_INST_0_i_12_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_7_n_0\,
      I1 => \doutb[4]_INST_0_i_8_n_0\,
      O => \doutb[4]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_9_n_0\,
      I1 => \doutb[4]_INST_0_i_10_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_11_n_0\,
      I1 => \doutb[4]_INST_0_i_12_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1\,
      O => \doutb[4]_INST_0_i_5_n_0\
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1\,
      O => \doutb[4]_INST_0_i_6_n_0\
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1\,
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1\,
      O => \doutb[4]_INST_0_i_8_n_0\
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1\,
      O => \doutb[4]_INST_0_i_9_n_0\
    );
\doutb[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[5]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[5]_INST_0_i_4_n_0\,
      O => doutb(5)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_5_n_0\,
      I1 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2\,
      O => \doutb[5]_INST_0_i_10_n_0\
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\,
      O => \doutb[5]_INST_0_i_11_n_0\
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2\,
      O => \doutb[5]_INST_0_i_12_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_7_n_0\,
      I1 => \doutb[5]_INST_0_i_8_n_0\,
      O => \doutb[5]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_9_n_0\,
      I1 => \doutb[5]_INST_0_i_10_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_11_n_0\,
      I1 => \doutb[5]_INST_0_i_12_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2\,
      O => \doutb[5]_INST_0_i_5_n_0\
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2\,
      O => \doutb[5]_INST_0_i_6_n_0\
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2\,
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2\,
      O => \doutb[5]_INST_0_i_8_n_0\
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2\,
      O => \doutb[5]_INST_0_i_9_n_0\
    );
\doutb[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[6]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[6]_INST_0_i_4_n_0\,
      O => doutb(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_5_n_0\,
      I1 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\,
      O => \doutb[6]_INST_0_i_11_n_0\
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_7_n_0\,
      I1 => \doutb[6]_INST_0_i_8_n_0\,
      O => \doutb[6]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_9_n_0\,
      I1 => \doutb[6]_INST_0_i_10_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_11_n_0\,
      I1 => \doutb[6]_INST_0_i_12_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0\,
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\
    );
\doutb[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[7]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[7]_INST_0_i_4_n_0\,
      O => doutb(7)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_5_n_0\,
      I1 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1\,
      O => \doutb[7]_INST_0_i_10_n_0\
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\,
      O => \doutb[7]_INST_0_i_11_n_0\
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1\,
      O => \doutb[7]_INST_0_i_12_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_7_n_0\,
      I1 => \doutb[7]_INST_0_i_8_n_0\,
      O => \doutb[7]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_9_n_0\,
      I1 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => \doutb[7]_INST_0_i_12_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1\,
      O => \doutb[7]_INST_0_i_5_n_0\
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1\,
      O => \doutb[7]_INST_0_i_6_n_0\
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1\,
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1\,
      O => \doutb[7]_INST_0_i_8_n_0\
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1\,
      O => \doutb[7]_INST_0_i_9_n_0\
    );
\doutb[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[8]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[8]_INST_0_i_4_n_0\,
      O => doutb(8)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_5_n_0\,
      I1 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2\,
      O => \doutb[8]_INST_0_i_10_n_0\
    );
\doutb[8]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\,
      O => \doutb[8]_INST_0_i_11_n_0\
    );
\doutb[8]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2\,
      O => \doutb[8]_INST_0_i_12_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_7_n_0\,
      I1 => \doutb[8]_INST_0_i_8_n_0\,
      O => \doutb[8]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_9_n_0\,
      I1 => \doutb[8]_INST_0_i_10_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_11_n_0\,
      I1 => \doutb[8]_INST_0_i_12_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2\,
      O => \doutb[8]_INST_0_i_5_n_0\
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2\,
      O => \doutb[8]_INST_0_i_6_n_0\
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2\,
      O => \doutb[8]_INST_0_i_7_n_0\
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2\,
      O => \doutb[8]_INST_0_i_8_n_0\
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2\,
      O => \doutb[8]_INST_0_i_9_n_0\
    );
\doutb[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_1_n_0\,
      I1 => \doutb[9]_INST_0_i_2_n_0\,
      I2 => addrb(10),
      I3 => \doutb[9]_INST_0_i_3_n_0\,
      I4 => addrb(9),
      I5 => \doutb[9]_INST_0_i_4_n_0\,
      O => doutb(9)
    );
\doutb[9]_INST_0_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_5_n_0\,
      I1 => \doutb[9]_INST_0_i_6_n_0\,
      O => \doutb[9]_INST_0_i_1_n_0\,
      S => addrb(8)
    );
\doutb[9]_INST_0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0\,
      O => \doutb[9]_INST_0_i_10_n_0\
    );
\doutb[9]_INST_0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\,
      O => \doutb[9]_INST_0_i_11_n_0\
    );
\doutb[9]_INST_0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0\,
      O => \doutb[9]_INST_0_i_12_n_0\
    );
\doutb[9]_INST_0_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_7_n_0\,
      I1 => \doutb[9]_INST_0_i_8_n_0\,
      O => \doutb[9]_INST_0_i_2_n_0\,
      S => addrb(8)
    );
\doutb[9]_INST_0_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_9_n_0\,
      I1 => \doutb[9]_INST_0_i_10_n_0\,
      O => \doutb[9]_INST_0_i_3_n_0\,
      S => addrb(8)
    );
\doutb[9]_INST_0_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_11_n_0\,
      I1 => \doutb[9]_INST_0_i_12_n_0\,
      O => \doutb[9]_INST_0_i_4_n_0\,
      S => addrb(8)
    );
\doutb[9]_INST_0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0\,
      O => \doutb[9]_INST_0_i_5_n_0\
    );
\doutb[9]_INST_0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0\,
      O => \doutb[9]_INST_0_i_6_n_0\
    );
\doutb[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0\,
      O => \doutb[9]_INST_0_i_7_n_0\
    );
\doutb[9]_INST_0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0\,
      O => \doutb[9]_INST_0_i_8_n_0\
    );
\doutb[9]_INST_0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0\,
      I1 => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0\,
      I2 => addrb(7),
      I3 => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0\,
      I4 => addrb(6),
      I5 => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0\,
      O => \doutb[9]_INST_0_i_9_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(9),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_63_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(10),
      I1 => wea(0),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(9),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1024_1087_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1024_1087_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(9),
      I2 => addra(10),
      I3 => addra(6),
      I4 => addra(7),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1088_1151_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1088_1151_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(9),
      I2 => addra(10),
      I3 => addra(7),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1152_1215_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1152_1215_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(9),
      I2 => addra(7),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1216_1279_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1216_1279_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(9),
      I2 => addra(10),
      I3 => addra(8),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1280_1343_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1280_1343_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(7),
      I1 => wea(0),
      I2 => addra(8),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_128_191_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(9),
      I2 => addra(8),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1344_1407_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1344_1407_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(6),
      I1 => addra(9),
      I2 => addra(8),
      I3 => addra(7),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1408_1471_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1408_1471_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(9),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1472_1535_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1472_1535_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(8),
      I2 => addra(10),
      I3 => addra(9),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1536_1599_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1536_1599_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(8),
      I2 => addra(9),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1600_1663_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1600_1663_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(6),
      I1 => addra(8),
      I2 => addra(9),
      I3 => addra(7),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1664_1727_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1664_1727_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(8),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1728_1791_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1728_1791_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(6),
      I1 => addra(7),
      I2 => addra(9),
      I3 => addra(8),
      I4 => wea(0),
      I5 => addra(10),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1792_1855_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1792_1855_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(7),
      I2 => addra(8),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1856_1919_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1856_1919_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(6),
      I2 => addra(8),
      I3 => addra(7),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1920_1983_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1920_1983_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(9),
      I1 => addra(10),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(8),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_192_255_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addra(10),
      I1 => wea(0),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(9),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1984_2047_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_1984_2047_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(8),
      I1 => wea(0),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_256_319_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_256_319_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(9),
      I1 => addra(10),
      I2 => addra(8),
      I3 => addra(6),
      I4 => addra(7),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_320_383_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_320_383_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(9),
      I1 => addra(10),
      I2 => addra(8),
      I3 => addra(7),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_384_447_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_384_447_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(9),
      I1 => addra(10),
      I2 => addra(7),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_448_511_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_448_511_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(9),
      I1 => wea(0),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(10),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_512_575_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_512_575_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(10),
      I2 => addra(9),
      I3 => addra(6),
      I4 => addra(7),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_576_639_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_576_639_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(10),
      I2 => addra(9),
      I3 => addra(7),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_640_703_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_640_703_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => addra(6),
      I1 => wea(0),
      I2 => addra(8),
      I3 => addra(7),
      I4 => addra(10),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_64_127_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(8),
      I1 => addra(10),
      I2 => addra(7),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_704_767_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_704_767_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(10),
      I2 => addra(9),
      I3 => addra(8),
      I4 => addra(6),
      I5 => wea(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_768_831_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_768_831_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(7),
      I1 => addra(10),
      I2 => addra(8),
      I3 => addra(6),
      I4 => wea(0),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_832_895_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_832_895_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => addra(6),
      I1 => addra(10),
      I2 => addra(8),
      I3 => addra(7),
      I4 => wea(0),
      I5 => addra(9),
      O => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_896_959_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_896_959_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(0),
      DIB => dina(1),
      DIC => dina(2),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => wea(0),
      I1 => addra(10),
      I2 => addra(7),
      I3 => addra(6),
      I4 => addra(9),
      I5 => addra(8),
      O => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(12),
      DIB => dina(13),
      DIC => dina(14),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_12_14_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(15),
      DIB => dina(16),
      DIC => dina(17),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_15_17_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(18),
      DIB => dina(19),
      DIC => dina(20),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_18_20_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(21),
      DIB => dina(22),
      DIC => dina(23),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_21_23_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(24),
      DIB => dina(25),
      DIC => dina(26),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_24_26_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(27),
      DIB => dina(28),
      DIC => dina(29),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_27_29_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(30),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_30_30_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31\: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => addra(0),
      A1 => addra(1),
      A2 => addra(2),
      A3 => addra(3),
      A4 => addra(4),
      A5 => addra(5),
      D => dina(31),
      DPO => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31_n_0\,
      DPRA0 => addrb(0),
      DPRA1 => addrb(1),
      DPRA2 => addrb(2),
      DPRA3 => addrb(3),
      DPRA4 => addrb(4),
      DPRA5 => addrb(5),
      SPO => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_31_31_SPO_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(3),
      DIB => dina(4),
      DIC => dina(5),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_3_5_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(6),
      DIB => dina(7),
      DIC => dina(8),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_6_8_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
\gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11\: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => addrb(5 downto 0),
      ADDRB(5 downto 0) => addrb(5 downto 0),
      ADDRC(5 downto 0) => addrb(5 downto 0),
      ADDRD(5 downto 0) => addra(5 downto 0),
      DIA => dina(9),
      DIB => dina(10),
      DIC => dina(11),
      DID => '0',
      DOA => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_0\,
      DOB => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_1\,
      DOC => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_n_2\,
      DOD => \NLW_gen_wr_a.gen_word_narrow.mem_reg_960_1023_9_11_DOD_UNCONNECTED\,
      WCLK => clka,
      WE => \gen_wr_a.gen_word_narrow.mem_reg_960_1023_0_2_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    \syncstages_ff_reg[0]\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_rst_ic.rst_seq_reentered\ : signal is "yes";
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_0_in_0 : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_IN:00010,WRST_OUT:00100,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 2;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 2;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
begin
  \syncstages_ff_reg[0]\ <= \^syncstages_ff_reg[0]\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.rst_seq_reentered\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F40044"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAEEEAFFFFEEEA"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => rst,
      I3 => p_0_in_0,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I2 => rst,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered\,
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__2/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^syncstages_ff_reg[0]\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => rst_i,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \/i__n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^syncstages_ff_reg[0]\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I1 => \gen_rst_ic.rst_seq_reentered\,
      I2 => rst,
      I3 => p_0_in_0,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFEFC"
    )
        port map (
      I0 => rst_i,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in_0,
      I1 => rst,
      O => rst_i
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__1\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I1 => \^syncstages_ff_reg[0]\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => p_0_in(1),
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => p_0_in(1),
      Q => p_0_in_0,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 65536;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 100;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2045;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2045;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 100;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 12;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^empty\ : STD_LOGIC;
  signal empty_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_11\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_12\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_13\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_14\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_15\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_16\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_17\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_18\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_19\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_20\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_21\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc0_out\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal overflow_i0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_16 : STD_LOGIC;
  signal rdp_inst_n_17 : STD_LOGIC;
  signal rdp_inst_n_18 : STD_LOGIC;
  signal rdp_inst_n_19 : STD_LOGIC;
  signal rdp_inst_n_20 : STD_LOGIC;
  signal rdp_inst_n_21 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_9 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_3 : STD_LOGIC;
  signal rst_d1_inst_n_4 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_10 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 12;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 11;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 12;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 2;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 11;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 65536;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 11;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(11 downto 0) => rd_pntr_wr_cdc_dc(11 downto 0),
      src_clk => rd_clk,
      src_in_bin(11 downto 0) => rd_pntr_ext(11 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(10 downto 0) => rd_pntr_wr_cdc(10 downto 0),
      src_clk => rd_clk,
      src_in_bin(10 downto 0) => rd_pntr_ext(10 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(10 downto 0) => rd_pntr_wr_cdc(10 downto 0),
      Q(10 downto 0) => rd_pntr_wr(10 downto 0),
      \count_value_i_reg[10]\(10) => wrpp2_inst_n_0,
      \count_value_i_reg[10]\(9) => wrpp2_inst_n_1,
      \count_value_i_reg[10]\(8) => wrpp2_inst_n_2,
      \count_value_i_reg[10]\(7) => wrpp2_inst_n_3,
      \count_value_i_reg[10]\(6) => wrpp2_inst_n_4,
      \count_value_i_reg[10]\(5) => wrpp2_inst_n_5,
      \count_value_i_reg[10]\(4) => wrpp2_inst_n_6,
      \count_value_i_reg[10]\(3) => wrpp2_inst_n_7,
      \count_value_i_reg[10]\(2) => wrpp2_inst_n_8,
      \count_value_i_reg[10]\(1) => wrpp2_inst_n_9,
      \count_value_i_reg[10]\(0) => wrpp2_inst_n_10,
      \count_value_i_reg[10]_0\(10 downto 0) => count_value_i(10 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg\ => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      ram_full_i0 => ram_full_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(11 downto 0) => rd_pntr_wr_cdc_dc(11 downto 0),
      Q(11) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_11\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
     port map (
      D(10 downto 0) => diff_pntr_pe(10 downto 0),
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      Q(9) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      Q(8) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      Q(7) => \gen_cdc_pntr.wpr_gray_reg_n_14\,
      Q(6) => \gen_cdc_pntr.wpr_gray_reg_n_15\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_n_16\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_n_17\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_n_18\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_n_19\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_n_20\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_n_21\,
      S(3) => rdp_inst_n_12,
      S(2) => rdp_inst_n_13,
      S(1) => rdp_inst_n_14,
      S(0) => rdp_inst_n_15,
      \count_value_i_reg[10]\(2) => rdp_inst_n_17,
      \count_value_i_reg[10]\(1) => rdp_inst_n_18,
      \count_value_i_reg[10]\(0) => rdp_inst_n_19,
      \count_value_i_reg[10]_0\(10) => rdpp1_inst_n_0,
      \count_value_i_reg[10]_0\(9) => rdpp1_inst_n_1,
      \count_value_i_reg[10]_0\(8) => rdpp1_inst_n_2,
      \count_value_i_reg[10]_0\(7) => rdpp1_inst_n_3,
      \count_value_i_reg[10]_0\(6) => rdpp1_inst_n_4,
      \count_value_i_reg[10]_0\(5) => rdpp1_inst_n_5,
      \count_value_i_reg[10]_0\(4) => rdpp1_inst_n_6,
      \count_value_i_reg[10]_0\(3) => rdpp1_inst_n_7,
      \count_value_i_reg[10]_0\(2) => rdpp1_inst_n_8,
      \count_value_i_reg[10]_0\(1) => rdpp1_inst_n_9,
      \count_value_i_reg[10]_0\(0) => rdpp1_inst_n_10,
      \count_value_i_reg[10]_1\(10 downto 0) => rd_pntr_ext(10 downto 0),
      \count_value_i_reg[7]\(3) => rdp_inst_n_20,
      \count_value_i_reg[7]\(2) => rdp_inst_n_21,
      \count_value_i_reg[7]\(1) => rdp_inst_n_22,
      \count_value_i_reg[7]\(0) => rdp_inst_n_23,
      \dest_graysync_ff_reg[1][10]\(10 downto 0) => wr_pntr_rd_cdc(10 downto 0),
      empty_i0 => empty_i0,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \^empty\,
      \gen_rst_ic.fifo_rd_rst_ic_reg\ => \^rd_rst_busy\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(11 downto 0) => wr_pntr_rd_cdc_dc(11 downto 0),
      O(0) => \grdc.diff_wr_rd_pntr_rdc0_out\(11),
      Q(11 downto 0) => rd_pntr_ext(11 downto 0),
      \gen_rst_ic.fifo_rd_rst_ic_reg\ => \^rd_rst_busy\,
      rd_clk => rd_clk
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(11 downto 0) => wr_pntr_rd_cdc_dc(11 downto 0),
      src_clk => wr_clk,
      src_in_bin(11 downto 0) => wr_pntr_ext(11 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__1\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(10 downto 0) => wr_pntr_rd_cdc(10 downto 0),
      src_clk => wr_clk,
      src_in_bin(10 downto 0) => wr_pntr_ext(10 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(10),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[10]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888B88"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      I3 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\,
      I4 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_4_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C800"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777FFFFF"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[6]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[8]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[7]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[9]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[10]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_4_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(11),
      Q => diff_pntr_pf_q(11),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\,
      I1 => diff_pntr_pf_q(7),
      I2 => diff_pntr_pf_q(8),
      I3 => diff_pntr_pf_q(6),
      I4 => diff_pntr_pf_q(5),
      O => p_1_in
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFCFFFC"
    )
        port map (
      I0 => diff_pntr_pf_q(2),
      I1 => diff_pntr_pf_q(10),
      I2 => diff_pntr_pf_q(11),
      I3 => diff_pntr_pf_q(9),
      I4 => diff_pntr_pf_q(3),
      I5 => diff_pntr_pf_q(4),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_n_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_cdc_pntr.rpw_gray_reg_n_12\,
      Q => full_n,
      S => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(10 downto 0) => wr_pntr_ext(10 downto 0),
      addrb(10 downto 0) => rd_pntr_ext(10 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => '0',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rstb => '0',
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc0_out\(11),
      Q => rd_data_count(0),
      R => \^rd_rst_busy\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(11),
      Q => wr_data_count(0),
      R => wrst_busy
    );
rdp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      E(0) => rdp_inst_n_16,
      Q(11 downto 0) => rd_pntr_ext(11 downto 0),
      S(3) => rdp_inst_n_12,
      S(2) => rdp_inst_n_13,
      S(1) => rdp_inst_n_14,
      S(0) => rdp_inst_n_15,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(2) => rdp_inst_n_17,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(1) => rdp_inst_n_18,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[10]\(0) => rdp_inst_n_19,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_20,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_21,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_22,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_23,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \^empty\,
      \gen_rst_ic.fifo_rd_rst_ic_reg\ => \^rd_rst_busy\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[10]\(9) => \gen_cdc_pntr.wpr_gray_reg_n_12\,
      \reg_out_i_reg[10]\(8) => \gen_cdc_pntr.wpr_gray_reg_n_13\,
      \reg_out_i_reg[10]\(7) => \gen_cdc_pntr.wpr_gray_reg_n_14\,
      \reg_out_i_reg[10]\(6) => \gen_cdc_pntr.wpr_gray_reg_n_15\,
      \reg_out_i_reg[10]\(5) => \gen_cdc_pntr.wpr_gray_reg_n_16\,
      \reg_out_i_reg[10]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_17\,
      \reg_out_i_reg[10]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_18\,
      \reg_out_i_reg[10]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_19\,
      \reg_out_i_reg[10]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_20\,
      \reg_out_i_reg[10]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_21\
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      E(0) => rdp_inst_n_16,
      Q(10) => rdpp1_inst_n_0,
      Q(9) => rdpp1_inst_n_1,
      Q(8) => rdpp1_inst_n_2,
      Q(7) => rdpp1_inst_n_3,
      Q(6) => rdpp1_inst_n_4,
      Q(5) => rdpp1_inst_n_5,
      Q(4) => rdpp1_inst_n_6,
      Q(3) => rdpp1_inst_n_7,
      Q(2) => rdpp1_inst_n_8,
      Q(1) => rdpp1_inst_n_9,
      Q(0) => rdpp1_inst_n_10,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \^empty\,
      \gen_rst_ic.fifo_rd_rst_ic_reg\ => \^rd_rst_busy\,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(0) => wrpp2_inst_n_10,
      S(0) => rst_d1_inst_n_2,
      \count_value_i_reg[0]\(0) => count_value_i(0),
      \count_value_i_reg[0]_0\(0) => wr_pntr_ext(0),
      \count_value_i_reg[3]\(0) => rst_d1_inst_n_3,
      \count_value_i_reg[3]_0\(0) => rst_d1_inst_n_4,
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => rst_d1_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      p_1_in => p_1_in,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_2
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      O(0) => \gwdc.diff_wr_rd_pntr1_out\(11),
      Q(11 downto 0) => wr_pntr_ext(11 downto 0),
      d_out_reg(0) => rst_d1_inst_n_4,
      \reg_out_i_reg[11]\(11) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \reg_out_i_reg[11]\(10) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \reg_out_i_reg[11]\(9) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \reg_out_i_reg[11]\(8) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \reg_out_i_reg[11]\(7) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \reg_out_i_reg[11]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \reg_out_i_reg[11]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      \reg_out_i_reg[11]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_7\,
      \reg_out_i_reg[11]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_8\,
      \reg_out_i_reg[11]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_9\,
      \reg_out_i_reg[11]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_10\,
      \reg_out_i_reg[11]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_11\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_3\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(11 downto 2),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(10 downto 0) => count_value_i(10 downto 0),
      d_out_reg(0) => rst_d1_inst_n_3,
      \reg_out_i_reg[10]\(10 downto 0) => rd_pntr_wr(10 downto 0),
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(10) => wrpp2_inst_n_0,
      Q(9) => wrpp2_inst_n_1,
      Q(8) => wrpp2_inst_n_2,
      Q(7) => wrpp2_inst_n_3,
      Q(6) => wrpp2_inst_n_4,
      Q(5) => wrpp2_inst_n_5,
      Q(4) => wrpp2_inst_n_6,
      Q(3) => wrpp2_inst_n_7,
      Q(2) => wrpp2_inst_n_8,
      Q(1) => wrpp2_inst_n_9,
      Q(0) => wrpp2_inst_n_10,
      S(0) => rst_d1_inst_n_2,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => \^full\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      \syncstages_ff_reg[0]\ => \^rd_rst_busy\,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prog_empty : out STD_LOGIC;
    sync_out : out STD_LOGIC;
    underflow_reg_reg : out STD_LOGIC;
    overflow_reg_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    reset_fifo_mem_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rd_en_reg : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    scregister : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_0\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_2\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_3\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_40\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_42\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_44\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_45\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_46\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_47\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_48\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_5\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_6\ : STD_LOGIC;
  signal \gnuram_async_fifo.xpm_fifo_base_inst_n_7\ : STD_LOGIC;
  signal overflow : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^sync_out\ : STD_LOGIC;
  signal underflow : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2048;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 65536;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2048;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 100;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2045;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2045;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 100;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 12;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 11;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gnuram_async_fifo.xpm_fifo_base_inst_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of underflow_reg_i_1 : label is "soft_lutpair21";
begin
  sync_out <= \^sync_out\;
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => \gnuram_async_fifo.xpm_fifo_base_inst_n_45\,
      almost_full => \gnuram_async_fifo.xpm_fifo_base_inst_n_6\,
      data_valid => \gnuram_async_fifo.xpm_fifo_base_inst_n_46\,
      dbiterr => \gnuram_async_fifo.xpm_fifo_base_inst_n_48\,
      din(31 downto 0) => Q(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => \gnuram_async_fifo.xpm_fifo_base_inst_n_40\,
      full => \gnuram_async_fifo.xpm_fifo_base_inst_n_0\,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => \gnuram_async_fifo.xpm_fifo_base_inst_n_2\,
      rd_clk => rd_clk,
      rd_data_count(0) => \gnuram_async_fifo.xpm_fifo_base_inst_n_42\,
      rd_en => \^sync_out\,
      rd_rst_busy => \gnuram_async_fifo.xpm_fifo_base_inst_n_44\,
      rst => rst,
      sbiterr => \gnuram_async_fifo.xpm_fifo_base_inst_n_47\,
      sleep => '0',
      underflow => underflow,
      wr_ack => \gnuram_async_fifo.xpm_fifo_base_inst_n_7\,
      wr_clk => s00_axi_aclk,
      wr_data_count(0) => \gnuram_async_fifo.xpm_fifo_base_inst_n_3\,
      wr_en => wr_en,
      wr_rst_busy => \gnuram_async_fifo.xpm_fifo_base_inst_n_5\
    );
\gnuram_async_fifo.xpm_fifo_base_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_fifo_mem_reg,
      I1 => s00_axi_aresetn,
      O => rst
    );
overflow_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => scregister(1),
      I1 => overflow,
      I2 => s00_axi_aresetn,
      I3 => p_1_in(0),
      O => overflow_reg_reg
    );
sync_out_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rd_en_reg,
      I1 => rd_clk_en,
      I2 => s00_axi_aresetn,
      O => \^sync_out\
    );
underflow_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => scregister(0),
      I1 => underflow,
      I2 => s00_axi_aresetn,
      I3 => p_1_in(0),
      O => underflow_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_injector is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prog_empty : out STD_LOGIC;
    sync_out : out STD_LOGIC;
    underflow_reg_reg : out STD_LOGIC;
    overflow_reg_reg : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rd_clk : in STD_LOGIC;
    reset_fifo_mem_reg : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    rd_en_reg : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    scregister : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_injector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_injector is
begin
xpm_fifo_async_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async
     port map (
      Q(31 downto 0) => Q(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      overflow_reg_reg => overflow_reg_reg,
      p_1_in(0) => p_1_in(0),
      prog_empty => prog_empty,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_en_reg => rd_en_reg,
      reset_fifo_mem_reg => reset_fifo_mem_reg,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      scregister(1 downto 0) => scregister(1 downto 0),
      sync_out => sync_out,
      underflow_reg_reg => underflow_reg_reg,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0_S00_AXI is
  port (
    s00_axi_awready : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_out : out STD_LOGIC;
    empty : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_en : in STD_LOGIC;
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0_S00_AXI is
  signal \BRAM_GEN[0].ledOutput[31]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[0]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[10]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[11]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[12]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[13]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[14]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[15]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[16]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[17]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[18]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[19]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[1]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[20]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[21]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[22]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[23]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[24]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[25]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[26]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[27]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[28]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[29]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[2]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[30]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[31]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[3]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[4]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[5]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[6]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[7]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[8]\ : STD_LOGIC;
  signal \BRAM_GEN[0].ledOutput_reg_n_0_[9]\ : STD_LOGIC;
  signal \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].mem_data_out_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \BRAM_GEN[0].scregister[0]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[2]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[31]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[31]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[31]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[31]_i_4_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[3]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[4]_i_1_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[4]_i_2_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister[4]_i_3_n_0\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[10]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[11]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[12]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[13]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[14]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[15]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[16]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[17]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[18]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[19]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[20]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[21]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[22]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[23]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[24]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[25]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[26]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[27]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[28]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[29]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[2]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[30]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[31]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[3]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[4]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[5]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[6]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[7]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[8]\ : STD_LOGIC;
  signal \BRAM_GEN[0].scregister_reg_n_0_[9]\ : STD_LOGIC;
  signal L : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal S_AXI_ARESET0 : STD_LOGIC;
  signal axi_araddr1 : STD_LOGIC;
  signal axi_araddr18_out : STD_LOGIC;
  signal axi_araddr3 : STD_LOGIC;
  signal axi_araddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_araddr3_carry_n_1 : STD_LOGIC;
  signal axi_araddr3_carry_n_2 : STD_LOGIC;
  signal axi_araddr3_carry_n_3 : STD_LOGIC;
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_araddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[5]\ : STD_LOGIC;
  signal axi_arburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_arlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_arlen_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_arlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_arlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal axi_arready_i_2_n_0 : STD_LOGIC;
  signal axi_arready_i_3_n_0 : STD_LOGIC;
  signal axi_arready_i_4_n_0 : STD_LOGIC;
  signal axi_arready_i_5_n_0 : STD_LOGIC;
  signal axi_arready_i_6_n_0 : STD_LOGIC;
  signal axi_arv_arr_flag : STD_LOGIC;
  signal axi_arv_arr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr1 : STD_LOGIC;
  signal axi_awaddr3 : STD_LOGIC;
  signal axi_awaddr3_carry_i_1_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_2_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_3_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_4_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_5_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_6_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_7_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_i_8_n_0 : STD_LOGIC;
  signal axi_awaddr3_carry_n_1 : STD_LOGIC;
  signal axi_awaddr3_carry_n_2 : STD_LOGIC;
  signal axi_awaddr3_carry_n_3 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_awaddr[5]_i_7_n_0\ : STD_LOGIC;
  signal axi_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_awlen_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_awlen_cntr_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_awlen_reg_n_0_[0]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[1]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awlen_reg_n_0_[7]\ : STD_LOGIC;
  signal axi_awready_i_2_n_0 : STD_LOGIC;
  signal axi_awv_awr_flag : STD_LOGIC;
  signal axi_awv_awr_flag_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rlast0 : STD_LOGIC;
  signal axi_rlast_i_1_n_0 : STD_LOGIC;
  signal axi_rlast_i_2_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty0 : STD_LOGIC;
  signal empty_A : STD_LOGIC;
  signal empty_B : STD_LOGIC;
  signal empty_C : STD_LOGIC;
  signal empty_int : STD_LOGIC;
  signal fifo_inst_n_34 : STD_LOGIC;
  signal fifo_inst_n_35 : STD_LOGIC;
  signal \mem_data_out[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal rd_en_reg : STD_LOGIC;
  signal reset_count : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \reset_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[3]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \reset_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \reset_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \reset_count[7]_i_5_n_0\ : STD_LOGIC;
  signal reset_count_0 : STD_LOGIC;
  signal \reset_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \reset_count_reg_n_0_[7]\ : STD_LOGIC;
  signal reset_fifo_mem_i_1_n_0 : STD_LOGIC;
  signal reset_fifo_mem_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rlast\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal scregister : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_en : STD_LOGIC;
  signal wr_en_reg_i_1_n_0 : STD_LOGIC;
  signal wr_en_reg_i_2_n_0 : STD_LOGIC;
  signal NLW_axi_araddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_awaddr3_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BRAM_GEN[0].scregister[31]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_araddr[2]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_araddr[4]_i_3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_araddr[5]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[3]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_arlen_cntr[7]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of axi_arready_i_6 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of axi_arv_arr_flag_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_awaddr[4]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_awaddr[5]_i_7\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_awlen_cntr[7]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \reset_count[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reset_count[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reset_count[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \reset_count[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \reset_count[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reset_count[7]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \reset_count[7]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \reset_count[7]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \s00_axi_rdata[10]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s00_axi_rdata[11]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s00_axi_rdata[12]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s00_axi_rdata[13]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s00_axi_rdata[14]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s00_axi_rdata[15]_INST_0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s00_axi_rdata[16]_INST_0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s00_axi_rdata[17]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s00_axi_rdata[18]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s00_axi_rdata[19]_INST_0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s00_axi_rdata[1]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s00_axi_rdata[20]_INST_0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s00_axi_rdata[21]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s00_axi_rdata[22]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s00_axi_rdata[23]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s00_axi_rdata[24]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s00_axi_rdata[25]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s00_axi_rdata[26]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s00_axi_rdata[27]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s00_axi_rdata[28]_INST_0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s00_axi_rdata[29]_INST_0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s00_axi_rdata[2]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \s00_axi_rdata[30]_INST_0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s00_axi_rdata[31]_INST_0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s00_axi_rdata[3]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s00_axi_rdata[4]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \s00_axi_rdata[5]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s00_axi_rdata[6]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \s00_axi_rdata[7]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s00_axi_rdata[8]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \s00_axi_rdata[9]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of wr_en_reg_i_2 : label is "soft_lutpair39";
begin
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rlast <= \^s00_axi_rlast\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
\BRAM_GEN[0].ledOutput[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4777000000000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[2]\,
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => L(2),
      I4 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I5 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      O => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\
    );
\BRAM_GEN[0].ledOutput_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[0]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[10]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[11]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[12]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[13]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[14]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[15]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[16]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[17]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[18]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[19]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[1]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[20]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[21]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[22]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[23]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[24]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[25]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[26]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[27]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[28]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[29]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[2]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[30]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[31]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[3]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[4]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[5]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[6]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[7]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[8]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].ledOutput_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].ledOutput[31]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].ledOutput_reg_n_0_[9]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].mem_data_out[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[0]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => p_1_in(0),
      O => data_out(0)
    );
\BRAM_GEN[0].mem_data_out[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[10]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[10]\,
      O => data_out(10)
    );
\BRAM_GEN[0].mem_data_out[0][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[11]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[11]\,
      O => data_out(11)
    );
\BRAM_GEN[0].mem_data_out[0][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[12]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[12]\,
      O => data_out(12)
    );
\BRAM_GEN[0].mem_data_out[0][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[13]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[13]\,
      O => data_out(13)
    );
\BRAM_GEN[0].mem_data_out[0][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[14]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[14]\,
      O => data_out(14)
    );
\BRAM_GEN[0].mem_data_out[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[15]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[15]\,
      O => data_out(15)
    );
\BRAM_GEN[0].mem_data_out[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[16]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[16]\,
      O => data_out(16)
    );
\BRAM_GEN[0].mem_data_out[0][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[17]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[17]\,
      O => data_out(17)
    );
\BRAM_GEN[0].mem_data_out[0][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[18]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[18]\,
      O => data_out(18)
    );
\BRAM_GEN[0].mem_data_out[0][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[19]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[19]\,
      O => data_out(19)
    );
\BRAM_GEN[0].mem_data_out[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[1]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => p_0_in,
      O => data_out(1)
    );
\BRAM_GEN[0].mem_data_out[0][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[20]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[20]\,
      O => data_out(20)
    );
\BRAM_GEN[0].mem_data_out[0][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[21]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[21]\,
      O => data_out(21)
    );
\BRAM_GEN[0].mem_data_out[0][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[22]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[22]\,
      O => data_out(22)
    );
\BRAM_GEN[0].mem_data_out[0][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[23]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[23]\,
      O => data_out(23)
    );
\BRAM_GEN[0].mem_data_out[0][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[24]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[24]\,
      O => data_out(24)
    );
\BRAM_GEN[0].mem_data_out[0][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[25]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[25]\,
      O => data_out(25)
    );
\BRAM_GEN[0].mem_data_out[0][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[26]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[26]\,
      O => data_out(26)
    );
\BRAM_GEN[0].mem_data_out[0][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[27]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[27]\,
      O => data_out(27)
    );
\BRAM_GEN[0].mem_data_out[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[28]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[28]\,
      O => data_out(28)
    );
\BRAM_GEN[0].mem_data_out[0][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[29]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[29]\,
      O => data_out(29)
    );
\BRAM_GEN[0].mem_data_out[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[2]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[2]\,
      O => data_out(2)
    );
\BRAM_GEN[0].mem_data_out[0][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[30]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[30]\,
      O => data_out(30)
    );
\BRAM_GEN[0].mem_data_out[0][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => axi_arv_arr_flag,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_araddr_reg_n_0_[4]\,
      O => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[31]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[31]\,
      O => data_out(31)
    );
\BRAM_GEN[0].mem_data_out[0][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[2]\,
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => L(2),
      O => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\
    );
\BRAM_GEN[0].mem_data_out[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[3]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[3]\,
      O => data_out(3)
    );
\BRAM_GEN[0].mem_data_out[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[4]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[4]\,
      O => data_out(4)
    );
\BRAM_GEN[0].mem_data_out[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[5]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[5]\,
      O => data_out(5)
    );
\BRAM_GEN[0].mem_data_out[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[6]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[6]\,
      O => data_out(6)
    );
\BRAM_GEN[0].mem_data_out[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[7]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[7]\,
      O => data_out(7)
    );
\BRAM_GEN[0].mem_data_out[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[8]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[8]\,
      O => data_out(8)
    );
\BRAM_GEN[0].mem_data_out[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \BRAM_GEN[0].ledOutput_reg_n_0_[9]\,
      I1 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I2 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[9]\,
      O => data_out(9)
    );
\BRAM_GEN[0].mem_data_out_reg[0][0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(0),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(0),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(10),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(10),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(11),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(11),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(12),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(12),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(13),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(13),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(14),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(14),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(15),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(15),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][16]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(16),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(16),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(17),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(17),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(18),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(18),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(19),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(19),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(1),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(1),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][20]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(20),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(20),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][21]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(21),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(21),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][22]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(22),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(22),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][23]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(23),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(23),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][24]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(24),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(24),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(25),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(25),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][26]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(26),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(26),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(27),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(27),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][28]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(28),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(28),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][29]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(29),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(29),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(2),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(2),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][30]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(30),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(30),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][31]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(31),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(31),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(3),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(3),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(4),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(4),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(5),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(5),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(6),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(6),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(7),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(7),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(8),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(8),
      S => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].mem_data_out_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arv_arr_flag,
      D => data_out(9),
      Q => \BRAM_GEN[0].mem_data_out_reg[0]\(9),
      R => \mem_data_out[0]_0\
    );
\BRAM_GEN[0].scregister[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => \BRAM_GEN[0].scregister[4]_i_2_n_0\,
      I2 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      I3 => p_1_in(0),
      O => \BRAM_GEN[0].scregister[0]_i_1_n_0\
    );
\BRAM_GEN[0].scregister[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCCA0CC"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => scregister(2),
      I2 => \BRAM_GEN[0].scregister[4]_i_2_n_0\,
      I3 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      I4 => \BRAM_GEN[0].scregister_reg_n_0_[2]\,
      O => \BRAM_GEN[0].scregister[2]_i_1_n_0\
    );
\BRAM_GEN[0].scregister[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888000000000000"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[2]\,
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => L(2),
      I4 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      I5 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      O => \BRAM_GEN[0].scregister[31]_i_1_n_0\
    );
\BRAM_GEN[0].scregister[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABBB"
    )
        port map (
      I0 => \BRAM_GEN[0].scregister[31]_i_4_n_0\,
      I1 => axi_arv_arr_flag,
      I2 => axi_awv_awr_flag,
      I3 => L(3),
      I4 => L(4),
      I5 => L(5),
      O => \BRAM_GEN[0].scregister[31]_i_2_n_0\
    );
\BRAM_GEN[0].scregister[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_wstrb(0),
      I3 => s00_axi_wstrb(1),
      I4 => s00_axi_wstrb(3),
      I5 => s00_axi_wstrb(2),
      O => \BRAM_GEN[0].scregister[31]_i_3_n_0\
    );
\BRAM_GEN[0].scregister[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[4]\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => axi_arv_arr_flag,
      I3 => \axi_araddr_reg_n_0_[5]\,
      O => \BRAM_GEN[0].scregister[31]_i_4_n_0\
    );
\BRAM_GEN[0].scregister[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCCA0CC"
    )
        port map (
      I0 => s00_axi_wdata(3),
      I1 => scregister(3),
      I2 => \BRAM_GEN[0].scregister[4]_i_2_n_0\,
      I3 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      I4 => \BRAM_GEN[0].scregister_reg_n_0_[3]\,
      O => \BRAM_GEN[0].scregister[3]_i_1_n_0\
    );
\BRAM_GEN[0].scregister[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => s00_axi_wdata(4),
      I1 => \BRAM_GEN[0].scregister[4]_i_2_n_0\,
      I2 => \BRAM_GEN[0].scregister[31]_i_3_n_0\,
      I3 => \BRAM_GEN[0].scregister_reg_n_0_[4]\,
      O => \BRAM_GEN[0].scregister[4]_i_1_n_0\
    );
\BRAM_GEN[0].scregister[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABAA00000000"
    )
        port map (
      I0 => \BRAM_GEN[0].scregister[4]_i_3_n_0\,
      I1 => \axi_araddr_reg_n_0_[4]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => axi_arv_arr_flag,
      I4 => \axi_araddr_reg_n_0_[5]\,
      I5 => \BRAM_GEN[0].mem_data_out[0][31]_i_3_n_0\,
      O => \BRAM_GEN[0].scregister[4]_i_2_n_0\
    );
\BRAM_GEN[0].scregister[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => L(5),
      I1 => L(4),
      I2 => L(3),
      I3 => axi_awv_awr_flag,
      I4 => axi_arv_arr_flag,
      O => \BRAM_GEN[0].scregister[4]_i_3_n_0\
    );
\BRAM_GEN[0].scregister_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \BRAM_GEN[0].scregister[0]_i_1_n_0\,
      Q => p_1_in(0),
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[10]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[11]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[12]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[13]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[14]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[15]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[16]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[17]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[18]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[19]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => p_0_in,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[20]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[21]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[22]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[23]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[24]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[25]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[26]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[27]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[28]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[29]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \BRAM_GEN[0].scregister[2]_i_1_n_0\,
      Q => \BRAM_GEN[0].scregister_reg_n_0_[2]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[30]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[31]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \BRAM_GEN[0].scregister[3]_i_1_n_0\,
      Q => \BRAM_GEN[0].scregister_reg_n_0_[3]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \BRAM_GEN[0].scregister[4]_i_1_n_0\,
      Q => \BRAM_GEN[0].scregister_reg_n_0_[4]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[5]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[6]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[7]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[8]\,
      R => S_AXI_ARESET0
    );
\BRAM_GEN[0].scregister_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \BRAM_GEN[0].scregister[31]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \BRAM_GEN[0].scregister_reg_n_0_[9]\,
      R => S_AXI_ARESET0
    );
axi_araddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_araddr3,
      CO(2) => axi_araddr3_carry_n_1,
      CO(1) => axi_araddr3_carry_n_2,
      CO(0) => axi_araddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_araddr3_carry_i_1_n_0,
      DI(2) => axi_araddr3_carry_i_2_n_0,
      DI(1) => axi_araddr3_carry_i_3_n_0,
      DI(0) => axi_araddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_araddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_araddr3_carry_i_5_n_0,
      S(2) => axi_araddr3_carry_i_6_n_0,
      S(1) => axi_araddr3_carry_i_7_n_0,
      S(0) => axi_araddr3_carry_i_8_n_0
    );
axi_araddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(7),
      I1 => \axi_arlen_reg_n_0_[7]\,
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => \axi_arlen_cntr_reg__0\(6),
      O => axi_araddr3_carry_i_1_n_0
    );
axi_araddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(5),
      I1 => \axi_arlen_reg_n_0_[5]\,
      I2 => \axi_arlen_reg_n_0_[4]\,
      I3 => \axi_arlen_cntr_reg__0\(4),
      O => axi_araddr3_carry_i_2_n_0
    );
axi_araddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(3),
      I1 => \axi_arlen_reg_n_0_[3]\,
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => \axi_arlen_cntr_reg__0\(2),
      O => axi_araddr3_carry_i_3_n_0
    );
axi_araddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(1),
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => \axi_arlen_cntr_reg__0\(0),
      O => axi_araddr3_carry_i_4_n_0
    );
axi_araddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(6),
      I1 => \axi_arlen_reg_n_0_[6]\,
      I2 => \axi_arlen_cntr_reg__0\(7),
      I3 => \axi_arlen_reg_n_0_[7]\,
      O => axi_araddr3_carry_i_5_n_0
    );
axi_araddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(4),
      I1 => \axi_arlen_reg_n_0_[4]\,
      I2 => \axi_arlen_cntr_reg__0\(5),
      I3 => \axi_arlen_reg_n_0_[5]\,
      O => axi_araddr3_carry_i_6_n_0
    );
axi_araddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(2),
      I1 => \axi_arlen_reg_n_0_[2]\,
      I2 => \axi_arlen_cntr_reg__0\(3),
      I3 => \axi_arlen_reg_n_0_[3]\,
      O => axi_araddr3_carry_i_7_n_0
    );
axi_araddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => \axi_arlen_cntr_reg__0\(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => \axi_arlen_cntr_reg__0\(0),
      O => axi_araddr3_carry_i_8_n_0
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8BB888BB88BB"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => axi_araddr18_out,
      I2 => \axi_araddr[2]_i_2_n_0\,
      I3 => \axi_araddr_reg_n_0_[2]\,
      I4 => \axi_arlen_reg_n_0_[0]\,
      I5 => \axi_araddr[2]_i_3_n_0\,
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_araddr[2]_i_2_n_0\
    );
\axi_araddr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51510051"
    )
        port map (
      I0 => axi_arburst(0),
      I1 => \axi_arlen_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[4]\,
      I3 => \axi_arlen_reg_n_0_[3]\,
      I4 => \axi_araddr_reg_n_0_[5]\,
      O => \axi_araddr[2]_i_3_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \axi_araddr[3]_i_2_n_0\,
      I1 => s00_axi_araddr(1),
      I2 => \^s00_axi_arready\,
      I3 => s00_axi_arvalid,
      I4 => axi_arv_arr_flag,
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2D2DF070"
    )
        port map (
      I0 => \axi_araddr[2]_i_3_n_0\,
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      I5 => axi_araddr18_out,
      O => \axi_araddr[3]_i_2_n_0\
    );
\axi_araddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B8BBB8BBB888"
    )
        port map (
      I0 => s00_axi_araddr(2),
      I1 => axi_araddr18_out,
      I2 => \axi_araddr[4]_i_2_n_0\,
      I3 => \axi_araddr[5]_i_4_n_0\,
      I4 => \axi_araddr_reg_n_0_[4]\,
      I5 => \axi_araddr[4]_i_3_n_0\,
      O => \axi_araddr[4]_i_1_n_0\
    );
\axi_araddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22D4DDD4DD2B22"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      I2 => \axi_araddr_reg_n_0_[2]\,
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => \axi_araddr_reg_n_0_[4]\,
      I5 => \axi_arlen_reg_n_0_[2]\,
      O => \axi_araddr[4]_i_2_n_0\
    );
\axi_araddr[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[2]\,
      I1 => \axi_araddr_reg_n_0_[3]\,
      O => \axi_araddr[4]_i_3_n_0\
    );
\axi_araddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => axi_araddr18_out,
      I1 => axi_arburst(1),
      I2 => axi_arburst(0),
      I3 => axi_araddr3,
      I4 => s00_axi_rready,
      I5 => \^s00_axi_rvalid\,
      O => \axi_araddr[5]_i_1_n_0\
    );
\axi_araddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => s00_axi_araddr(3),
      I1 => axi_araddr18_out,
      I2 => \axi_araddr[5]_i_3_n_0\,
      I3 => \axi_araddr[5]_i_4_n_0\,
      I4 => \axi_araddr[5]_i_5_n_0\,
      O => \axi_araddr[5]_i_2_n_0\
    );
\axi_araddr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[3]\,
      I1 => \axi_araddr_reg_n_0_[5]\,
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => \axi_araddr_reg_n_0_[4]\,
      I4 => \axi_araddr[5]_i_6_n_0\,
      O => \axi_araddr[5]_i_3_n_0\
    );
\axi_araddr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => \axi_araddr[2]_i_3_n_0\,
      I1 => \axi_arlen_reg_n_0_[1]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_arlen_reg_n_0_[0]\,
      I4 => \axi_araddr_reg_n_0_[2]\,
      O => \axi_araddr[5]_i_4_n_0\
    );
\axi_araddr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \axi_araddr_reg_n_0_[5]\,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_araddr_reg_n_0_[4]\,
      O => \axi_araddr[5]_i_5_n_0\
    );
\axi_araddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[0]\,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => \axi_araddr_reg_n_0_[3]\,
      I3 => \axi_arlen_reg_n_0_[1]\,
      O => \axi_araddr[5]_i_6_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[2]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[2]\,
      R => S_AXI_ARESET0
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[3]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[3]\,
      R => S_AXI_ARESET0
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[4]_i_1_n_0\,
      Q => \axi_araddr_reg_n_0_[4]\,
      R => S_AXI_ARESET0
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_araddr[5]_i_1_n_0\,
      D => \axi_araddr[5]_i_2_n_0\,
      Q => \axi_araddr_reg_n_0_[5]\,
      R => S_AXI_ARESET0
    );
\axi_arburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arburst(0),
      Q => axi_arburst(0),
      R => S_AXI_ARESET0
    );
\axi_arburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arburst(1),
      Q => axi_arburst(1),
      R => S_AXI_ARESET0
    );
\axi_arlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => axi_arv_arr_flag,
      O => axi_araddr18_out
    );
\axi_arlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(0),
      O => plusOp(0)
    );
\axi_arlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(1),
      I1 => \axi_arlen_cntr_reg__0\(0),
      O => plusOp(1)
    );
\axi_arlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(2),
      I1 => \axi_arlen_cntr_reg__0\(1),
      I2 => \axi_arlen_cntr_reg__0\(0),
      O => plusOp(2)
    );
\axi_arlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(3),
      I1 => \axi_arlen_cntr_reg__0\(0),
      I2 => \axi_arlen_cntr_reg__0\(1),
      I3 => \axi_arlen_cntr_reg__0\(2),
      O => plusOp(3)
    );
\axi_arlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(2),
      I1 => \axi_arlen_cntr_reg__0\(1),
      I2 => \axi_arlen_cntr_reg__0\(0),
      I3 => \axi_arlen_cntr_reg__0\(3),
      I4 => \axi_arlen_cntr_reg__0\(4),
      O => plusOp(4)
    );
\axi_arlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(5),
      I1 => \axi_arlen_cntr_reg__0\(2),
      I2 => \axi_arlen_cntr_reg__0\(1),
      I3 => \axi_arlen_cntr_reg__0\(0),
      I4 => \axi_arlen_cntr_reg__0\(3),
      I5 => \axi_arlen_cntr_reg__0\(4),
      O => plusOp(5)
    );
\axi_arlen_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(6),
      I1 => \axi_arlen_cntr[7]_i_4_n_0\,
      I2 => \axi_arlen_cntr_reg__0\(5),
      O => plusOp(6)
    );
\axi_arlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => axi_arv_arr_flag,
      I3 => s00_axi_aresetn,
      O => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axi_araddr3,
      I1 => s00_axi_rready,
      I2 => \^s00_axi_rvalid\,
      O => axi_araddr1
    );
\axi_arlen_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(7),
      I1 => \axi_arlen_cntr_reg__0\(5),
      I2 => \axi_arlen_cntr[7]_i_4_n_0\,
      I3 => \axi_arlen_cntr_reg__0\(6),
      O => plusOp(7)
    );
\axi_arlen_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_arlen_cntr_reg__0\(4),
      I1 => \axi_arlen_cntr_reg__0\(3),
      I2 => \axi_arlen_cntr_reg__0\(0),
      I3 => \axi_arlen_cntr_reg__0\(1),
      I4 => \axi_arlen_cntr_reg__0\(2),
      O => \axi_arlen_cntr[7]_i_4_n_0\
    );
\axi_arlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(0),
      Q => \axi_arlen_cntr_reg__0\(0),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(1),
      Q => \axi_arlen_cntr_reg__0\(1),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(2),
      Q => \axi_arlen_cntr_reg__0\(2),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(3),
      Q => \axi_arlen_cntr_reg__0\(3),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(4),
      Q => \axi_arlen_cntr_reg__0\(4),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(5),
      Q => \axi_arlen_cntr_reg__0\(5),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(6),
      Q => \axi_arlen_cntr_reg__0\(6),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr1,
      D => plusOp(7),
      Q => \axi_arlen_cntr_reg__0\(7),
      R => \axi_arlen_cntr[7]_i_1_n_0\
    );
\axi_arlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(0),
      Q => \axi_arlen_reg_n_0_[0]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(1),
      Q => \axi_arlen_reg_n_0_[1]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(2),
      Q => \axi_arlen_reg_n_0_[2]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(3),
      Q => \axi_arlen_reg_n_0_[3]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(4),
      Q => \axi_arlen_reg_n_0_[4]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(5),
      Q => \axi_arlen_reg_n_0_[5]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(6),
      Q => \axi_arlen_reg_n_0_[6]\,
      R => S_AXI_ARESET0
    );
\axi_arlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_araddr18_out,
      D => s00_axi_arlen(7),
      Q => \axi_arlen_reg_n_0_[7]\,
      R => S_AXI_ARESET0
    );
axi_arready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDC0010"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => \^s00_axi_arready\,
      I2 => s00_axi_arvalid,
      I3 => axi_arv_arr_flag,
      I4 => axi_arready_i_2_n_0,
      O => axi_arready_i_1_n_0
    );
axi_arready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s00_axi_rready,
      I1 => \^s00_axi_rvalid\,
      I2 => axi_arready_i_3_n_0,
      I3 => axi_arready_i_4_n_0,
      I4 => axi_arready_i_5_n_0,
      I5 => axi_arready_i_6_n_0,
      O => axi_arready_i_2_n_0
    );
axi_arready_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[3]\,
      I1 => \axi_arlen_cntr_reg__0\(3),
      I2 => \axi_arlen_reg_n_0_[2]\,
      I3 => \axi_arlen_cntr_reg__0\(2),
      O => axi_arready_i_3_n_0
    );
axi_arready_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[7]\,
      I1 => \axi_arlen_cntr_reg__0\(7),
      I2 => \axi_arlen_reg_n_0_[6]\,
      I3 => \axi_arlen_cntr_reg__0\(6),
      O => axi_arready_i_4_n_0
    );
axi_arready_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[5]\,
      I1 => \axi_arlen_cntr_reg__0\(5),
      I2 => \axi_arlen_reg_n_0_[4]\,
      I3 => \axi_arlen_cntr_reg__0\(4),
      O => axi_arready_i_5_n_0
    );
axi_arready_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_arlen_reg_n_0_[1]\,
      I1 => \axi_arlen_cntr_reg__0\(1),
      I2 => \axi_arlen_reg_n_0_[0]\,
      I3 => \axi_arlen_cntr_reg__0\(0),
      O => axi_arready_i_6_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => S_AXI_ARESET0
    );
axi_arv_arr_flag_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550300"
    )
        port map (
      I0 => axi_arready_i_2_n_0,
      I1 => axi_awv_awr_flag,
      I2 => \^s00_axi_arready\,
      I3 => s00_axi_arvalid,
      I4 => axi_arv_arr_flag,
      O => axi_arv_arr_flag_i_1_n_0
    );
axi_arv_arr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arv_arr_flag_i_1_n_0,
      Q => axi_arv_arr_flag,
      R => S_AXI_ARESET0
    );
axi_awaddr3_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => axi_awaddr3,
      CO(2) => axi_awaddr3_carry_n_1,
      CO(1) => axi_awaddr3_carry_n_2,
      CO(0) => axi_awaddr3_carry_n_3,
      CYINIT => '1',
      DI(3) => axi_awaddr3_carry_i_1_n_0,
      DI(2) => axi_awaddr3_carry_i_2_n_0,
      DI(1) => axi_awaddr3_carry_i_3_n_0,
      DI(0) => axi_awaddr3_carry_i_4_n_0,
      O(3 downto 0) => NLW_axi_awaddr3_carry_O_UNCONNECTED(3 downto 0),
      S(3) => axi_awaddr3_carry_i_5_n_0,
      S(2) => axi_awaddr3_carry_i_6_n_0,
      S(1) => axi_awaddr3_carry_i_7_n_0,
      S(0) => axi_awaddr3_carry_i_8_n_0
    );
axi_awaddr3_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(7),
      I1 => \axi_awlen_reg_n_0_[7]\,
      I2 => \axi_awlen_reg_n_0_[6]\,
      I3 => \axi_awlen_cntr_reg__0\(6),
      O => axi_awaddr3_carry_i_1_n_0
    );
axi_awaddr3_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(5),
      I1 => \axi_awlen_reg_n_0_[5]\,
      I2 => \axi_awlen_reg_n_0_[4]\,
      I3 => \axi_awlen_cntr_reg__0\(4),
      O => axi_awaddr3_carry_i_2_n_0
    );
axi_awaddr3_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(3),
      I1 => \axi_awlen_reg_n_0_[3]\,
      I2 => \axi_awlen_reg_n_0_[2]\,
      I3 => \axi_awlen_cntr_reg__0\(2),
      O => axi_awaddr3_carry_i_3_n_0
    );
axi_awaddr3_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(1),
      I1 => \axi_awlen_reg_n_0_[1]\,
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => \axi_awlen_cntr_reg__0\(0),
      O => axi_awaddr3_carry_i_4_n_0
    );
axi_awaddr3_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[7]\,
      I1 => \axi_awlen_cntr_reg__0\(7),
      I2 => \axi_awlen_reg_n_0_[6]\,
      I3 => \axi_awlen_cntr_reg__0\(6),
      O => axi_awaddr3_carry_i_5_n_0
    );
axi_awaddr3_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[5]\,
      I1 => \axi_awlen_cntr_reg__0\(5),
      I2 => \axi_awlen_reg_n_0_[4]\,
      I3 => \axi_awlen_cntr_reg__0\(4),
      O => axi_awaddr3_carry_i_6_n_0
    );
axi_awaddr3_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[3]\,
      I1 => \axi_awlen_cntr_reg__0\(3),
      I2 => \axi_awlen_reg_n_0_[2]\,
      I3 => \axi_awlen_cntr_reg__0\(2),
      O => axi_awaddr3_carry_i_7_n_0
    );
axi_awaddr3_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => \axi_awlen_cntr_reg__0\(1),
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => \axi_awlen_cntr_reg__0\(0),
      O => axi_awaddr3_carry_i_8_n_0
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888BBBBBBBB8"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => p_16_in,
      I2 => axi_awburst(0),
      I3 => \axi_awaddr[2]_i_2_n_0\,
      I4 => \axi_awlen_reg_n_0_[0]\,
      I5 => L(2),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => L(3),
      I2 => \axi_awlen_reg_n_0_[0]\,
      I3 => L(2),
      I4 => \axi_awaddr[5]_i_6_n_0\,
      O => \axi_awaddr[2]_i_2_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AEEAAEEA"
    )
        port map (
      I0 => \axi_awaddr[3]_i_2_n_0\,
      I1 => \axi_awaddr[5]_i_4_n_0\,
      I2 => L(3),
      I3 => L(2),
      I4 => s00_axi_awaddr(1),
      I5 => p_16_in,
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010000000100"
    )
        port map (
      I0 => \axi_awaddr[5]_i_6_n_0\,
      I1 => axi_awburst(0),
      I2 => \axi_awlen_reg_n_0_[1]\,
      I3 => L(3),
      I4 => \axi_awlen_reg_n_0_[0]\,
      I5 => L(2),
      O => \axi_awaddr[3]_i_2_n_0\
    );
\axi_awaddr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => s00_axi_awaddr(2),
      I1 => p_16_in,
      I2 => L(4),
      I3 => \axi_awaddr[4]_i_2_n_0\,
      I4 => \axi_awaddr[5]_i_4_n_0\,
      I5 => \axi_awaddr[4]_i_3_n_0\,
      O => \axi_awaddr[4]_i_1_n_0\
    );
\axi_awaddr[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => L(2),
      I1 => L(3),
      O => \axi_awaddr[4]_i_2_n_0\
    );
\axi_awaddr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22D4DDD4DD2B22"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[1]\,
      I1 => L(3),
      I2 => L(2),
      I3 => \axi_awlen_reg_n_0_[0]\,
      I4 => L(4),
      I5 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[4]_i_3_n_0\
    );
\axi_awaddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => p_16_in,
      I1 => axi_awburst(1),
      I2 => axi_awburst(0),
      I3 => axi_awaddr3,
      I4 => \^s00_axi_wready\,
      I5 => s00_axi_wvalid,
      O => \axi_awaddr[5]_i_1_n_0\
    );
\axi_awaddr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007474"
    )
        port map (
      I0 => \axi_awaddr[5]_i_3_n_0\,
      I1 => \axi_awaddr[5]_i_4_n_0\,
      I2 => \axi_awaddr[5]_i_5_n_0\,
      I3 => s00_axi_awaddr(3),
      I4 => p_16_in,
      O => \axi_awaddr[5]_i_2_n_0\
    );
\axi_awaddr[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => L(5),
      I1 => L(2),
      I2 => L(3),
      I3 => L(4),
      O => \axi_awaddr[5]_i_3_n_0\
    );
\axi_awaddr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => axi_awburst(0),
      I1 => \axi_awaddr[5]_i_6_n_0\,
      I2 => L(2),
      I3 => \axi_awlen_reg_n_0_[0]\,
      I4 => L(3),
      I5 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_4_n_0\
    );
\axi_awaddr[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6F6F66"
    )
        port map (
      I0 => L(5),
      I1 => \axi_awlen_reg_n_0_[3]\,
      I2 => L(4),
      I3 => \axi_awlen_reg_n_0_[2]\,
      I4 => \axi_awaddr[5]_i_7_n_0\,
      O => \axi_awaddr[5]_i_5_n_0\
    );
\axi_awaddr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => L(5),
      I1 => \axi_awlen_reg_n_0_[3]\,
      I2 => L(4),
      I3 => \axi_awlen_reg_n_0_[2]\,
      O => \axi_awaddr[5]_i_6_n_0\
    );
\axi_awaddr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \axi_awlen_reg_n_0_[0]\,
      I1 => L(2),
      I2 => L(3),
      I3 => \axi_awlen_reg_n_0_[1]\,
      O => \axi_awaddr[5]_i_7_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => L(2),
      R => S_AXI_ARESET0
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => L(3),
      R => S_AXI_ARESET0
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => \axi_awaddr[4]_i_1_n_0\,
      Q => L(4),
      R => S_AXI_ARESET0
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \axi_awaddr[5]_i_1_n_0\,
      D => \axi_awaddr[5]_i_2_n_0\,
      Q => L(5),
      R => S_AXI_ARESET0
    );
\axi_awburst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi_awv_awr_flag,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => p_16_in
    );
\axi_awburst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awburst(0),
      Q => axi_awburst(0),
      R => S_AXI_ARESET0
    );
\axi_awburst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awburst(1),
      Q => axi_awburst(1),
      R => S_AXI_ARESET0
    );
\axi_awlen_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(0),
      O => \axi_awlen_cntr[0]_i_1_n_0\
    );
\axi_awlen_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(1),
      I1 => \axi_awlen_cntr_reg__0\(0),
      O => \plusOp__0\(1)
    );
\axi_awlen_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(2),
      I1 => \axi_awlen_cntr_reg__0\(1),
      I2 => \axi_awlen_cntr_reg__0\(0),
      O => \plusOp__0\(2)
    );
\axi_awlen_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(3),
      I1 => \axi_awlen_cntr_reg__0\(0),
      I2 => \axi_awlen_cntr_reg__0\(1),
      I3 => \axi_awlen_cntr_reg__0\(2),
      O => \plusOp__0\(3)
    );
\axi_awlen_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(2),
      I1 => \axi_awlen_cntr_reg__0\(1),
      I2 => \axi_awlen_cntr_reg__0\(0),
      I3 => \axi_awlen_cntr_reg__0\(3),
      I4 => \axi_awlen_cntr_reg__0\(4),
      O => \plusOp__0\(4)
    );
\axi_awlen_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(5),
      I1 => \axi_awlen_cntr_reg__0\(2),
      I2 => \axi_awlen_cntr_reg__0\(1),
      I3 => \axi_awlen_cntr_reg__0\(0),
      I4 => \axi_awlen_cntr_reg__0\(3),
      I5 => \axi_awlen_cntr_reg__0\(4),
      O => \plusOp__0\(5)
    );
\axi_awlen_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(6),
      I1 => \axi_awlen_cntr[7]_i_4_n_0\,
      I2 => \axi_awlen_cntr_reg__0\(5),
      O => \plusOp__0\(6)
    );
\axi_awlen_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => \^s00_axi_awready\,
      I1 => s00_axi_awvalid,
      I2 => axi_awv_awr_flag,
      I3 => s00_axi_aresetn,
      O => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => axi_awaddr3,
      I1 => \^s00_axi_wready\,
      I2 => s00_axi_wvalid,
      O => axi_awaddr1
    );
\axi_awlen_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(7),
      I1 => \axi_awlen_cntr_reg__0\(5),
      I2 => \axi_awlen_cntr[7]_i_4_n_0\,
      I3 => \axi_awlen_cntr_reg__0\(6),
      O => \plusOp__0\(7)
    );
\axi_awlen_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \axi_awlen_cntr_reg__0\(4),
      I1 => \axi_awlen_cntr_reg__0\(3),
      I2 => \axi_awlen_cntr_reg__0\(0),
      I3 => \axi_awlen_cntr_reg__0\(1),
      I4 => \axi_awlen_cntr_reg__0\(2),
      O => \axi_awlen_cntr[7]_i_4_n_0\
    );
\axi_awlen_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \axi_awlen_cntr[0]_i_1_n_0\,
      Q => \axi_awlen_cntr_reg__0\(0),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(1),
      Q => \axi_awlen_cntr_reg__0\(1),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(2),
      Q => \axi_awlen_cntr_reg__0\(2),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(3),
      Q => \axi_awlen_cntr_reg__0\(3),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(4),
      Q => \axi_awlen_cntr_reg__0\(4),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(5),
      Q => \axi_awlen_cntr_reg__0\(5),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(6),
      Q => \axi_awlen_cntr_reg__0\(6),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awaddr1,
      D => \plusOp__0\(7),
      Q => \axi_awlen_cntr_reg__0\(7),
      R => \axi_awlen_cntr[7]_i_1_n_0\
    );
\axi_awlen_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(0),
      Q => \axi_awlen_reg_n_0_[0]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(1),
      Q => \axi_awlen_reg_n_0_[1]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(2),
      Q => \axi_awlen_reg_n_0_[2]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(3),
      Q => \axi_awlen_reg_n_0_[3]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(4),
      Q => \axi_awlen_reg_n_0_[4]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(5),
      Q => \axi_awlen_reg_n_0_[5]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(6),
      Q => \axi_awlen_reg_n_0_[6]\,
      R => S_AXI_ARESET0
    );
\axi_awlen_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_16_in,
      D => s00_axi_awlen(7),
      Q => \axi_awlen_reg_n_0_[7]\,
      R => S_AXI_ARESET0
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => S_AXI_ARESET0
    );
axi_awready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10001000100010"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => s00_axi_wlast,
      I5 => \^s00_axi_wready\,
      O => axi_awready_i_2_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_2_n_0,
      Q => \^s00_axi_awready\,
      R => S_AXI_ARESET0
    );
axi_awv_awr_flag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77007700770F7700"
    )
        port map (
      I0 => s00_axi_wlast,
      I1 => \^s00_axi_wready\,
      I2 => axi_arv_arr_flag,
      I3 => axi_awv_awr_flag,
      I4 => s00_axi_awvalid,
      I5 => \^s00_axi_awready\,
      O => axi_awv_awr_flag_i_1_n_0
    );
axi_awv_awr_flag_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awv_awr_flag_i_1_n_0,
      Q => axi_awv_awr_flag,
      R => S_AXI_ARESET0
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => axi_awv_awr_flag,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_wlast,
      I5 => \^s00_axi_wready\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => S_AXI_ARESET0
    );
axi_rlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220A2A0A2A0A2A0"
    )
        port map (
      I0 => axi_rlast_i_2_n_0,
      I1 => s00_axi_rready,
      I2 => axi_rlast0,
      I3 => \^s00_axi_rlast\,
      I4 => axi_araddr3,
      I5 => \^s00_axi_rvalid\,
      O => axi_rlast_i_1_n_0
    );
axi_rlast_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => axi_arv_arr_flag,
      I2 => s00_axi_arvalid,
      I3 => \^s00_axi_arready\,
      O => axi_rlast_i_2_n_0
    );
axi_rlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => axi_arready_i_3_n_0,
      I1 => axi_arready_i_4_n_0,
      I2 => axi_arready_i_5_n_0,
      I3 => axi_arready_i_6_n_0,
      I4 => axi_arv_arr_flag,
      I5 => \^s00_axi_rlast\,
      O => axi_rlast0
    );
axi_rlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rlast_i_1_n_0,
      Q => \^s00_axi_rlast\,
      R => '0'
    );
axi_rvalid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => axi_arv_arr_flag,
      I1 => s00_axi_rready,
      I2 => \^s00_axi_rvalid\,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => S_AXI_ARESET0
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F88"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => axi_awv_awr_flag,
      I2 => s00_axi_wlast,
      I3 => \^s00_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s00_axi_wready\,
      R => S_AXI_ARESET0
    );
empty_A_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => empty_int,
      Q => empty_A,
      R => '0'
    );
empty_B_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => empty_A,
      Q => empty_B,
      R => '0'
    );
empty_C_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => empty_B,
      Q => empty_C,
      R => '0'
    );
empty_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_B,
      I1 => empty_C,
      O => empty0
    );
empty_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => empty0,
      Q => empty,
      R => '0'
    );
fifo_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_injector
     port map (
      Q(31) => \BRAM_GEN[0].ledOutput_reg_n_0_[31]\,
      Q(30) => \BRAM_GEN[0].ledOutput_reg_n_0_[30]\,
      Q(29) => \BRAM_GEN[0].ledOutput_reg_n_0_[29]\,
      Q(28) => \BRAM_GEN[0].ledOutput_reg_n_0_[28]\,
      Q(27) => \BRAM_GEN[0].ledOutput_reg_n_0_[27]\,
      Q(26) => \BRAM_GEN[0].ledOutput_reg_n_0_[26]\,
      Q(25) => \BRAM_GEN[0].ledOutput_reg_n_0_[25]\,
      Q(24) => \BRAM_GEN[0].ledOutput_reg_n_0_[24]\,
      Q(23) => \BRAM_GEN[0].ledOutput_reg_n_0_[23]\,
      Q(22) => \BRAM_GEN[0].ledOutput_reg_n_0_[22]\,
      Q(21) => \BRAM_GEN[0].ledOutput_reg_n_0_[21]\,
      Q(20) => \BRAM_GEN[0].ledOutput_reg_n_0_[20]\,
      Q(19) => \BRAM_GEN[0].ledOutput_reg_n_0_[19]\,
      Q(18) => \BRAM_GEN[0].ledOutput_reg_n_0_[18]\,
      Q(17) => \BRAM_GEN[0].ledOutput_reg_n_0_[17]\,
      Q(16) => \BRAM_GEN[0].ledOutput_reg_n_0_[16]\,
      Q(15) => \BRAM_GEN[0].ledOutput_reg_n_0_[15]\,
      Q(14) => \BRAM_GEN[0].ledOutput_reg_n_0_[14]\,
      Q(13) => \BRAM_GEN[0].ledOutput_reg_n_0_[13]\,
      Q(12) => \BRAM_GEN[0].ledOutput_reg_n_0_[12]\,
      Q(11) => \BRAM_GEN[0].ledOutput_reg_n_0_[11]\,
      Q(10) => \BRAM_GEN[0].ledOutput_reg_n_0_[10]\,
      Q(9) => \BRAM_GEN[0].ledOutput_reg_n_0_[9]\,
      Q(8) => \BRAM_GEN[0].ledOutput_reg_n_0_[8]\,
      Q(7) => \BRAM_GEN[0].ledOutput_reg_n_0_[7]\,
      Q(6) => \BRAM_GEN[0].ledOutput_reg_n_0_[6]\,
      Q(5) => \BRAM_GEN[0].ledOutput_reg_n_0_[5]\,
      Q(4) => \BRAM_GEN[0].ledOutput_reg_n_0_[4]\,
      Q(3) => \BRAM_GEN[0].ledOutput_reg_n_0_[3]\,
      Q(2) => \BRAM_GEN[0].ledOutput_reg_n_0_[2]\,
      Q(1) => \BRAM_GEN[0].ledOutput_reg_n_0_[1]\,
      Q(0) => \BRAM_GEN[0].ledOutput_reg_n_0_[0]\,
      dout(31 downto 0) => dout(31 downto 0),
      overflow_reg_reg => fifo_inst_n_35,
      p_1_in(0) => p_1_in(0),
      prog_empty => empty_int,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_en_reg => rd_en_reg,
      reset_fifo_mem_reg => reset_fifo_mem_reg_n_0,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      scregister(1 downto 0) => scregister(3 downto 2),
      sync_out => sync_out,
      underflow_reg_reg => fifo_inst_n_34,
      wr_en => wr_en
    );
overflow_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fifo_inst_n_35,
      Q => scregister(3),
      R => '0'
    );
rd_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => rd_en_reg,
      R => S_AXI_ARESET0
    );
\reset_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DE"
    )
        port map (
      I0 => reset_count_0,
      I1 => p_1_in(0),
      I2 => \reset_count_reg_n_0_[0]\,
      O => \reset_count[0]_i_1_n_0\
    );
\reset_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reset_count_reg_n_0_[0]\,
      I1 => \reset_count_reg_n_0_[1]\,
      O => \reset_count[1]_i_1_n_0\
    );
\reset_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \reset_count_reg_n_0_[2]\,
      I1 => \reset_count_reg_n_0_[0]\,
      I2 => \reset_count_reg_n_0_[1]\,
      O => \reset_count[2]_i_1_n_0\
    );
\reset_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \reset_count_reg_n_0_[3]\,
      I1 => \reset_count_reg_n_0_[1]\,
      I2 => \reset_count_reg_n_0_[0]\,
      I3 => \reset_count_reg_n_0_[2]\,
      O => \reset_count[3]_i_1_n_0\
    );
\reset_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \reset_count_reg_n_0_[2]\,
      I1 => \reset_count_reg_n_0_[0]\,
      I2 => \reset_count_reg_n_0_[1]\,
      I3 => \reset_count_reg_n_0_[3]\,
      I4 => \reset_count_reg_n_0_[4]\,
      O => \reset_count[4]_i_1_n_0\
    );
\reset_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \reset_count_reg_n_0_[5]\,
      I1 => \reset_count_reg_n_0_[2]\,
      I2 => \reset_count_reg_n_0_[0]\,
      I3 => \reset_count_reg_n_0_[1]\,
      I4 => \reset_count_reg_n_0_[3]\,
      I5 => \reset_count_reg_n_0_[4]\,
      O => \reset_count[5]_i_1_n_0\
    );
\reset_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \reset_count_reg_n_0_[6]\,
      I1 => \reset_count[7]_i_5_n_0\,
      I2 => \reset_count_reg_n_0_[5]\,
      O => \reset_count[6]_i_1_n_0\
    );
\reset_count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(0),
      I1 => s00_axi_aresetn,
      O => reset_count(1)
    );
\reset_count[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \reset_count_reg_n_0_[3]\,
      I1 => \reset_count_reg_n_0_[4]\,
      I2 => \reset_count_reg_n_0_[2]\,
      I3 => \reset_count_reg_n_0_[5]\,
      I4 => \reset_count[7]_i_4_n_0\,
      O => reset_count_0
    );
\reset_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \reset_count_reg_n_0_[7]\,
      I1 => \reset_count_reg_n_0_[5]\,
      I2 => \reset_count[7]_i_5_n_0\,
      I3 => \reset_count_reg_n_0_[6]\,
      O => \reset_count[7]_i_3_n_0\
    );
\reset_count[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \reset_count_reg_n_0_[1]\,
      I1 => \reset_count_reg_n_0_[0]\,
      I2 => \reset_count_reg_n_0_[6]\,
      I3 => \reset_count_reg_n_0_[7]\,
      O => \reset_count[7]_i_4_n_0\
    );
\reset_count[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \reset_count_reg_n_0_[4]\,
      I1 => \reset_count_reg_n_0_[3]\,
      I2 => \reset_count_reg_n_0_[1]\,
      I3 => \reset_count_reg_n_0_[0]\,
      I4 => \reset_count_reg_n_0_[2]\,
      O => \reset_count[7]_i_5_n_0\
    );
\reset_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reset_count[0]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[0]\,
      R => S_AXI_ARESET0
    );
\reset_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[1]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[1]\,
      R => reset_count(1)
    );
\reset_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[2]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[2]\,
      R => reset_count(1)
    );
\reset_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[3]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[3]\,
      R => reset_count(1)
    );
\reset_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[4]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[4]\,
      R => reset_count(1)
    );
\reset_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[5]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[5]\,
      R => reset_count(1)
    );
\reset_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[6]_i_1_n_0\,
      Q => \reset_count_reg_n_0_[6]\,
      R => reset_count(1)
    );
\reset_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => reset_count_0,
      D => \reset_count[7]_i_3_n_0\,
      Q => \reset_count_reg_n_0_[7]\,
      R => reset_count(1)
    );
reset_fifo_mem_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => reset_fifo_mem_reg_n_0,
      I1 => reset_count_0,
      I2 => s00_axi_aresetn,
      I3 => p_1_in(0),
      O => reset_fifo_mem_i_1_n_0
    );
reset_fifo_mem_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => reset_fifo_mem_i_1_n_0,
      Q => reset_fifo_mem_reg_n_0,
      R => '0'
    );
\s00_axi_rdata[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(0),
      O => s00_axi_rdata(0)
    );
\s00_axi_rdata[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(10),
      O => s00_axi_rdata(10)
    );
\s00_axi_rdata[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(11),
      O => s00_axi_rdata(11)
    );
\s00_axi_rdata[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(12),
      O => s00_axi_rdata(12)
    );
\s00_axi_rdata[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(13),
      O => s00_axi_rdata(13)
    );
\s00_axi_rdata[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(14),
      O => s00_axi_rdata(14)
    );
\s00_axi_rdata[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(15),
      O => s00_axi_rdata(15)
    );
\s00_axi_rdata[16]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(16),
      O => s00_axi_rdata(16)
    );
\s00_axi_rdata[17]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(17),
      O => s00_axi_rdata(17)
    );
\s00_axi_rdata[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(18),
      O => s00_axi_rdata(18)
    );
\s00_axi_rdata[19]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(19),
      O => s00_axi_rdata(19)
    );
\s00_axi_rdata[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(1),
      O => s00_axi_rdata(1)
    );
\s00_axi_rdata[20]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(20),
      O => s00_axi_rdata(20)
    );
\s00_axi_rdata[21]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(21),
      O => s00_axi_rdata(21)
    );
\s00_axi_rdata[22]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(22),
      O => s00_axi_rdata(22)
    );
\s00_axi_rdata[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(23),
      O => s00_axi_rdata(23)
    );
\s00_axi_rdata[24]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(24),
      O => s00_axi_rdata(24)
    );
\s00_axi_rdata[25]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(25),
      O => s00_axi_rdata(25)
    );
\s00_axi_rdata[26]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(26),
      O => s00_axi_rdata(26)
    );
\s00_axi_rdata[27]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(27),
      O => s00_axi_rdata(27)
    );
\s00_axi_rdata[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(28),
      O => s00_axi_rdata(28)
    );
\s00_axi_rdata[29]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(29),
      O => s00_axi_rdata(29)
    );
\s00_axi_rdata[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(2),
      O => s00_axi_rdata(2)
    );
\s00_axi_rdata[30]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(30),
      O => s00_axi_rdata(30)
    );
\s00_axi_rdata[31]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(31),
      O => s00_axi_rdata(31)
    );
\s00_axi_rdata[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(3),
      O => s00_axi_rdata(3)
    );
\s00_axi_rdata[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(4),
      O => s00_axi_rdata(4)
    );
\s00_axi_rdata[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(5),
      O => s00_axi_rdata(5)
    );
\s00_axi_rdata[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(6),
      O => s00_axi_rdata(6)
    );
\s00_axi_rdata[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(7),
      O => s00_axi_rdata(7)
    );
\s00_axi_rdata[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(8),
      O => s00_axi_rdata(8)
    );
\s00_axi_rdata[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s00_axi_rvalid\,
      I1 => \BRAM_GEN[0].mem_data_out_reg[0]\(9),
      O => s00_axi_rdata(9)
    );
underflow_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fifo_inst_n_34,
      Q => scregister(2),
      R => '0'
    );
wr_en_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A2A2A00000000"
    )
        port map (
      I0 => wr_en_reg_i_2_n_0,
      I1 => \axi_araddr_reg_n_0_[2]\,
      I2 => axi_arv_arr_flag,
      I3 => axi_awv_awr_flag,
      I4 => L(2),
      I5 => \BRAM_GEN[0].scregister[31]_i_2_n_0\,
      O => wr_en_reg_i_1_n_0
    );
wr_en_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_wready\,
      O => wr_en_reg_i_2_n_0
    );
wr_en_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => wr_en_reg_i_1_n_0,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0 is
  port (
    s00_axi_awready : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_out : out STD_LOGIC;
    empty : out STD_LOGIC;
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_clk_en : in STD_LOGIC;
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0 is
begin
TestMultiReg_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0_S00_AXI
     port map (
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(3 downto 0),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(3 downto 0),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sync_out => sync_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    sync_out : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awlock : in STD_LOGIC;
    s00_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wlast : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arlock : in STD_LOGIC;
    s00_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rlast : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TestMultiReg_TestMultiReg_0_0,TestMultiReg_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "TestMultiReg_v1_0,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 rd_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME rd_clk, FREQ_HZ 25000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1";
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN TestMultiReg_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s00_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLOCK";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute x_interface_info of s00_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLOCK";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute x_interface_info of s00_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RLAST";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute x_interface_info of s00_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WLAST";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute x_interface_info of s00_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARBURST";
  attribute x_interface_info of s00_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARCACHE";
  attribute x_interface_info of s00_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARLEN";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute x_interface_info of s00_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARQOS";
  attribute x_interface_info of s00_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREGION";
  attribute x_interface_info of s00_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARSIZE";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_MEMORY_SIZE 64, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN TestMultiReg_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s00_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWBURST";
  attribute x_interface_info of s00_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWCACHE";
  attribute x_interface_info of s00_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWLEN";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute x_interface_info of s00_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWQOS";
  attribute x_interface_info of s00_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREGION";
  attribute x_interface_info of s00_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWSIZE";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TestMultiReg_v1_0
     port map (
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(3 downto 0) => s00_axi_araddr(5 downto 2),
      s00_axi_arburst(1 downto 0) => s00_axi_arburst(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arlen(7 downto 0) => s00_axi_arlen(7 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(3 downto 0) => s00_axi_awaddr(5 downto 2),
      s00_axi_awburst(1 downto 0) => s00_axi_awburst(1 downto 0),
      s00_axi_awlen(7 downto 0) => s00_axi_awlen(7 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rlast => s00_axi_rlast,
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wlast => s00_axi_wlast,
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      sync_out => sync_out
    );
end STRUCTURE;
