===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.6341 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.2495 ( 12.4%)    3.2495 ( 19.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.7421 ( 10.5%)    2.7421 ( 16.5%)    Parse modules
    0.4357 (  1.7%)    0.4357 (  2.6%)    Verify circuit
   12.8146 ( 49.0%)    7.8197 ( 47.0%)  'firrtl.circuit' Pipeline
    0.4211 (  1.6%)    0.4211 (  2.5%)    LowerFIRRTLAnnotations
    2.0660 (  7.9%)    1.0331 (  6.2%)    'firrtl.module' Pipeline
    0.9369 (  3.6%)    0.4708 (  2.8%)      DropName
    1.1250 (  4.3%)    0.5647 (  3.4%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0965 (  0.4%)    0.0486 (  0.3%)    'firrtl.module' Pipeline
    0.0938 (  0.4%)    0.0474 (  0.3%)      LowerCHIRRTLPass
    0.1066 (  0.4%)    0.1066 (  0.6%)    InferWidths
    0.2568 (  1.0%)    0.2568 (  1.5%)    MemToRegOfVec
    0.4323 (  1.7%)    0.4323 (  2.6%)    InferResets
    0.0530 (  0.2%)    0.0530 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0762 (  0.3%)    0.0762 (  0.5%)    WireDFT
    0.3363 (  1.3%)    0.3363 (  2.0%)    LowerFIRRTLTypes
    0.4647 (  1.8%)    0.2324 (  1.4%)    'firrtl.module' Pipeline
    0.4482 (  1.7%)    0.2248 (  1.4%)      ExpandWhens
    0.0123 (  0.0%)    0.0067 (  0.0%)      SFCCompat
    0.8372 (  3.2%)    0.8372 (  5.0%)    CheckCombCycles
    0.0528 (  0.2%)    0.0528 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6730 (  6.4%)    0.8367 (  5.0%)    'firrtl.module' Pipeline
    1.4785 (  5.7%)    0.7439 (  4.5%)      Canonicalizer
    0.1904 (  0.7%)    0.0994 (  0.6%)      InferReadWrite
    0.1315 (  0.5%)    0.1315 (  0.8%)    PrefixModules
    0.0437 (  0.2%)    0.0437 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.2959 (  1.1%)    0.2959 (  1.8%)    Inliner
    1.2178 (  4.7%)    1.2178 (  7.3%)    IMConstProp
    0.0449 (  0.2%)    0.0449 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0442 (  0.2%)    0.0442 (  0.3%)    AddSeqMemPorts
    0.0440 (  0.2%)    0.0440 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1715 (  0.7%)    0.1715 (  1.0%)    CreateSiFiveMetadata
    0.0295 (  0.1%)    0.0295 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.6947 (  2.7%)    0.3494 (  2.1%)    'firrtl.module' Pipeline
    0.2161 (  0.8%)    0.1087 (  0.7%)      DropName
    0.4747 (  1.8%)    0.2388 (  1.4%)      Canonicalizer
    0.5160 (  2.0%)    0.5160 (  3.1%)    IMDeadCodeElim
    0.0441 (  0.2%)    0.0441 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.9042 (  3.5%)    0.9042 (  5.4%)  LowerFIRRTLToHW
    0.0428 (  0.2%)    0.0428 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.6559 (  2.5%)    0.6559 (  3.9%)  LowerSeqToSV
    0.1597 (  0.6%)    0.1597 (  1.0%)  HWMemSimImpl
    4.1773 ( 16.0%)    2.1085 ( 12.7%)  'hw.module' Pipeline
    0.6897 (  2.6%)    0.3650 (  2.2%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    2.8340 ( 10.8%)    1.4298 (  8.6%)    Canonicalizer
    0.5258 (  2.0%)    0.2733 (  1.6%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1190 (  0.5%)    0.0619 (  0.4%)    HWCleanup
    0.3439 (  1.3%)    0.1720 (  1.0%)  'hw.module' Pipeline
    0.0361 (  0.1%)    0.0184 (  0.1%)    HWLegalizeModules
    0.3025 (  1.2%)    0.1514 (  0.9%)    PrettifyVerilog
    0.2016 (  0.8%)    0.2016 (  1.2%)  StripDebugInfoWithPred
    1.2482 (  4.8%)    1.2482 (  7.5%)  ExportVerilog
    0.0040 (  0.0%)    0.0040 (  0.0%)  Rest
   26.1501 (100.0%)   16.6341 (100.0%)  Total

{
  totalTime: 16.666,
  maxMemory: 880447488
}
