#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Nov 25 10:56:41 2025
# Process ID: 11212
# Current directory: D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24996 D:\Date\work\Dlilithium\NTT_sca\NTT_INTT22_sca\NTT_INTT22_sca\project_vivado\project_vivado.xpr
# Log file: D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/vivado.log
# Journal file: D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.xpr
INFO: [Project 1-313] Project file moved from 'D:/Date/work/Dlilithium/NTT_INTT22_sca/project_vivado' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.srcs/sources_1/ip/dual_port_rom1/dual_port_rom1.xci', nor could it be found using path 'D:/Date/work/Dlilithium/NTT_INTT22_sca/project_vivado/project_vivado.srcs/sources_1/ip/dual_port_rom1/dual_port_rom1.xci'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/seed.coe', nor could it be found using path 'D:/Date/work/Dlilithium/NTT_INTT22_sca/seed.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/zetas_sca.coe', nor could it be found using path 'D:/Date/work/Dlilithium/NTT_INTT22_sca/zetas_sca.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.srcs/constrs_2/new/OP_TEST_sca.xdc', nor could it be found using path 'D:/Date/work/Dlilithium/NTT_INTT22_sca/project_vivado/project_vivado.srcs/constrs_2/new/OP_TEST_sca.xdc'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.srcs/sources_1/ip/BRAM_2/BRAM_2.xci', nor could it be found using path 'D:/Date/work/Dlilithium/NTT_INTT22_sca/project_vivado/project_vivado.srcs/sources_1/ip/BRAM_2/BRAM_2.xci'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'BRAM_2_synth_1' not found
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'dual_port_rom1'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'BRAM_2'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/app/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 830.262 ; gain = 196.512
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top OP_TEST_sca [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/app/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'op_test_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-42] Failed to copy file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/seed.coe' to 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim' : error copying "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/seed.coe": no such file or directory
WARNING: [SIM-utils-42] Failed to copy file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/zetas_sca.coe' to 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim' : error copying "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/zetas_sca.coe": no such file or directory
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj op_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoupledStage
INFO: [VRFC 10-311] analyzing module DecoupledStage_1
INFO: [VRFC 10-311] analyzing module DecoupledStage_2
INFO: [VRFC 10-311] analyzing module Barrett
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OP_TEST_sca
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_unit
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:62]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:63]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:64]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:66]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:70]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:91]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:92]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:93]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:95]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:99]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:139]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:141]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:142]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:143]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:144]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:146]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:151]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:153]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:154]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:155]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:156]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly2x2_csa
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:34]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:55]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo0' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:56]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:57]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:58]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:59]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:60]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/cofe_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cofe_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/dual_port_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/mod_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module x_4
INFO: [VRFC 10-311] analyzing module mod_mult
INFO: [VRFC 10-311] analyzing module mult_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_module
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:95]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:96]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:97]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:98]
WARNING: [VRFC 10-3380] identifier 'zeta_new_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:122]
WARNING: [VRFC 10-3380] identifier 'zeta_new_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:123]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:130]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:131]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:134]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:137]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:142]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:143]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:146]
WARNING: [VRFC 10-3380] identifier 'valido_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:147]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/twiddle_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twiddle_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/op_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_test_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 876.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/app/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4594955d09824719987ef8510722b99c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot op_test_tb_behav xil_defaultlib.op_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'mode' on this module [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v:119]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 876.461 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/app/vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'op_test_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-42] Failed to copy file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/seed.coe' to 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim' : error copying "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/seed.coe": no such file or directory
WARNING: [SIM-utils-42] Failed to copy file 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/zetas_sca.coe' to 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim' : error copying "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.ip_user_files/mem_init_files/zetas_sca.coe": no such file or directory
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj op_test_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoupledStage
INFO: [VRFC 10-311] analyzing module DecoupledStage_1
INFO: [VRFC 10-311] analyzing module DecoupledStage_2
INFO: [VRFC 10-311] analyzing module Barrett
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OP_TEST_sca
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/PRNG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PRNG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_unit
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:62]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:63]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:64]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:66]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:70]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:91]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:92]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:93]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:95]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:99]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:139]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:141]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:142]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:143]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:144]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:146]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:151]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:153]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:154]
WARNING: [VRFC 10-3380] identifier 'floor_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:155]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:156]
WARNING: [VRFC 10-3380] identifier 'cnt_64_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/address_unit.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module butterfly2x2_csa
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:34]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:55]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo0' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:56]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:57]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:58]
WARNING: [VRFC 10-3380] identifier 'tw1_fifo1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:59]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:60]
WARNING: [VRFC 10-3380] identifier 'zetai_1' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/butterfly_sca.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/cofe_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cofe_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/dual_port_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/dual_port_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/mod_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-311] analyzing module x_4
INFO: [VRFC 10-311] analyzing module mod_mult
INFO: [VRFC 10-311] analyzing module mult_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module operation_module
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:95]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:96]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:97]
WARNING: [VRFC 10-3380] identifier 'doa1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:98]
WARNING: [VRFC 10-3380] identifier 'zeta_new_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:122]
WARNING: [VRFC 10-3380] identifier 'zeta_new_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:123]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:130]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:131]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:134]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:137]
WARNING: [VRFC 10-3380] identifier 'date_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:142]
WARNING: [VRFC 10-3380] identifier 'validi_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:143]
WARNING: [VRFC 10-3380] identifier 'addrb1_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:146]
WARNING: [VRFC 10-3380] identifier 'valido_bf_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:147]
WARNING: [VRFC 10-3380] identifier 'done_sr' is used before its declaration [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:149]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/twiddle_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twiddle_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/op_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module op_test_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 876.461 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/app/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4594955d09824719987ef8510722b99c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot op_test_tb_behav xil_defaultlib.op_test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 132 differs from formal bit length 136 for port 'in' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/op_test_tb.v:23]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v:43]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v:44]
WARNING: [VRFC 10-3091] actual bit length 136 differs from formal bit length 16 for port 'seed' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 9 for port 'zeta_new_1' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v:121]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/operation_module.v:77]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/mod_unit.v:62]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/OP_TSET_sca.v" Line 14. Module OP_TEST_sca doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/PRNG.v" Line 2. Module PRNG doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 153. Module Barrett doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 27. Module DecoupledStage doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 66. Module DecoupledStage_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/Barrett_8380417.v" Line 112. Module DecoupledStage_2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dual_port_ram(WIDTH=132,LENGTH=6...
Compiling module xil_defaultlib.PRNG
Compiling module xil_defaultlib.address_unit
Compiling module xil_defaultlib.dual_port_rom(WIDTH=32'b011000,L...
Compiling module xil_defaultlib.cofe_regs(WIDTH=32)
Compiling module xil_defaultlib.x_4(WIDTH=32'b010111)
Compiling module xil_defaultlib.twiddle_regs(WIDTH=32'b010111)
Compiling module xil_defaultlib.mult_stage
Compiling module xil_defaultlib.DecoupledStage
Compiling module xil_defaultlib.DecoupledStage_1
Compiling module xil_defaultlib.DecoupledStage_2
Compiling module xil_defaultlib.Barrett
Compiling module xil_defaultlib.mod_mult(WIDTH=32'b010111)
Compiling module xil_defaultlib.mod_add(WIDTH=32'b010111)
Compiling module xil_defaultlib.mod_sub(WIDTH=32'b010111)
Compiling module xil_defaultlib.butterfly2x2_csa(WIDTH=32'b01011...
Compiling module xil_defaultlib.operation_module(WIDTH=32'b01011...
Compiling module xil_defaultlib.OP_TEST_sca
Compiling module xil_defaultlib.op_test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot op_test_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim/xsim.dir/op_test_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 82.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 25 11:01:37 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 876.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/project_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "op_test_tb_behav -key {Behavioral:sim_1:Functional:op_test_tb} -tclbatch {op_test_tb.tcl} -view {D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/op_test_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/Date/work/Dlilithium/NTT_sca/NTT_INTT22_sca/NTT_INTT22_sca/project_vivado/op_test_tb_behav.wcfg
source op_test_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'op_test_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 997.004 ; gain = 120.543
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 11:04:56 2025...
