// Seed: 1055957794
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  assign id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5
);
  wor id_7 = 1'd0;
  wor id_8 = 1, id_9;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9
  );
endmodule
