PPA Report for Power-Optimized Divider
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 4
IO Count: 4
Cell Count: 23

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)
End-to-End Path Delay: 4.887 ns

POWER METRICS:
-------------
Total Power Consumption: 0.703 W
