

Keywords:
		Search keywords:  System verilog wishbone DMA/BRIDGE
Technical content:
		Title: 	  SYSTEM VERILOG DESIGN CAPABILITIES
		Objective: To  demonstrate  System verilog design capabilities 
		Description: This example shows the System verilog design capabilities 
================
Design Overview:
================
        The Design in verilog provided in this example is a free IP, 
        which is a simple wishbone DMA/BRIDGE. 
        
================
Directory Setup:
================
This example contains following directory setup :
                              wb_dma_core
                                  |
   ---------------------------------------------------------------
  |              |                 	 |       	  |       |
  sim     	doc     		bench  		  rtl   README   
  |              |			  |		   |	                
  ----   ---------------------		-----	----------------------	
   |   	 |   |    |    |     |		  |	 |                |
 verilog DMA top wb  chsel regfiles   verfiles  sysverilog  	verilog
 						   |	
 					-------------------------
 					 |   |   |   |           |
 					dma top wb  chsel regfiles
 
 
 sim   		: This directory contains the executables for SV3.0 run.csh
 verilog	: This directory contains the executables for verilog make 
 doc 		: All the design documents
 bench		: This directory contains the verilog test bench files for SV3.0
 verfiles     : This directory contains the verilog test bench files for verilog
 rtl		: This directory contains the design files
 sysverilog    : This directory contains the design files coded in SV3.0
 verilog	: This directory contains the design files coded in verilog

To run the example:
	Use Makefile
