// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
// Date        : Sun Apr 14 17:19:42 2024
// Host        : lilian running 64-bit Ubuntu 20.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/lilian/school/UnderWaterCommunications/Vivado/transmitter_DMA/transmitter_DMA.gen/sources_1/bd/design_1/ip/design_1_transmitter_0_1/design_1_transmitter_0_1_sim_netlist.v
// Design      : design_1_transmitter_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_transmitter_0_1,transmitter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "transmitter,Vivado 2022.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_transmitter_0_1
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    input_i_TVALID,
    input_i_TREADY,
    input_i_TDATA,
    input_i_TDEST,
    input_i_TKEEP,
    input_i_TSTRB,
    input_i_TUSER,
    input_i_TLAST,
    input_i_TID,
    input_q_TVALID,
    input_q_TREADY,
    input_q_TDATA,
    input_q_TDEST,
    input_q_TKEEP,
    input_q_TSTRB,
    input_q_TUSER,
    input_q_TLAST,
    input_q_TID,
    output_i_TVALID,
    output_i_TREADY,
    output_i_TDATA,
    output_i_TDEST,
    output_i_TKEEP,
    output_i_TSTRB,
    output_i_TUSER,
    output_i_TLAST,
    output_i_TID);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:input_i:input_q:output_i, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TVALID" *) input input_i_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TREADY" *) output input_i_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TDATA" *) input [15:0]input_i_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TDEST" *) input [5:0]input_i_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TKEEP" *) input [1:0]input_i_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TSTRB" *) input [1:0]input_i_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TUSER" *) input [1:0]input_i_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TLAST" *) input [0:0]input_i_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_i TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_i, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]input_i_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TVALID" *) input input_q_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TREADY" *) output input_q_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TDATA" *) input [15:0]input_q_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TDEST" *) input [5:0]input_q_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TKEEP" *) input [1:0]input_q_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TSTRB" *) input [1:0]input_q_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TUSER" *) input [1:0]input_q_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TLAST" *) input [0:0]input_q_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 input_q TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME input_q, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [4:0]input_q_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TVALID" *) output output_i_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TREADY" *) input output_i_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TDATA" *) output [15:0]output_i_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TDEST" *) output [5:0]output_i_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TKEEP" *) output [1:0]output_i_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TSTRB" *) output [1:0]output_i_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TUSER" *) output [1:0]output_i_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TLAST" *) output [0:0]output_i_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 output_i TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME output_i, TDATA_NUM_BYTES 2, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [4:0]output_i_TID;

  wire \<const0> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]input_i_TDEST;
  wire [4:0]input_i_TID;
  wire [1:0]input_i_TKEEP;
  wire input_i_TREADY;
  wire [1:0]input_i_TSTRB;
  wire [1:0]input_i_TUSER;
  wire input_i_TVALID;
  wire input_q_TREADY;
  wire input_q_TVALID;
  wire interrupt;
  wire [15:0]output_i_TDATA;
  wire [5:0]output_i_TDEST;
  wire [4:0]output_i_TID;
  wire [1:0]output_i_TKEEP;
  wire [0:0]output_i_TLAST;
  wire output_i_TREADY;
  wire [1:0]output_i_TSTRB;
  wire [1:0]output_i_TUSER;
  wire output_i_TVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state105 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state106 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state107 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state108 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state109 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state110 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state111 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state112 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state113 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state114 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state115 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state116 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state117 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state118 = "188'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state119 = "188'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state12 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state120 = "188'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state121 = "188'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state122 = "188'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state123 = "188'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state124 = "188'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state125 = "188'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state126 = "188'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state127 = "188'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state128 = "188'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state129 = "188'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state13 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state130 = "188'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state131 = "188'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state132 = "188'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state133 = "188'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state134 = "188'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state135 = "188'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state136 = "188'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state137 = "188'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state138 = "188'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state139 = "188'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state14 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state140 = "188'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state141 = "188'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state142 = "188'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state143 = "188'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state144 = "188'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state145 = "188'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state146 = "188'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state147 = "188'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state148 = "188'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state149 = "188'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state15 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state150 = "188'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state151 = "188'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state152 = "188'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state153 = "188'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state154 = "188'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state155 = "188'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state156 = "188'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state157 = "188'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state158 = "188'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state159 = "188'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state16 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state160 = "188'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state161 = "188'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state162 = "188'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state163 = "188'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state164 = "188'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state165 = "188'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state166 = "188'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state167 = "188'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state168 = "188'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state169 = "188'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state17 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state170 = "188'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state171 = "188'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state172 = "188'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state173 = "188'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state174 = "188'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state175 = "188'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state176 = "188'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state177 = "188'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state178 = "188'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state179 = "188'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state18 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state180 = "188'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state181 = "188'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state182 = "188'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state183 = "188'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state184 = "188'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state185 = "188'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state186 = "188'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state187 = "188'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state188 = "188'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state19 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  design_1_transmitter_0_1_transmitter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .input_i_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_i_TDEST(input_i_TDEST),
        .input_i_TID(input_i_TID),
        .input_i_TKEEP(input_i_TKEEP),
        .input_i_TLAST(1'b0),
        .input_i_TREADY(input_i_TREADY),
        .input_i_TSTRB(input_i_TSTRB),
        .input_i_TUSER(input_i_TUSER),
        .input_i_TVALID(input_i_TVALID),
        .input_q_TDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_q_TDEST({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_q_TID({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .input_q_TKEEP({1'b0,1'b0}),
        .input_q_TLAST(1'b0),
        .input_q_TREADY(input_q_TREADY),
        .input_q_TSTRB({1'b0,1'b0}),
        .input_q_TUSER({1'b0,1'b0}),
        .input_q_TVALID(input_q_TVALID),
        .interrupt(interrupt),
        .output_i_TDATA(output_i_TDATA),
        .output_i_TDEST(output_i_TDEST),
        .output_i_TID(output_i_TID),
        .output_i_TKEEP(output_i_TKEEP),
        .output_i_TLAST(output_i_TLAST),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TSTRB(output_i_TSTRB),
        .output_i_TUSER(output_i_TUSER),
        .output_i_TVALID(output_i_TVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:10],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "transmitter" *) 
(* ap_ST_fsm_state1 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state101 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state105 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state106 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state107 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state108 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state109 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state11 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state110 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state111 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state112 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state113 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state114 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state115 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state116 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state117 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state118 = "188'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state119 = "188'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state12 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state120 = "188'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state121 = "188'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state122 = "188'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state123 = "188'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state124 = "188'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state125 = "188'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state126 = "188'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state127 = "188'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state128 = "188'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state129 = "188'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state13 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state130 = "188'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state131 = "188'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state132 = "188'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state133 = "188'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state134 = "188'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state135 = "188'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state136 = "188'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state137 = "188'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state138 = "188'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state139 = "188'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state14 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state140 = "188'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state141 = "188'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state142 = "188'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state143 = "188'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state144 = "188'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state145 = "188'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state146 = "188'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state147 = "188'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state148 = "188'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state149 = "188'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state15 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state150 = "188'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state151 = "188'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state152 = "188'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state153 = "188'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state154 = "188'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state155 = "188'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state156 = "188'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state157 = "188'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state158 = "188'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state159 = "188'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state16 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state160 = "188'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state161 = "188'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state162 = "188'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state163 = "188'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state164 = "188'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state165 = "188'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state166 = "188'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state167 = "188'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state168 = "188'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state169 = "188'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state17 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state170 = "188'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state171 = "188'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state172 = "188'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state173 = "188'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state174 = "188'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state175 = "188'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state176 = "188'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state177 = "188'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state178 = "188'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state179 = "188'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state18 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state180 = "188'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state181 = "188'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state182 = "188'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state183 = "188'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state184 = "188'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state185 = "188'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state186 = "188'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state187 = "188'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state188 = "188'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state19 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module design_1_transmitter_0_1_transmitter
   (ap_clk,
    ap_rst_n,
    input_i_TDATA,
    input_i_TVALID,
    input_i_TREADY,
    input_i_TKEEP,
    input_i_TSTRB,
    input_i_TUSER,
    input_i_TLAST,
    input_i_TID,
    input_i_TDEST,
    input_q_TDATA,
    input_q_TVALID,
    input_q_TREADY,
    input_q_TKEEP,
    input_q_TSTRB,
    input_q_TUSER,
    input_q_TLAST,
    input_q_TID,
    input_q_TDEST,
    output_i_TDATA,
    output_i_TVALID,
    output_i_TREADY,
    output_i_TKEEP,
    output_i_TSTRB,
    output_i_TUSER,
    output_i_TLAST,
    output_i_TID,
    output_i_TDEST,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  input [15:0]input_i_TDATA;
  input input_i_TVALID;
  output input_i_TREADY;
  input [1:0]input_i_TKEEP;
  input [1:0]input_i_TSTRB;
  input [1:0]input_i_TUSER;
  input [0:0]input_i_TLAST;
  input [4:0]input_i_TID;
  input [5:0]input_i_TDEST;
  input [15:0]input_q_TDATA;
  input input_q_TVALID;
  output input_q_TREADY;
  input [1:0]input_q_TKEEP;
  input [1:0]input_q_TSTRB;
  input [1:0]input_q_TUSER;
  input [0:0]input_q_TLAST;
  input [4:0]input_q_TID;
  input [5:0]input_q_TDEST;
  output [15:0]output_i_TDATA;
  output output_i_TVALID;
  input output_i_TREADY;
  output [1:0]output_i_TKEEP;
  output [1:0]output_i_TSTRB;
  output [1:0]output_i_TUSER;
  output [0:0]output_i_TLAST;
  output [4:0]output_i_TID;
  output [5:0]output_i_TDEST;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [7:0]add_ln166_fu_3336_p2;
  wire [5:1]add_ln33_fu_2478_p2;
  wire [5:1]add_ln61_fu_2589_p2;
  wire \ap_CS_fsm[23]_i_2_n_13 ;
  wire \ap_CS_fsm[25]_i_2_n_13 ;
  wire \ap_CS_fsm[4]_i_2_n_13 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_13_[0] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire \ap_CS_fsm_reg_n_13_[3] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state14;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state15;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state187;
  wire ap_CS_fsm_state188;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state22;
  wire ap_CS_fsm_state229_in;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state25;
  wire ap_CS_fsm_state26;
  wire ap_CS_fsm_state27;
  wire ap_CS_fsm_state28;
  wire ap_CS_fsm_state29;
  wire ap_CS_fsm_state30;
  wire ap_CS_fsm_state31;
  wire ap_CS_fsm_state32;
  wire ap_CS_fsm_state33;
  wire ap_CS_fsm_state34;
  wire ap_CS_fsm_state35;
  wire ap_CS_fsm_state36;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state38;
  wire ap_CS_fsm_state39;
  wire ap_CS_fsm_state40;
  wire ap_CS_fsm_state41;
  wire ap_CS_fsm_state42;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state45;
  wire ap_CS_fsm_state46;
  wire ap_CS_fsm_state47;
  wire ap_CS_fsm_state48;
  wire ap_CS_fsm_state49;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state50;
  wire ap_CS_fsm_state51;
  wire ap_CS_fsm_state52;
  wire ap_CS_fsm_state53;
  wire ap_CS_fsm_state54;
  wire ap_CS_fsm_state55;
  wire ap_CS_fsm_state56;
  wire ap_CS_fsm_state57;
  wire ap_CS_fsm_state58;
  wire ap_CS_fsm_state59;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state60;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state9;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire [187:0]ap_NS_fsm;
  wire ap_NS_fsm123_out;
  wire ap_NS_fsm124_out;
  wire ap_NS_fsm126_out;
  wire ap_NS_fsm130_out;
  wire ap_NS_fsm131_out;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]ap_sig_allocacmp_j;
  wire [2:2]ap_sig_allocacmp_j_3;
  wire [2:2]ap_sig_allocacmp_j_6;
  wire ap_start;
  wire control_s_axi_U_n_15;
  wire dataPulseShapedI_V_U_n_13;
  wire dataPulseShapedI_V_U_n_14;
  wire dataPulseShapedI_V_U_n_15;
  wire dataPulseShapedI_V_U_n_16;
  wire dataPulseShapedI_V_U_n_17;
  wire dataPulseShapedI_V_U_n_18;
  wire dataPulseShapedI_V_U_n_19;
  wire dataPulseShapedI_V_U_n_20;
  wire dataPulseShapedI_V_U_n_21;
  wire dataPulseShapedI_V_U_n_22;
  wire dataPulseShapedI_V_U_n_23;
  wire dataPulseShapedI_V_U_n_24;
  wire dataPulseShapedI_V_U_n_25;
  wire dataPulseShapedI_V_U_n_26;
  wire dataPulseShapedI_V_U_n_27;
  wire dataPulseShapedI_V_U_n_28;
  wire dataPulseShapedI_V_U_n_29;
  wire dataPulseShapedI_V_U_n_30;
  wire dataPulseShapedI_V_U_n_31;
  wire dataPulseShapedI_V_U_n_32;
  wire dataPulseShapedI_V_U_n_33;
  wire dataPulseShapedI_V_U_n_34;
  wire dataPulseShapedI_V_U_n_35;
  wire dataPulseShapedI_V_U_n_36;
  wire dataPulseShapedI_V_U_n_37;
  wire dataPulseShapedI_V_U_n_38;
  wire dataPulseShapedI_V_U_n_39;
  wire dataPulseShapedI_V_U_n_40;
  wire dataPulseShapedI_V_U_n_41;
  wire dataPulseShapedI_V_U_n_42;
  wire dataPulseShapedI_V_U_n_43;
  wire dataPulseShapedI_V_U_n_44;
  wire dataPulseShapedI_V_U_n_45;
  wire dataPulseShapedI_V_U_n_46;
  wire dataPulseShapedI_V_U_n_47;
  wire dataPulseShapedI_V_U_n_48;
  wire dataPulseShapedI_V_U_n_49;
  wire dataPulseShapedI_V_U_n_50;
  wire dataPulseShapedI_V_U_n_51;
  wire dataPulseShapedI_V_U_n_52;
  wire dataPulseShapedI_V_U_n_53;
  wire dataPulseShapedI_V_ce0;
  wire [15:0]dataPulseShapedI_V_q0;
  wire dataUpsampledI_V_U_n_13;
  wire dataUpsampledI_V_U_n_14;
  wire dataUpsampledI_V_U_n_15;
  wire dataUpsampledI_V_U_n_16;
  wire dataUpsampledI_V_U_n_17;
  wire dataUpsampledI_V_U_n_18;
  wire dataUpsampledI_V_U_n_19;
  wire dataUpsampledI_V_U_n_20;
  wire dataUpsampledI_V_U_n_21;
  wire dataUpsampledI_V_U_n_22;
  wire dataUpsampledI_V_U_n_23;
  wire dataUpsampledI_V_U_n_24;
  wire dataUpsampledI_V_U_n_25;
  wire dataUpsampledI_V_U_n_26;
  wire dataUpsampledI_V_U_n_27;
  wire dataUpsampledI_V_U_n_28;
  wire [15:0]dataUpsampledI_V_q0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg;
  wire [12:3]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out;
  wire [12:2]grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg;
  wire [12:2]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0;
  wire [12:2]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out;
  wire [2:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0;
  wire [12:3]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out;
  wire [12:4]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out;
  wire [12:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0;
  wire [12:4]i_11_reg_5443;
  wire [12:7]i_12_reg_5564;
  wire \i_1_fu_656[0]_i_1_n_13 ;
  wire [5:0]i_1_fu_656_reg;
  wire \i_2_fu_660[4]_i_1_n_13 ;
  wire \i_2_fu_660[5]_i_1_n_13 ;
  wire \i_2_fu_660[6]_i_1_n_13 ;
  wire [5:4]i_2_fu_660_reg;
  wire \i_3_fu_664[4]_i_1_n_13 ;
  wire \i_3_fu_664[5]_i_1_n_13 ;
  wire \i_3_fu_664[6]_i_1_n_13 ;
  wire [6:4]i_3_fu_664_reg;
  wire \i_4_fu_672[5]_i_2_n_13 ;
  wire [12:5]i_4_fu_672_reg;
  wire \i_4_fu_672_reg[5]_i_1_n_13 ;
  wire \i_4_fu_672_reg[5]_i_1_n_14 ;
  wire \i_4_fu_672_reg[5]_i_1_n_15 ;
  wire \i_4_fu_672_reg[5]_i_1_n_16 ;
  wire \i_4_fu_672_reg[5]_i_1_n_17 ;
  wire \i_4_fu_672_reg[5]_i_1_n_18 ;
  wire \i_4_fu_672_reg[5]_i_1_n_19 ;
  wire \i_4_fu_672_reg[5]_i_1_n_20 ;
  wire \i_4_fu_672_reg[9]_i_1_n_14 ;
  wire \i_4_fu_672_reg[9]_i_1_n_15 ;
  wire \i_4_fu_672_reg[9]_i_1_n_16 ;
  wire \i_4_fu_672_reg[9]_i_1_n_17 ;
  wire \i_4_fu_672_reg[9]_i_1_n_18 ;
  wire \i_4_fu_672_reg[9]_i_1_n_19 ;
  wire \i_4_fu_672_reg[9]_i_1_n_20 ;
  wire \i_5_fu_676[4]_i_4_n_13 ;
  wire [12:4]i_5_fu_676_reg;
  wire \i_5_fu_676_reg[12]_i_1_n_20 ;
  wire \i_5_fu_676_reg[4]_i_3_n_13 ;
  wire \i_5_fu_676_reg[4]_i_3_n_14 ;
  wire \i_5_fu_676_reg[4]_i_3_n_15 ;
  wire \i_5_fu_676_reg[4]_i_3_n_16 ;
  wire \i_5_fu_676_reg[4]_i_3_n_17 ;
  wire \i_5_fu_676_reg[4]_i_3_n_18 ;
  wire \i_5_fu_676_reg[4]_i_3_n_19 ;
  wire \i_5_fu_676_reg[4]_i_3_n_20 ;
  wire \i_5_fu_676_reg[8]_i_1_n_13 ;
  wire \i_5_fu_676_reg[8]_i_1_n_14 ;
  wire \i_5_fu_676_reg[8]_i_1_n_15 ;
  wire \i_5_fu_676_reg[8]_i_1_n_16 ;
  wire \i_5_fu_676_reg[8]_i_1_n_17 ;
  wire \i_5_fu_676_reg[8]_i_1_n_18 ;
  wire \i_5_fu_676_reg[8]_i_1_n_19 ;
  wire \i_5_fu_676_reg[8]_i_1_n_20 ;
  wire \i_7_fu_680[7]_i_4_n_13 ;
  wire [12:7]i_7_fu_680_reg;
  wire \i_7_fu_680_reg[11]_i_1_n_16 ;
  wire \i_7_fu_680_reg[11]_i_1_n_19 ;
  wire \i_7_fu_680_reg[11]_i_1_n_20 ;
  wire \i_7_fu_680_reg[7]_i_3_n_13 ;
  wire \i_7_fu_680_reg[7]_i_3_n_14 ;
  wire \i_7_fu_680_reg[7]_i_3_n_15 ;
  wire \i_7_fu_680_reg[7]_i_3_n_16 ;
  wire \i_7_fu_680_reg[7]_i_3_n_17 ;
  wire \i_7_fu_680_reg[7]_i_3_n_18 ;
  wire \i_7_fu_680_reg[7]_i_3_n_19 ;
  wire \i_7_fu_680_reg[7]_i_3_n_20 ;
  wire \i_fu_560[0]_i_1_n_13 ;
  wire [5:0]i_fu_560_reg;
  wire icmp_ln33_fu_2472_p2;
  wire [5:0]input_i_TDEST;
  wire [5:0]input_i_TDEST_int_regslice;
  wire [4:0]input_i_TID;
  wire [4:0]input_i_TID_int_regslice;
  wire [1:0]input_i_TKEEP;
  wire [1:0]input_i_TKEEP_int_regslice;
  wire input_i_TREADY;
  wire input_i_TREADY_int_regslice;
  wire [1:0]input_i_TSTRB;
  wire [1:0]input_i_TSTRB_int_regslice;
  wire [1:0]input_i_TUSER;
  wire [1:0]input_i_TUSER_int_regslice;
  wire input_i_TVALID;
  wire input_q_TREADY;
  wire input_q_TVALID;
  wire interrupt;
  wire \j_fu_668[7]_i_3_n_13 ;
  wire [7:0]j_fu_668_reg;
  wire [12:4]or_ln182_10_reg_5534;
  wire [12:4]or_ln182_11_reg_5540;
  wire [12:4]or_ln182_12_reg_5546;
  wire [12:4]or_ln182_13_reg_5552;
  wire [12:4]or_ln182_1_reg_5480;
  wire [12:4]or_ln182_3_reg_5492;
  wire [12:4]or_ln182_4_reg_5498;
  wire [12:4]or_ln182_5_reg_5504;
  wire [12:4]or_ln182_7_reg_5516;
  wire [12:4]or_ln182_8_reg_5522;
  wire [12:4]or_ln182_9_reg_5528;
  wire [15:0]output_i_TDATA;
  wire [5:0]output_i_TDEST;
  wire [4:0]output_i_TID;
  wire [1:0]output_i_TKEEP;
  wire [0:0]output_i_TLAST;
  wire output_i_TREADY;
  wire output_i_TREADY_int_regslice;
  wire [1:0]output_i_TSTRB;
  wire [1:0]output_i_TUSER;
  wire output_i_TVALID;
  wire output_i_TVALID_int_regslice;
  wire [1:1]p_0_in;
  wire [1:1]p_0_in_0;
  wire ram_reg_0_i_134__1_n_13;
  wire ram_reg_0_i_135__1_n_13;
  wire ram_reg_0_i_136__0_n_13;
  wire ram_reg_0_i_137__0_n_13;
  wire ram_reg_0_i_138__0_n_13;
  wire ram_reg_0_i_139__0_n_13;
  wire ram_reg_0_i_140__0_n_13;
  wire ram_reg_0_i_141__0_n_13;
  wire ram_reg_0_i_153__0_n_13;
  wire ram_reg_0_i_157__0_n_13;
  wire ram_reg_0_i_185_n_13;
  wire ram_reg_0_i_186_n_13;
  wire ram_reg_0_i_187_n_13;
  wire ram_reg_0_i_188_n_13;
  wire ram_reg_0_i_189_n_13;
  wire ram_reg_0_i_190_n_13;
  wire ram_reg_0_i_191_n_13;
  wire ram_reg_0_i_192_n_13;
  wire ram_reg_0_i_193_n_13;
  wire ram_reg_0_i_194_n_13;
  wire ram_reg_0_i_195_n_13;
  wire ram_reg_0_i_196_n_13;
  wire ram_reg_0_i_197_n_13;
  wire ram_reg_0_i_198_n_13;
  wire ram_reg_0_i_199_n_13;
  wire ram_reg_0_i_200_n_13;
  wire ram_reg_0_i_201_n_13;
  wire ram_reg_0_i_202_n_13;
  wire ram_reg_0_i_203_n_13;
  wire ram_reg_0_i_204_n_13;
  wire ram_reg_0_i_205_n_13;
  wire ram_reg_0_i_206_n_13;
  wire ram_reg_0_i_207_n_13;
  wire ram_reg_0_i_208_n_13;
  wire ram_reg_0_i_209_n_13;
  wire ram_reg_0_i_210_n_13;
  wire ram_reg_0_i_211_n_13;
  wire ram_reg_0_i_212_n_13;
  wire ram_reg_0_i_214_n_13;
  wire ram_reg_0_i_215_n_13;
  wire ram_reg_0_i_218_n_13;
  wire ram_reg_0_i_219_n_13;
  wire ram_reg_0_i_222_n_13;
  wire ram_reg_0_i_226_n_13;
  wire ram_reg_0_i_230_n_13;
  wire real_output_U_n_13;
  wire real_output_U_n_14;
  wire real_output_U_n_15;
  wire real_output_U_n_16;
  wire real_output_U_n_17;
  wire real_output_U_n_18;
  wire real_output_U_n_19;
  wire real_output_U_n_20;
  wire real_output_U_n_21;
  wire real_output_U_n_22;
  wire real_output_U_n_23;
  wire real_output_U_n_24;
  wire real_output_U_n_25;
  wire real_output_U_n_26;
  wire real_output_U_n_27;
  wire real_output_U_n_28;
  wire real_output_U_n_29;
  wire real_output_U_n_30;
  wire real_output_U_n_31;
  wire real_output_U_n_32;
  wire real_output_U_n_33;
  wire real_output_U_n_34;
  wire real_output_U_n_35;
  wire real_output_U_n_36;
  wire real_output_U_n_37;
  wire real_output_U_n_38;
  wire real_output_U_n_39;
  wire real_output_U_n_40;
  wire real_output_U_n_41;
  wire real_output_U_n_42;
  wire real_output_U_n_43;
  wire real_output_U_n_44;
  wire real_output_U_n_45;
  wire real_output_U_n_46;
  wire real_output_U_n_47;
  wire real_output_U_n_48;
  wire real_output_U_n_49;
  wire real_output_U_n_50;
  wire real_output_U_n_51;
  wire real_output_U_n_52;
  wire real_output_U_n_53;
  wire real_output_U_n_54;
  wire real_output_U_n_55;
  wire real_output_U_n_56;
  wire real_output_ce0;
  wire [15:0]real_output_q0;
  wire real_output_we0;
  wire real_sample_pkt_last_V_fu_4930_p2;
  wire real_sample_pkt_last_V_reg_6353;
  wire \real_sample_pkt_last_V_reg_6353[0]_i_1_n_13 ;
  wire regslice_both_input_q_V_data_V_U_n_14;
  wire regslice_both_output_i_V_dest_V_U_n_13;
  wire regslice_both_output_i_V_dest_V_U_n_14;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [9:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire symbolsI_V_U_n_29;
  wire symbolsI_V_U_n_30;
  wire symbolsI_V_U_n_31;
  wire [15:15]symbolsI_V_d0;
  wire [15:0]symbolsI_V_q0;
  wire tmp_2_fu_2793_p3;
  wire [5:0]tmp_dest_V_fu_540;
  wire [4:0]tmp_id_V_fu_544;
  wire [1:0]tmp_keep_V_fu_556;
  wire [1:0]tmp_strb_V_fu_552;
  wire [1:0]tmp_user_V_fu_548;
  wire vld_in7;
  wire \zext_ln136_reg_5111[4]_i_1_n_13 ;
  wire \zext_ln136_reg_5111[5]_i_1_n_13 ;
  wire \zext_ln136_reg_5111[6]_i_1_n_13 ;
  wire \zext_ln136_reg_5111_reg_n_13_[4] ;
  wire \zext_ln136_reg_5111_reg_n_13_[5] ;
  wire \zext_ln136_reg_5111_reg_n_13_[6] ;
  wire [5:4]zext_ln138_10_reg_5249;
  wire \zext_ln138_10_reg_5249[4]_i_1_n_13 ;
  wire \zext_ln138_10_reg_5249[5]_i_1_n_13 ;
  wire [5:4]zext_ln138_12_reg_5269;
  wire \zext_ln138_12_reg_5269[4]_i_1_n_13 ;
  wire \zext_ln138_12_reg_5269[5]_i_1_n_13 ;
  wire \zext_ln138_14_reg_5289[4]_i_1_n_13 ;
  wire \zext_ln138_14_reg_5289[5]_i_1_n_13 ;
  wire [1:0]zext_ln138_14_reg_5289_reg;
  wire \zext_ln138_2_reg_5169[4]_i_1_n_13 ;
  wire \zext_ln138_2_reg_5169[5]_i_1_n_13 ;
  wire [3:2]zext_ln138_2_reg_5169_reg;
  wire [5:4]zext_ln138_4_reg_5189;
  wire \zext_ln138_4_reg_5189[4]_i_1_n_13 ;
  wire \zext_ln138_4_reg_5189[5]_i_1_n_13 ;
  wire \zext_ln138_6_reg_5209[4]_i_1_n_13 ;
  wire \zext_ln138_6_reg_5209[5]_i_1_n_13 ;
  wire [2:1]zext_ln138_6_reg_5209_reg;
  wire [5:4]zext_ln138_8_reg_5229;
  wire \zext_ln138_8_reg_5229[4]_i_1_n_13 ;
  wire \zext_ln138_8_reg_5229[5]_i_1_n_13 ;
  wire \zext_ln138_reg_5142[4]_i_1_n_13 ;
  wire \zext_ln138_reg_5142[5]_i_1_n_13 ;
  wire [4:3]zext_ln138_reg_5142_reg;
  wire [6:4]zext_ln141_1_reg_5323;
  wire \zext_ln141_1_reg_5323[4]_i_1_n_13 ;
  wire \zext_ln141_1_reg_5323[5]_i_1_n_13 ;
  wire \zext_ln141_1_reg_5323[6]_i_1_n_13 ;
  wire [12:4]zext_ln193_14_fu_3607_p1;
  wire [12:4]zext_ln193_2_fu_3439_p1;
  wire [12:4]zext_ln193_6_fu_3495_p1;
  wire [12:4]zext_ln193_fu_3411_p1;
  wire [3:3]\NLW_i_4_fu_672_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_i_5_fu_676_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_i_5_fu_676_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_i_7_fu_680_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_7_fu_680_reg[11]_i_1_O_UNCONNECTED ;

  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \^s_axi_control_RDATA [9];
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(ap_CS_fsm_state22),
        .I1(ap_CS_fsm_state5),
        .I2(tmp_2_fu_2793_p3),
        .O(ap_NS_fsm[13]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(i_3_fu_664_reg[5]),
        .I2(i_3_fu_664_reg[6]),
        .O(ap_NS_fsm[16]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(ap_CS_fsm_state24),
        .I1(i_3_fu_664_reg[6]),
        .I2(i_3_fu_664_reg[5]),
        .I3(ap_CS_fsm_state16),
        .O(ap_NS_fsm[22]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(\ap_CS_fsm[23]_i_2_n_13 ),
        .I2(j_fu_668_reg[4]),
        .I3(j_fu_668_reg[5]),
        .I4(j_fu_668_reg[6]),
        .I5(j_fu_668_reg[3]),
        .O(ap_NS_fsm[23]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_CS_fsm[23]_i_2 
       (.I0(j_fu_668_reg[0]),
        .I1(j_fu_668_reg[1]),
        .I2(j_fu_668_reg[2]),
        .I3(j_fu_668_reg[7]),
        .O(\ap_CS_fsm[23]_i_2_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[24]_i_1 
       (.I0(ap_CS_fsm_state57),
        .I1(ap_NS_fsm124_out),
        .O(ap_NS_fsm[24]));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \ap_CS_fsm[25]_i_2 
       (.I0(i_5_fu_676_reg[12]),
        .I1(i_5_fu_676_reg[11]),
        .I2(i_5_fu_676_reg[7]),
        .I3(i_5_fu_676_reg[8]),
        .I4(i_5_fu_676_reg[9]),
        .I5(i_5_fu_676_reg[10]),
        .O(\ap_CS_fsm[25]_i_2_n_13 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state229_in),
        .I1(icmp_ln33_fu_2472_p2),
        .I2(\ap_CS_fsm_reg_n_13_[3] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg_n_13_[2] ),
        .I1(\ap_CS_fsm[4]_i_2_n_13 ),
        .O(ap_NS_fsm[3]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_13_[2] ),
        .I1(\ap_CS_fsm[4]_i_2_n_13 ),
        .I2(ap_CS_fsm_state13),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(i_1_fu_656_reg[3]),
        .I1(i_1_fu_656_reg[2]),
        .I2(i_1_fu_656_reg[0]),
        .I3(i_1_fu_656_reg[4]),
        .I4(i_1_fu_656_reg[1]),
        .I5(i_1_fu_656_reg[5]),
        .O(\ap_CS_fsm[4]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(tmp_2_fu_2793_p3),
        .O(ap_NS_fsm[5]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_13_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state100),
        .Q(ap_CS_fsm_state101),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state101),
        .Q(ap_CS_fsm_state102),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state102),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state103),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[104] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state104),
        .Q(ap_CS_fsm_state105),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[105] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state105),
        .Q(ap_CS_fsm_state106),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[106] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state106),
        .Q(ap_CS_fsm_state107),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[107] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state107),
        .Q(ap_CS_fsm_state108),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[108] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state108),
        .Q(ap_CS_fsm_state109),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[109] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state109),
        .Q(ap_CS_fsm_state110),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[110] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state110),
        .Q(ap_CS_fsm_state111),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[111] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state111),
        .Q(ap_CS_fsm_state112),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[112] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state112),
        .Q(ap_CS_fsm_state113),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[113] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state113),
        .Q(ap_CS_fsm_state114),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[114] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state114),
        .Q(ap_CS_fsm_state115),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[115] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state115),
        .Q(ap_CS_fsm_state116),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[116] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state116),
        .Q(ap_CS_fsm_state117),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[117] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state117),
        .Q(ap_CS_fsm_state118),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[118] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state118),
        .Q(ap_CS_fsm_state119),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[119] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state119),
        .Q(ap_CS_fsm_state120),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[120] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state120),
        .Q(ap_CS_fsm_state121),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[121] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state121),
        .Q(ap_CS_fsm_state122),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[122] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state122),
        .Q(ap_CS_fsm_state123),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[123] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state123),
        .Q(ap_CS_fsm_state124),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[124] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state124),
        .Q(ap_CS_fsm_state125),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[125] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state125),
        .Q(ap_CS_fsm_state126),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[126] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state126),
        .Q(ap_CS_fsm_state127),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[127] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state127),
        .Q(ap_CS_fsm_state128),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[128] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state128),
        .Q(ap_CS_fsm_state129),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[129] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state129),
        .Q(ap_CS_fsm_state130),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state12),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[130] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state130),
        .Q(ap_CS_fsm_state131),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[131] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state131),
        .Q(ap_CS_fsm_state132),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[132] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state132),
        .Q(ap_CS_fsm_state133),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[133] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state133),
        .Q(ap_CS_fsm_state134),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[134] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state134),
        .Q(ap_CS_fsm_state135),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[135] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state135),
        .Q(ap_CS_fsm_state136),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[136] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state136),
        .Q(ap_CS_fsm_state137),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[137] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state137),
        .Q(ap_CS_fsm_state138),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[138] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state138),
        .Q(ap_CS_fsm_state139),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[139] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state139),
        .Q(ap_CS_fsm_state140),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_state14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[140] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state140),
        .Q(ap_CS_fsm_state141),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[141] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state141),
        .Q(ap_CS_fsm_state142),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[142] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state142),
        .Q(ap_CS_fsm_state143),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[143] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state143),
        .Q(ap_CS_fsm_state144),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[144] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state144),
        .Q(ap_CS_fsm_state145),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[145] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state145),
        .Q(ap_CS_fsm_state146),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[146] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state146),
        .Q(ap_CS_fsm_state147),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[147] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state147),
        .Q(ap_CS_fsm_state148),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[148] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state148),
        .Q(ap_CS_fsm_state149),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[149] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state149),
        .Q(ap_CS_fsm_state150),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state14),
        .Q(ap_CS_fsm_state15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[150] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state150),
        .Q(ap_CS_fsm_state151),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[151] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state151),
        .Q(ap_CS_fsm_state152),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[152] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state152),
        .Q(ap_CS_fsm_state153),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[153] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state153),
        .Q(ap_CS_fsm_state154),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[154] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state154),
        .Q(ap_CS_fsm_state155),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[155] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state155),
        .Q(ap_CS_fsm_state156),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[156] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state156),
        .Q(ap_CS_fsm_state157),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[157] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state157),
        .Q(ap_CS_fsm_state158),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[158] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state158),
        .Q(ap_CS_fsm_state159),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[159] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state159),
        .Q(ap_CS_fsm_state160),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state15),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[160] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state160),
        .Q(ap_CS_fsm_state161),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[161] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state161),
        .Q(ap_CS_fsm_state162),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[162] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state162),
        .Q(ap_CS_fsm_state163),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[163] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state163),
        .Q(ap_CS_fsm_state164),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[164] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state164),
        .Q(ap_CS_fsm_state165),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[165] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state165),
        .Q(ap_CS_fsm_state166),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[166] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state166),
        .Q(ap_CS_fsm_state167),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[167] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state167),
        .Q(ap_CS_fsm_state168),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[168] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state168),
        .Q(ap_CS_fsm_state169),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[169] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state169),
        .Q(ap_CS_fsm_state170),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[170] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state170),
        .Q(ap_CS_fsm_state171),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[171] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state171),
        .Q(ap_CS_fsm_state172),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[172] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state172),
        .Q(ap_CS_fsm_state173),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[173] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state173),
        .Q(ap_CS_fsm_state174),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[174] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state174),
        .Q(ap_CS_fsm_state175),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[175] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state175),
        .Q(ap_CS_fsm_state176),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[176] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state176),
        .Q(ap_CS_fsm_state177),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[177] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state177),
        .Q(ap_CS_fsm_state178),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[178] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state178),
        .Q(ap_CS_fsm_state179),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[179] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state179),
        .Q(ap_CS_fsm_state180),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state17),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[180] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state180),
        .Q(ap_CS_fsm_state181),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[181] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state181),
        .Q(ap_CS_fsm_state182),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[182] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state182),
        .Q(ap_CS_fsm_state183),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[183] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state183),
        .Q(ap_CS_fsm_state184),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[184] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state184),
        .Q(ap_CS_fsm_state185),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[185] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state185),
        .Q(ap_CS_fsm_state186),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[186] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[186]),
        .Q(ap_CS_fsm_state187),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[187] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[187]),
        .Q(ap_CS_fsm_state188),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state18),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state19),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state229_in),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state20),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state21),
        .Q(ap_CS_fsm_state22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_state24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[24]),
        .Q(ap_CS_fsm_state25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[25]),
        .Q(ap_CS_fsm_state26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[26]),
        .Q(ap_CS_fsm_state27),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[27]),
        .Q(ap_CS_fsm_state28),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state29),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[29]),
        .Q(ap_CS_fsm_state30),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[30]),
        .Q(ap_CS_fsm_state31),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[31]),
        .Q(ap_CS_fsm_state32),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[32]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[33]),
        .Q(ap_CS_fsm_state34),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[34]),
        .Q(ap_CS_fsm_state35),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[35]),
        .Q(ap_CS_fsm_state36),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(ap_CS_fsm_state38),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[38]),
        .Q(ap_CS_fsm_state39),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[39]),
        .Q(ap_CS_fsm_state40),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_13_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[40]),
        .Q(ap_CS_fsm_state41),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[41]),
        .Q(ap_CS_fsm_state42),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(ap_CS_fsm_state45),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[45]),
        .Q(ap_CS_fsm_state46),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[46]),
        .Q(ap_CS_fsm_state47),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[47]),
        .Q(ap_CS_fsm_state48),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[49]),
        .Q(ap_CS_fsm_state50),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[50]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[51]),
        .Q(ap_CS_fsm_state52),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[52]),
        .Q(ap_CS_fsm_state53),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[53]),
        .Q(ap_CS_fsm_state54),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[54]),
        .Q(ap_CS_fsm_state55),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[55]),
        .Q(ap_CS_fsm_state56),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[56]),
        .Q(ap_CS_fsm_state57),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[57]),
        .Q(ap_CS_fsm_state58),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[58]),
        .Q(ap_CS_fsm_state59),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[59]),
        .Q(ap_CS_fsm_state60),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state60),
        .Q(ap_CS_fsm_state61),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state61),
        .Q(ap_CS_fsm_state62),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state62),
        .Q(ap_CS_fsm_state63),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state63),
        .Q(ap_CS_fsm_state64),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state64),
        .Q(ap_CS_fsm_state65),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state65),
        .Q(ap_CS_fsm_state66),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state66),
        .Q(ap_CS_fsm_state67),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state67),
        .Q(ap_CS_fsm_state68),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state68),
        .Q(ap_CS_fsm_state69),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state69),
        .Q(ap_CS_fsm_state70),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state70),
        .Q(ap_CS_fsm_state71),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state71),
        .Q(ap_CS_fsm_state72),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state72),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state73),
        .Q(ap_CS_fsm_state74),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state74),
        .Q(ap_CS_fsm_state75),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state75),
        .Q(ap_CS_fsm_state76),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state76),
        .Q(ap_CS_fsm_state77),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state77),
        .Q(ap_CS_fsm_state78),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state78),
        .Q(ap_CS_fsm_state79),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state79),
        .Q(ap_CS_fsm_state80),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state80),
        .Q(ap_CS_fsm_state81),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state81),
        .Q(ap_CS_fsm_state82),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state82),
        .Q(ap_CS_fsm_state83),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state83),
        .Q(ap_CS_fsm_state84),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state84),
        .Q(ap_CS_fsm_state85),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state85),
        .Q(ap_CS_fsm_state86),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state86),
        .Q(ap_CS_fsm_state87),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state87),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state88),
        .Q(ap_CS_fsm_state89),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state89),
        .Q(ap_CS_fsm_state90),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state8),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state90),
        .Q(ap_CS_fsm_state91),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state91),
        .Q(ap_CS_fsm_state92),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state92),
        .Q(ap_CS_fsm_state93),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state93),
        .Q(ap_CS_fsm_state94),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state94),
        .Q(ap_CS_fsm_state95),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state95),
        .Q(ap_CS_fsm_state96),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state96),
        .Q(ap_CS_fsm_state97),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state97),
        .Q(ap_CS_fsm_state98),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state98),
        .Q(ap_CS_fsm_state99),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(output_i_TREADY_int_regslice),
        .D(ap_CS_fsm_state99),
        .Q(ap_CS_fsm_state100),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state9),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state229_in,\ap_CS_fsm_reg_n_13_[0] }),
        .SR(ap_NS_fsm131_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .i_7_fu_680_reg(i_7_fu_680_reg),
        .\i_7_fu_680_reg[12] (control_s_axi_U_n_15),
        .icmp_ln33_fu_2472_p2(icmp_ln33_fu_2472_p2),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [9],\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W dataPulseShapedI_V_U
       (.ADDRARDADDR({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27}),
        .Q({ap_CS_fsm_state57,ap_CS_fsm_state55,ap_CS_fsm_state53,ap_CS_fsm_state51,ap_CS_fsm_state49,ap_CS_fsm_state47,ap_CS_fsm_state45,ap_CS_fsm_state43,ap_CS_fsm_state41,ap_CS_fsm_state39,ap_CS_fsm_state37,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state27}),
        .\ap_CS_fsm_reg[30] (dataPulseShapedI_V_U_n_13),
        .\ap_CS_fsm_reg[32] (dataPulseShapedI_V_U_n_49),
        .\ap_CS_fsm_reg[34] (dataPulseShapedI_V_U_n_23),
        .\ap_CS_fsm_reg[36] (dataPulseShapedI_V_U_n_24),
        .\ap_CS_fsm_reg[36]_0 (dataPulseShapedI_V_U_n_25),
        .\ap_CS_fsm_reg[36]_1 (dataPulseShapedI_V_U_n_26),
        .\ap_CS_fsm_reg[36]_2 (dataPulseShapedI_V_U_n_27),
        .\ap_CS_fsm_reg[36]_3 (dataPulseShapedI_V_U_n_28),
        .\ap_CS_fsm_reg[36]_4 (dataPulseShapedI_V_U_n_29),
        .\ap_CS_fsm_reg[36]_5 (dataPulseShapedI_V_U_n_30),
        .\ap_CS_fsm_reg[36]_6 (dataPulseShapedI_V_U_n_31),
        .\ap_CS_fsm_reg[36]_7 (dataPulseShapedI_V_U_n_32),
        .\ap_CS_fsm_reg[36]_8 (dataPulseShapedI_V_U_n_33),
        .\ap_CS_fsm_reg[38] (dataPulseShapedI_V_U_n_50),
        .\ap_CS_fsm_reg[40] (dataPulseShapedI_V_U_n_34),
        .\ap_CS_fsm_reg[42] (dataPulseShapedI_V_U_n_44),
        .\ap_CS_fsm_reg[46] (dataPulseShapedI_V_U_n_47),
        .\ap_CS_fsm_reg[46]_0 (dataPulseShapedI_V_U_n_51),
        .\ap_CS_fsm_reg[48] (dataPulseShapedI_V_U_n_48),
        .\ap_CS_fsm_reg[50] (dataPulseShapedI_V_U_n_46),
        .\ap_CS_fsm_reg[52] (dataPulseShapedI_V_U_n_52),
        .\ap_CS_fsm_reg[56] (dataPulseShapedI_V_U_n_45),
        .ap_clk(ap_clk),
        .d0({grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30}),
        .dataPulseShapedI_V_ce0(dataPulseShapedI_V_ce0),
        .\or_ln182_13_reg_5552_reg[10] (dataPulseShapedI_V_U_n_43),
        .\or_ln182_13_reg_5552_reg[11] (dataPulseShapedI_V_U_n_36),
        .\or_ln182_13_reg_5552_reg[12] (dataPulseShapedI_V_U_n_35),
        .\or_ln182_13_reg_5552_reg[4] (dataPulseShapedI_V_U_n_42),
        .\or_ln182_13_reg_5552_reg[5] (dataPulseShapedI_V_U_n_41),
        .\or_ln182_13_reg_5552_reg[6] (dataPulseShapedI_V_U_n_40),
        .\or_ln182_13_reg_5552_reg[7] (dataPulseShapedI_V_U_n_39),
        .\or_ln182_13_reg_5552_reg[8] (dataPulseShapedI_V_U_n_38),
        .\or_ln182_13_reg_5552_reg[9] (dataPulseShapedI_V_U_n_37),
        .\or_ln182_1_reg_5480_reg[5] (dataPulseShapedI_V_U_n_15),
        .\or_ln182_1_reg_5480_reg[7] (dataPulseShapedI_V_U_n_17),
        .\or_ln182_2_reg_5486_reg[10] (dataPulseShapedI_V_U_n_20),
        .\or_ln182_2_reg_5486_reg[11] (dataPulseShapedI_V_U_n_21),
        .\or_ln182_2_reg_5486_reg[12] (dataPulseShapedI_V_U_n_22),
        .\or_ln182_2_reg_5486_reg[4] (dataPulseShapedI_V_U_n_14),
        .\or_ln182_2_reg_5486_reg[6] (dataPulseShapedI_V_U_n_16),
        .\or_ln182_2_reg_5486_reg[8] (dataPulseShapedI_V_U_n_18),
        .\or_ln182_2_reg_5486_reg[9] (dataPulseShapedI_V_U_n_19),
        .q0(dataPulseShapedI_V_q0),
        .ram_reg_0_i_20(zext_ln193_2_fu_3439_p1),
        .ram_reg_0_i_20_0(or_ln182_1_reg_5480),
        .ram_reg_0_i_20_1(or_ln182_3_reg_5492),
        .ram_reg_0_i_24__0_0(or_ln182_11_reg_5540),
        .ram_reg_0_i_24__0_1(or_ln182_12_reg_5546),
        .ram_reg_0_i_24__0_2(or_ln182_10_reg_5534),
        .ram_reg_0_i_24__0_3(or_ln182_7_reg_5516),
        .ram_reg_0_i_86__0_0(or_ln182_9_reg_5528),
        .ram_reg_0_i_86__0_1(or_ln182_8_reg_5522),
        .ram_reg_3_0(or_ln182_4_reg_5498),
        .ram_reg_3_1(or_ln182_5_reg_5504),
        .ram_reg_3_2(zext_ln193_6_fu_3495_p1),
        .ram_reg_3_3(or_ln182_13_reg_5552),
        .ram_reg_3_4(zext_ln193_14_fu_3607_p1),
        .we0(dataPulseShapedI_V_U_n_53));
  design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0 dataUpsampledI_V_U
       (.ADDRARDADDR({grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44}),
        .Q({ap_CS_fsm_state56,ap_CS_fsm_state54,ap_CS_fsm_state52,ap_CS_fsm_state50,ap_CS_fsm_state48,ap_CS_fsm_state46,ap_CS_fsm_state44,ap_CS_fsm_state42,ap_CS_fsm_state40,ap_CS_fsm_state38,ap_CS_fsm_state36,ap_CS_fsm_state34,ap_CS_fsm_state32,ap_CS_fsm_state24}),
        .\ap_CS_fsm_reg[23] (dataUpsampledI_V_U_n_13),
        .\ap_CS_fsm_reg[23]_0 (dataUpsampledI_V_U_n_15),
        .\ap_CS_fsm_reg[23]_1 (dataUpsampledI_V_U_n_16),
        .\ap_CS_fsm_reg[23]_2 (dataUpsampledI_V_U_n_17),
        .\ap_CS_fsm_reg[23]_3 (dataUpsampledI_V_U_n_18),
        .\ap_CS_fsm_reg[23]_4 (dataUpsampledI_V_U_n_19),
        .\ap_CS_fsm_reg[23]_5 (dataUpsampledI_V_U_n_20),
        .\ap_CS_fsm_reg[23]_6 (dataUpsampledI_V_U_n_21),
        .\ap_CS_fsm_reg[33] (dataUpsampledI_V_U_n_28),
        .\ap_CS_fsm_reg[39] (dataUpsampledI_V_U_n_27),
        .\ap_CS_fsm_reg[45] (dataUpsampledI_V_U_n_23),
        .\ap_CS_fsm_reg[47] (dataUpsampledI_V_U_n_26),
        .\ap_CS_fsm_reg[51] (dataUpsampledI_V_U_n_14),
        .\ap_CS_fsm_reg[53] (dataUpsampledI_V_U_n_24),
        .\ap_CS_fsm_reg[53]_0 (dataUpsampledI_V_U_n_25),
        .\ap_CS_fsm_reg[55] (dataUpsampledI_V_U_n_22),
        .ap_clk(ap_clk),
        .d0(symbolsI_V_q0),
        .dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0[12:4]),
        .i_4_fu_672_reg(i_4_fu_672_reg),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_24__1_0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0),
        .ram_reg_0_i_24__1_1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0[12:2]),
        .ram_reg_0_i_24__1_2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0),
        .ram_reg_0_i_24__1_3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0),
        .ram_reg_0_i_24__1_4(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[12:3]),
        .ram_reg_0_i_24__1_5(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0[12:3]),
        .ram_reg_3_0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910 grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408
       (.D(ap_NS_fsm[46:45]),
        .Q({ap_CS_fsm_state46,ap_CS_fsm_state45}),
        .S(ram_reg_0_i_230_n_13),
        .\ap_CS_fsm_reg[44] (grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dataUpsampledI_V_q0(dataUpsampledI_V_q0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out),
        .\or_ln182_9_reg_5528_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0),
        .ram_reg_0_i_96__1(or_ln182_9_reg_5528[11:4]),
        .ram_reg_0_i_96__1_0({ram_reg_0_i_201_n_13,ram_reg_0_i_202_n_13,ram_reg_0_i_203_n_13,ram_reg_0_i_204_n_13}));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911 grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415
       (.D(ap_NS_fsm[48:47]),
        .Q({ap_CS_fsm_state56,ap_CS_fsm_state49,ap_CS_fsm_state48,ap_CS_fsm_state47,ap_CS_fsm_state46,ap_CS_fsm_state45,ap_CS_fsm_state44,ap_CS_fsm_state24}),
        .S({ram_reg_0_i_210_n_13,ram_reg_0_i_211_n_13,ram_reg_0_i_212_n_13}),
        .\ap_CS_fsm_reg[46] (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45),
        .\ap_CS_fsm_reg[47] (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25),
        .\ap_CS_fsm_reg[47]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26),
        .\ap_CS_fsm_reg[47]_1 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27),
        .\ap_CS_fsm_reg[55] (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0({grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[2],grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[0]}),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0),
        .\lhs_fu_236_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29),
        .\lhs_fu_236_reg[10]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39),
        .\lhs_fu_236_reg[11]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40),
        .\lhs_fu_236_reg[12]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41),
        .\lhs_fu_236_reg[13]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42),
        .\lhs_fu_236_reg[14]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44),
        .\lhs_fu_236_reg[1]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30),
        .\lhs_fu_236_reg[2]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31),
        .\lhs_fu_236_reg[3]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32),
        .\lhs_fu_236_reg[4]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33),
        .\lhs_fu_236_reg[5]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34),
        .\lhs_fu_236_reg[6]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35),
        .\lhs_fu_236_reg[7]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36),
        .\lhs_fu_236_reg[8]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37),
        .\lhs_fu_236_reg[9]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38),
        .\or_ln182_10_reg_5534_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0),
        .p_0_in(p_0_in_0),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_20__1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_15),
        .ram_reg_0_i_64__1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0[2:1]),
        .ram_reg_0_i_72__1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_n_28),
        .ram_reg_0_i_90__1(or_ln182_10_reg_5534[11:4]),
        .ram_reg_0_i_90__1_0({ram_reg_0_i_196_n_13,ram_reg_0_i_197_n_13}),
        .ram_reg_3(dataUpsampledI_V_U_n_24),
        .ram_reg_3_0(dataUpsampledI_V_U_n_14),
        .ram_reg_3_1(ap_sig_allocacmp_j_6),
        .ram_reg_3_i_8(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out),
        .ram_reg_3_i_8_0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataPSI_acc_V_53_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_45),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912 grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422
       (.D(ap_NS_fsm[50:49]),
        .Q({ap_CS_fsm_state50,ap_CS_fsm_state49}),
        .S(ram_reg_0_i_226_n_13),
        .\ap_CS_fsm_reg[48] (grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out),
        .\or_ln182_11_reg_5540_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_95__1(or_ln182_11_reg_5540[11:4]),
        .ram_reg_0_i_95__1_0({ram_reg_0_i_189_n_13,ram_reg_0_i_190_n_13,ram_reg_0_i_191_n_13,ram_reg_0_i_192_n_13}));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913 grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429
       (.D(ap_NS_fsm[52:51]),
        .Q({ap_CS_fsm_state52,ap_CS_fsm_state51}),
        .S({ram_reg_0_i_214_n_13,ram_reg_0_i_215_n_13}),
        .\ap_CS_fsm_reg[50] (grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out),
        .\or_ln182_12_reg_5546_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0),
        .p_0_in(p_0_in),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_92__1(or_ln182_12_reg_5546[11:4]),
        .ram_reg_0_i_92__1_0({ram_reg_0_i_193_n_13,ram_reg_0_i_194_n_13,ram_reg_0_i_195_n_13}));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_28),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914 grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436
       (.D(ap_NS_fsm[54:53]),
        .Q({ap_CS_fsm_state57,ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state54,ap_CS_fsm_state53,ap_CS_fsm_state52,ap_CS_fsm_state51,ap_CS_fsm_state50,ap_CS_fsm_state24}),
        .S(ram_reg_0_i_222_n_13),
        .\ap_CS_fsm_reg[52] (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45),
        .\ap_CS_fsm_reg[55] (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42),
        .\ap_CS_fsm_reg[55]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43),
        .\ap_CS_fsm_reg[55]_1 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44),
        .\ap_CS_fsm_reg[56] (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26),
        .\ap_CS_fsm_reg[56]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27),
        .\ap_CS_fsm_reg[56]_1 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28),
        .\ap_CS_fsm_reg[56]_10 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37),
        .\ap_CS_fsm_reg[56]_11 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38),
        .\ap_CS_fsm_reg[56]_12 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39),
        .\ap_CS_fsm_reg[56]_13 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40),
        .\ap_CS_fsm_reg[56]_14 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41),
        .\ap_CS_fsm_reg[56]_2 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29),
        .\ap_CS_fsm_reg[56]_3 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30),
        .\ap_CS_fsm_reg[56]_4 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31),
        .\ap_CS_fsm_reg[56]_5 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32),
        .\ap_CS_fsm_reg[56]_6 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33),
        .\ap_CS_fsm_reg[56]_7 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34),
        .\ap_CS_fsm_reg[56]_8 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35),
        .\ap_CS_fsm_reg[56]_9 (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0[1]),
        .\or_ln182_13_reg_5552_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0),
        .p_0_in(p_0_in),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_32),
        .ram_reg_0_0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_31),
        .ram_reg_0_1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_30),
        .ram_reg_0_2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_29),
        .ram_reg_0_i_20__1_0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_15),
        .ram_reg_0_i_20__1_1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_16),
        .ram_reg_0_i_68__1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0[1]),
        .ram_reg_0_i_72__1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_n_28),
        .ram_reg_0_i_72__1_0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_n_29),
        .ram_reg_0_i_95__1(or_ln182_13_reg_5552[11:4]),
        .ram_reg_0_i_95__1_0({ram_reg_0_i_185_n_13,ram_reg_0_i_186_n_13,ram_reg_0_i_187_n_13,ram_reg_0_i_188_n_13}),
        .ram_reg_1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_36),
        .ram_reg_1_0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_35),
        .ram_reg_1_1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_34),
        .ram_reg_1_2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_33),
        .ram_reg_2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_40),
        .ram_reg_2_0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_39),
        .ram_reg_2_1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_38),
        .ram_reg_2_2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_37),
        .ram_reg_3(dataPulseShapedI_V_U_n_52),
        .ram_reg_3_0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_44),
        .ram_reg_3_1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out),
        .ram_reg_3_10(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26),
        .ram_reg_3_2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_43),
        .ram_reg_3_3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_42),
        .ram_reg_3_4(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_41),
        .ram_reg_3_5(dataUpsampledI_V_U_n_14),
        .ram_reg_3_6(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_25),
        .ram_reg_3_7(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29),
        .ram_reg_3_8(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_26),
        .ram_reg_3_9(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_27),
        .ram_reg_3_i_8_0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataPSI_acc_V_55_out),
        .ram_reg_3_i_8_1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataPSI_acc_V_56_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_45),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915 grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443
       (.D(ap_NS_fsm[56:55]),
        .Q({ap_CS_fsm_state56,ap_CS_fsm_state55,ap_CS_fsm_state24}),
        .S({ram_reg_0_i_206_n_13,ram_reg_0_i_207_n_13,ram_reg_0_i_208_n_13,ram_reg_0_i_209_n_13}),
        .\ap_CS_fsm_reg[54] (grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28),
        .\ap_CS_fsm_reg[55] (grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_26),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_29),
        .\j_fu_240_reg[2]_0 (ap_sig_allocacmp_j_6),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataPSI_acc_V_58_out),
        .\or_ln182_14_reg_5558_reg[11] ({grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0[12:4],grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0[1]}),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_102__1(zext_ln193_14_fu_3607_p1[11:4]),
        .ram_reg_0_i_88__1(ram_reg_0_i_205_n_13),
        .ram_reg_3(dataUpsampledI_V_U_n_25),
        .ram_reg_3_0(dataUpsampledI_V_U_n_14),
        .ram_reg_3_1(dataUpsampledI_V_U_n_26));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_28),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91 grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345
       (.D(ap_NS_fsm[28:27]),
        .Q(zext_ln193_fu_3411_p1),
        .\ap_CS_fsm_reg[0]_0 (ap_CS_fsm_pp0_stage0),
        .\ap_CS_fsm_reg[26] (grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29),
        .\ap_CS_fsm_reg[27] ({ap_CS_fsm_state28,ap_CS_fsm_state27}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0),
        .\j_2_fu_240_reg[1]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out),
        .q0(dataUpsampledI_V_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92 grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352
       (.D(ap_NS_fsm[30:29]),
        .Q(or_ln182_1_reg_5480),
        .\ap_CS_fsm_reg[28] (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31),
        .\ap_CS_fsm_reg[29] (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33),
        .\ap_CS_fsm_reg[29]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34),
        .\ap_CS_fsm_reg[29]_1 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35),
        .\ap_CS_fsm_reg[29]_10 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44),
        .\ap_CS_fsm_reg[29]_11 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45),
        .\ap_CS_fsm_reg[29]_2 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36),
        .\ap_CS_fsm_reg[29]_3 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37),
        .\ap_CS_fsm_reg[29]_4 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38),
        .\ap_CS_fsm_reg[29]_5 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39),
        .\ap_CS_fsm_reg[29]_6 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40),
        .\ap_CS_fsm_reg[29]_7 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41),
        .\ap_CS_fsm_reg[29]_8 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42),
        .\ap_CS_fsm_reg[29]_9 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0__0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0),
        .\lhs_fu_236_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30),
        .\lhs_fu_236_reg[10]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20),
        .\lhs_fu_236_reg[11]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19),
        .\lhs_fu_236_reg[12]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18),
        .\lhs_fu_236_reg[13]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17),
        .\lhs_fu_236_reg[14]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15),
        .\lhs_fu_236_reg[1]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29),
        .\lhs_fu_236_reg[2]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28),
        .\lhs_fu_236_reg[3]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27),
        .\lhs_fu_236_reg[4]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26),
        .\lhs_fu_236_reg[5]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25),
        .\lhs_fu_236_reg[6]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24),
        .\lhs_fu_236_reg[7]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23),
        .\lhs_fu_236_reg[8]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22),
        .\lhs_fu_236_reg[9]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_3({ap_CS_fsm_state31,ap_CS_fsm_state30,ap_CS_fsm_state29,ap_CS_fsm_state28}),
        .ram_reg_3_0(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out),
        .ram_reg_3_1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataPSI_acc_V_44_out),
        .ram_reg_3_2(dataPulseShapedI_V_U_n_49),
        .ram_reg_3_3(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26),
        .ram_reg_3_4(dataUpsampledI_V_U_n_28),
        .ram_reg_3_5(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25),
        .ram_reg_3_6(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_31),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93 grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359
       (.D(ap_sig_allocacmp_j),
        .Q(zext_ln193_2_fu_3439_p1),
        .\ap_CS_fsm_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26),
        .\ap_CS_fsm_reg[30] (grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27),
        .\ap_CS_fsm_reg[32] ({ap_CS_fsm_state32,ap_CS_fsm_state31}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg(ap_NS_fsm[32:31]),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0),
        .\j_4_fu_240_reg[2]_0 ({grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[2],grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[0]}),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out),
        .q0(dataUpsampledI_V_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_27),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94 grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366
       (.D(ap_NS_fsm[34:33]),
        .Q({ap_CS_fsm_state34,ap_CS_fsm_state33}),
        .S(ram_reg_0_i_153__0_n_13),
        .\ap_CS_fsm_reg[32] (grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out),
        .\or_ln182_3_reg_5492_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_33__1(or_ln182_3_reg_5492[11:4]),
        .ram_reg_0_i_33__1_0({ram_reg_0_i_134__1_n_13,ram_reg_0_i_135__1_n_13,ram_reg_0_i_136__0_n_13,ram_reg_0_i_137__0_n_13}));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95 grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373
       (.ADDRARDADDR({grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_32,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_33,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_34,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_35,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_36,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_37,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_38,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_39,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_40,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_41,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_42,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_43,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_44}),
        .D(ap_NS_fsm[36:35]),
        .Q(or_ln182_4_reg_5498),
        .\ap_CS_fsm_reg[34] (grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45),
        .\ap_CS_fsm_reg[35] (grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_31),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0({grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_15,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_16,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_17,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_18,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_19,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_20,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_21,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_22,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_23,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_24,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_25,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_26,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_27,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_28,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_29,grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_30}),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0__0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_27),
        .ram_reg_0_0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39),
        .ram_reg_0_1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_38),
        .ram_reg_0_10(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_41),
        .ram_reg_0_2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_28),
        .ram_reg_0_3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40),
        .ram_reg_0_4(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_39),
        .ram_reg_0_5(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_29),
        .ram_reg_0_6(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41),
        .ram_reg_0_7(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_40),
        .ram_reg_0_8(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_30),
        .ram_reg_0_9(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42),
        .ram_reg_1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_23),
        .ram_reg_1_0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35),
        .ram_reg_1_1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_34),
        .ram_reg_1_10(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_37),
        .ram_reg_1_2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_24),
        .ram_reg_1_3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36),
        .ram_reg_1_4(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_35),
        .ram_reg_1_5(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_25),
        .ram_reg_1_6(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37),
        .ram_reg_1_7(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_36),
        .ram_reg_1_8(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_26),
        .ram_reg_1_9(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38),
        .ram_reg_2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_19),
        .ram_reg_2_0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31),
        .ram_reg_2_1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_30),
        .ram_reg_2_10(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_33),
        .ram_reg_2_2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_20),
        .ram_reg_2_3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32),
        .ram_reg_2_4(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_31),
        .ram_reg_2_5(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_21),
        .ram_reg_2_6(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33),
        .ram_reg_2_7(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_32),
        .ram_reg_2_8(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_22),
        .ram_reg_2_9(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34),
        .ram_reg_3({ap_CS_fsm_state37,ap_CS_fsm_state36,ap_CS_fsm_state35,ap_CS_fsm_state34,ap_CS_fsm_state33,ap_CS_fsm_state32}),
        .ram_reg_3_0(dataPulseShapedI_V_U_n_50),
        .ram_reg_3_1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_15),
        .ram_reg_3_10(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_28),
        .ram_reg_3_11(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_18),
        .ram_reg_3_12(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30),
        .ram_reg_3_13(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_29),
        .ram_reg_3_14(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataPSI_acc_V_46_out),
        .ram_reg_3_15(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataPSI_acc_V_47_out),
        .ram_reg_3_16(dataUpsampledI_V_U_n_27),
        .ram_reg_3_17(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_32),
        .ram_reg_3_18(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43),
        .ram_reg_3_19(dataUpsampledI_V_U_n_23),
        .ram_reg_3_2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27),
        .ram_reg_3_20(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_44),
        .ram_reg_3_21(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_n_26),
        .ram_reg_3_22(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_15),
        .ram_reg_3_23(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_33),
        .ram_reg_3_24(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44),
        .ram_reg_3_25(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_42),
        .ram_reg_3_26({grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[2],grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[0]}),
        .ram_reg_3_27(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_n_28),
        .ram_reg_3_28(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_34),
        .ram_reg_3_29(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15),
        .ram_reg_3_3(dataPulseShapedI_V_U_n_51),
        .ram_reg_3_30(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_43),
        .ram_reg_3_31(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_45),
        .ram_reg_3_32(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16),
        .ram_reg_3_33(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_n_28),
        .ram_reg_3_34(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_44),
        .ram_reg_3_35(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17),
        .ram_reg_3_36(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_n_27),
        .ram_reg_3_37(ap_sig_allocacmp_j),
        .ram_reg_3_38(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0),
        .ram_reg_3_39(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_35),
        .ram_reg_3_4(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_26),
        .ram_reg_3_40(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26),
        .ram_reg_3_41(dataUpsampledI_V_U_n_13),
        .ram_reg_3_42(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_36),
        .ram_reg_3_43(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25),
        .ram_reg_3_44(dataUpsampledI_V_U_n_15),
        .ram_reg_3_45(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_37),
        .ram_reg_3_46(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24),
        .ram_reg_3_47(dataUpsampledI_V_U_n_16),
        .ram_reg_3_48(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_38),
        .ram_reg_3_49(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23),
        .ram_reg_3_5(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_16),
        .ram_reg_3_50(dataUpsampledI_V_U_n_17),
        .ram_reg_3_51(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_39),
        .ram_reg_3_52(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22),
        .ram_reg_3_53(dataUpsampledI_V_U_n_18),
        .ram_reg_3_54(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_40),
        .ram_reg_3_55(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21),
        .ram_reg_3_56(dataUpsampledI_V_U_n_19),
        .ram_reg_3_57(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_41),
        .ram_reg_3_58(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20),
        .ram_reg_3_59(dataUpsampledI_V_U_n_20),
        .ram_reg_3_6(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28),
        .ram_reg_3_60(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_42),
        .ram_reg_3_61(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19),
        .ram_reg_3_62(dataUpsampledI_V_U_n_21),
        .ram_reg_3_63(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_43),
        .ram_reg_3_64(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18),
        .ram_reg_3_65(dataUpsampledI_V_U_n_22),
        .ram_reg_3_7(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_n_27),
        .ram_reg_3_8(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_n_17),
        .ram_reg_3_9(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_n_45),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96 grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380
       (.D(ap_NS_fsm[38:37]),
        .Q(or_ln182_5_reg_5504),
        .\ap_CS_fsm_reg[36] (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29),
        .\ap_CS_fsm_reg[41] (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_15),
        .\ap_CS_fsm_reg[41]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_16),
        .\ap_CS_fsm_reg[41]_1 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_17),
        .\ap_CS_fsm_reg[41]_10 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_26),
        .\ap_CS_fsm_reg[41]_2 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_18),
        .\ap_CS_fsm_reg[41]_3 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_19),
        .\ap_CS_fsm_reg[41]_4 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_20),
        .\ap_CS_fsm_reg[41]_5 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_21),
        .\ap_CS_fsm_reg[41]_6 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_22),
        .\ap_CS_fsm_reg[41]_7 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_23),
        .\ap_CS_fsm_reg[41]_8 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_24),
        .\ap_CS_fsm_reg[41]_9 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_25),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0),
        .\j_fu_240_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_3({ap_CS_fsm_state42,ap_CS_fsm_state40,ap_CS_fsm_state38,ap_CS_fsm_state37}),
        .ram_reg_3_0(ap_sig_allocacmp_j_3),
        .ram_reg_3_1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97 grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387
       (.D(ap_NS_fsm[40:39]),
        .Q(zext_ln193_6_fu_3495_p1),
        .\ap_CS_fsm_reg[38] (grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28),
        .\ap_CS_fsm_reg[39] ({ap_CS_fsm_state40,ap_CS_fsm_state39}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_22),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0),
        .\j_fu_240_reg[2]_0 (ap_sig_allocacmp_j_3),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out),
        .\or_ln182_6_reg_5510_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0),
        .q0(dataUpsampledI_V_q0));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_28),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98 grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394
       (.D(ap_NS_fsm[42:41]),
        .Q({ap_CS_fsm_state43,ap_CS_fsm_state42,ap_CS_fsm_state41,ap_CS_fsm_state40,ap_CS_fsm_state39,ap_CS_fsm_state38}),
        .S(ram_reg_0_i_157__0_n_13),
        .\ap_CS_fsm_reg[40] (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45),
        .\ap_CS_fsm_reg[41] (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_43),
        .\ap_CS_fsm_reg[41]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_44),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .\lhs_fu_236_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_42),
        .\lhs_fu_236_reg[10]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_32),
        .\lhs_fu_236_reg[11]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_31),
        .\lhs_fu_236_reg[12]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_30),
        .\lhs_fu_236_reg[13]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_29),
        .\lhs_fu_236_reg[14]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_28),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_27),
        .\lhs_fu_236_reg[1]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_41),
        .\lhs_fu_236_reg[2]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_40),
        .\lhs_fu_236_reg[3]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_39),
        .\lhs_fu_236_reg[4]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_38),
        .\lhs_fu_236_reg[5]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_37),
        .\lhs_fu_236_reg[6]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_36),
        .\lhs_fu_236_reg[7]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_35),
        .\lhs_fu_236_reg[8]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_34),
        .\lhs_fu_236_reg[9]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_33),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_35__1(or_ln182_7_reg_5516[11:4]),
        .ram_reg_0_i_35__1_0({ram_reg_0_i_138__0_n_13,ram_reg_0_i_139__0_n_13,ram_reg_0_i_140__0_n_13,ram_reg_0_i_141__0_n_13}),
        .ram_reg_3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataPSI_acc_V_49_out),
        .ram_reg_3_0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataPSI_acc_V_50_out),
        .ram_reg_3_1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_n_28),
        .ram_reg_3_2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_27),
        .ram_reg_3_3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0),
        .ram_reg_3_4(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_n_29));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_n_45),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99 grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401
       (.D(ap_NS_fsm[44:43]),
        .Q({ap_CS_fsm_state44,ap_CS_fsm_state43}),
        .S({ram_reg_0_i_218_n_13,ram_reg_0_i_219_n_13}),
        .\ap_CS_fsm_reg[42] (grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg(p_0_in_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataPSI_acc_V_52_out),
        .\or_ln182_8_reg_5522_reg[11] ({grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[12:2],grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[0]}),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_93__0(or_ln182_8_reg_5522[11:4]),
        .ram_reg_0_i_93__0_0({ram_reg_0_i_198_n_13,ram_reg_0_i_199_n_13,ram_reg_0_i_200_n_13}));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_n_29),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9 grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332
       (.D(ap_NS_fsm[26:25]),
        .Q(i_11_reg_5443),
        .\ap_CS_fsm_reg[0]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_25),
        .\ap_CS_fsm_reg[24] (grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27),
        .\ap_CS_fsm_reg[25] (grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_26),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm[25]_i_2_n_13 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .\i_11_reg_5443_reg[11] (grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0),
        .\lhs_fu_236_reg[15]_0 (grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataPSI_acc_V_43_out),
        .q0(dataUpsampledI_V_q0),
        .ram_reg_0_i_17__0({ap_CS_fsm_state30,ap_CS_fsm_state28,ap_CS_fsm_state26,ap_CS_fsm_state25}),
        .ram_reg_0_i_17__0_0(ap_CS_fsm_pp0_stage0));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_n_27),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .R(ap_rst_n_inv));
  design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10 grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339
       (.ADDRARDADDR({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_15,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_16,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_17,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_18,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_19,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_20,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_21,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_22,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_23,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_24,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_25,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_26,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_27}),
        .D(ap_NS_fsm[57]),
        .Q({ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,ap_CS_fsm_state57,ap_CS_fsm_state53,ap_CS_fsm_state51,ap_CS_fsm_state49,ap_CS_fsm_state47,ap_CS_fsm_state41,ap_CS_fsm_state39,ap_CS_fsm_state37,ap_CS_fsm_state35,ap_CS_fsm_state33,ap_CS_fsm_state31,ap_CS_fsm_state29,ap_CS_fsm_state27}),
        .WEA(real_output_we0),
        .ap_CS_fsm_state185(ap_CS_fsm_state185),
        .ap_CS_fsm_state186(ap_CS_fsm_state186),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_CS_fsm_state62(ap_CS_fsm_state62),
        .ap_CS_fsm_state63(ap_CS_fsm_state63),
        .ap_CS_fsm_state64(ap_CS_fsm_state64),
        .ap_CS_fsm_state65(ap_CS_fsm_state65),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state84(ap_CS_fsm_state84),
        .ap_NS_fsm123_out(ap_NS_fsm123_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0),
        .dataPulseShapedI_V_ce0(dataPulseShapedI_V_ce0),
        .grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done),
        .grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .\i_12_reg_5564_reg[12] ({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41}),
        .i_7_fu_680_reg(i_7_fu_680_reg),
        .q0(dataPulseShapedI_V_q0),
        .ram_reg_0(dataPulseShapedI_V_U_n_13),
        .ram_reg_0_i_20(i_11_reg_5443),
        .ram_reg_0_i_20_0(zext_ln193_fu_3411_p1),
        .ram_reg_0_i_45_0(real_output_U_n_32),
        .ram_reg_0_i_45_1(real_output_U_n_40),
        .ram_reg_0_i_45_2(real_output_U_n_39),
        .ram_reg_0_i_50__0_0(real_output_U_n_46),
        .ram_reg_0_i_88_0(real_output_U_n_47),
        .ram_reg_3(dataPulseShapedI_V_U_n_44),
        .ram_reg_3_0(dataPulseShapedI_V_U_n_48),
        .ram_reg_3_1(dataPulseShapedI_V_U_n_45),
        .ram_reg_3_10(dataPulseShapedI_V_U_n_15),
        .ram_reg_3_11(dataPulseShapedI_V_U_n_25),
        .ram_reg_3_12(dataPulseShapedI_V_U_n_41),
        .ram_reg_3_13(dataPulseShapedI_V_U_n_26),
        .ram_reg_3_14(dataPulseShapedI_V_U_n_40),
        .ram_reg_3_15(dataPulseShapedI_V_U_n_16),
        .ram_reg_3_16(dataPulseShapedI_V_U_n_17),
        .ram_reg_3_17(dataPulseShapedI_V_U_n_27),
        .ram_reg_3_18(dataPulseShapedI_V_U_n_39),
        .ram_reg_3_19(dataPulseShapedI_V_U_n_28),
        .ram_reg_3_2(dataPulseShapedI_V_U_n_46),
        .ram_reg_3_20(dataPulseShapedI_V_U_n_38),
        .ram_reg_3_21(dataPulseShapedI_V_U_n_18),
        .ram_reg_3_22(dataPulseShapedI_V_U_n_37),
        .ram_reg_3_23(dataPulseShapedI_V_U_n_29),
        .ram_reg_3_24(dataPulseShapedI_V_U_n_19),
        .ram_reg_3_25(dataPulseShapedI_V_U_n_20),
        .ram_reg_3_26(dataPulseShapedI_V_U_n_30),
        .ram_reg_3_27(dataPulseShapedI_V_U_n_43),
        .ram_reg_3_28(dataPulseShapedI_V_U_n_21),
        .ram_reg_3_29(dataPulseShapedI_V_U_n_31),
        .ram_reg_3_3(dataPulseShapedI_V_U_n_33),
        .ram_reg_3_30(dataPulseShapedI_V_U_n_36),
        .ram_reg_3_31(dataPulseShapedI_V_U_n_32),
        .ram_reg_3_32(dataPulseShapedI_V_U_n_35),
        .ram_reg_3_33(dataPulseShapedI_V_U_n_22),
        .ram_reg_3_34(real_output_U_n_23),
        .ram_reg_3_35(real_output_U_n_26),
        .ram_reg_3_36(real_output_U_n_13),
        .ram_reg_3_37(real_output_U_n_29),
        .ram_reg_3_38(real_output_U_n_15),
        .ram_reg_3_39(real_output_U_n_48),
        .ram_reg_3_4(dataPulseShapedI_V_U_n_47),
        .ram_reg_3_40(real_output_U_n_21),
        .ram_reg_3_41(real_output_U_n_16),
        .ram_reg_3_42(real_output_U_n_50),
        .ram_reg_3_43(real_output_U_n_30),
        .ram_reg_3_44(real_output_U_n_19),
        .ram_reg_3_45(real_output_U_n_52),
        .ram_reg_3_46(real_output_U_n_28),
        .ram_reg_3_47(real_output_U_n_27),
        .ram_reg_3_48(real_output_U_n_20),
        .ram_reg_3_49(real_output_U_n_54),
        .ram_reg_3_5(dataPulseShapedI_V_U_n_34),
        .ram_reg_3_50(real_output_U_n_17),
        .ram_reg_3_51(real_output_U_n_14),
        .ram_reg_3_52(real_output_U_n_31),
        .ram_reg_3_53(real_output_U_n_22),
        .ram_reg_3_54(real_output_U_n_55),
        .ram_reg_3_55(real_output_U_n_51),
        .ram_reg_3_56(real_output_U_n_49),
        .ram_reg_3_57(real_output_U_n_34),
        .ram_reg_3_58(real_output_U_n_53),
        .ram_reg_3_59(real_output_U_n_24),
        .ram_reg_3_6(dataPulseShapedI_V_U_n_14),
        .ram_reg_3_60(i_12_reg_5564),
        .ram_reg_3_61(real_output_U_n_38),
        .ram_reg_3_62(real_output_U_n_35),
        .ram_reg_3_63(real_output_U_n_37),
        .ram_reg_3_64(real_output_U_n_41),
        .ram_reg_3_65(real_output_U_n_56),
        .ram_reg_3_66(real_output_U_n_33),
        .ram_reg_3_67(real_output_U_n_36),
        .ram_reg_3_7(dataPulseShapedI_V_U_n_24),
        .ram_reg_3_8(dataPulseShapedI_V_U_n_42),
        .ram_reg_3_9(dataPulseShapedI_V_U_n_23),
        .we0(dataPulseShapedI_V_U_n_53));
  FDRE #(
    .INIT(1'b0)) 
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_42),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_11_reg_5443_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[10]),
        .Q(i_11_reg_5443[10]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[11]),
        .Q(i_11_reg_5443[11]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[12]),
        .Q(i_11_reg_5443[12]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[4]),
        .Q(i_11_reg_5443[4]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[5]),
        .Q(i_11_reg_5443[5]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[6]),
        .Q(i_11_reg_5443[6]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[7]),
        .Q(i_11_reg_5443[7]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[8]),
        .Q(i_11_reg_5443[8]),
        .R(1'b0));
  FDRE \i_11_reg_5443_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state25),
        .D(i_5_fu_676_reg[9]),
        .Q(i_11_reg_5443[9]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[10]),
        .Q(i_12_reg_5564[10]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[11]),
        .Q(i_12_reg_5564[11]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[12]),
        .Q(i_12_reg_5564[12]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[7]),
        .Q(i_12_reg_5564[7]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[8]),
        .Q(i_12_reg_5564[8]),
        .R(1'b0));
  FDRE \i_12_reg_5564_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state59),
        .D(i_7_fu_680_reg[9]),
        .Q(i_12_reg_5564[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_fu_656[0]_i_1 
       (.I0(i_1_fu_656_reg[0]),
        .O(\i_1_fu_656[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_fu_656[1]_i_1 
       (.I0(i_1_fu_656_reg[1]),
        .I1(i_1_fu_656_reg[0]),
        .O(add_ln61_fu_2589_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_1_fu_656[2]_i_1 
       (.I0(i_1_fu_656_reg[2]),
        .I1(i_1_fu_656_reg[0]),
        .I2(i_1_fu_656_reg[1]),
        .O(add_ln61_fu_2589_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_1_fu_656[3]_i_1 
       (.I0(i_1_fu_656_reg[3]),
        .I1(i_1_fu_656_reg[1]),
        .I2(i_1_fu_656_reg[0]),
        .I3(i_1_fu_656_reg[2]),
        .O(add_ln61_fu_2589_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_1_fu_656[4]_i_1 
       (.I0(i_1_fu_656_reg[4]),
        .I1(i_1_fu_656_reg[2]),
        .I2(i_1_fu_656_reg[0]),
        .I3(i_1_fu_656_reg[1]),
        .I4(i_1_fu_656_reg[3]),
        .O(add_ln61_fu_2589_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_1_fu_656[5]_i_1 
       (.I0(ap_CS_fsm_state229_in),
        .I1(icmp_ln33_fu_2472_p2),
        .O(ap_NS_fsm130_out));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_1_fu_656[5]_i_2 
       (.I0(i_1_fu_656_reg[5]),
        .I1(i_1_fu_656_reg[3]),
        .I2(i_1_fu_656_reg[1]),
        .I3(i_1_fu_656_reg[0]),
        .I4(i_1_fu_656_reg[2]),
        .I5(i_1_fu_656_reg[4]),
        .O(add_ln61_fu_2589_p2[5]));
  FDRE \i_1_fu_656_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\i_1_fu_656[0]_i_1_n_13 ),
        .Q(i_1_fu_656_reg[0]),
        .R(ap_NS_fsm130_out));
  FDRE \i_1_fu_656_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln61_fu_2589_p2[1]),
        .Q(i_1_fu_656_reg[1]),
        .R(ap_NS_fsm130_out));
  FDRE \i_1_fu_656_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln61_fu_2589_p2[2]),
        .Q(i_1_fu_656_reg[2]),
        .R(ap_NS_fsm130_out));
  FDRE \i_1_fu_656_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln61_fu_2589_p2[3]),
        .Q(i_1_fu_656_reg[3]),
        .R(ap_NS_fsm130_out));
  FDRE \i_1_fu_656_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln61_fu_2589_p2[4]),
        .Q(i_1_fu_656_reg[4]),
        .R(ap_NS_fsm130_out));
  FDRE \i_1_fu_656_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(add_ln61_fu_2589_p2[5]),
        .Q(i_1_fu_656_reg[5]),
        .R(ap_NS_fsm130_out));
  LUT5 #(
    .INIT(32'h70700770)) 
    \i_2_fu_660[4]_i_1 
       (.I0(\ap_CS_fsm_reg_n_13_[2] ),
        .I1(\ap_CS_fsm[4]_i_2_n_13 ),
        .I2(i_2_fu_660_reg[4]),
        .I3(ap_CS_fsm_state5),
        .I4(tmp_2_fu_2793_p3),
        .O(\i_2_fu_660[4]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h7007707070707070)) 
    \i_2_fu_660[5]_i_1 
       (.I0(\ap_CS_fsm_reg_n_13_[2] ),
        .I1(\ap_CS_fsm[4]_i_2_n_13 ),
        .I2(i_2_fu_660_reg[5]),
        .I3(tmp_2_fu_2793_p3),
        .I4(ap_CS_fsm_state5),
        .I5(i_2_fu_660_reg[4]),
        .O(\i_2_fu_660[5]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h7770707070707070)) 
    \i_2_fu_660[6]_i_1 
       (.I0(\ap_CS_fsm_reg_n_13_[2] ),
        .I1(\ap_CS_fsm[4]_i_2_n_13 ),
        .I2(tmp_2_fu_2793_p3),
        .I3(ap_CS_fsm_state5),
        .I4(i_2_fu_660_reg[4]),
        .I5(i_2_fu_660_reg[5]),
        .O(\i_2_fu_660[6]_i_1_n_13 ));
  FDRE \i_2_fu_660_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_2_fu_660[4]_i_1_n_13 ),
        .Q(i_2_fu_660_reg[4]),
        .R(1'b0));
  FDRE \i_2_fu_660_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_2_fu_660[5]_i_1_n_13 ),
        .Q(i_2_fu_660_reg[5]),
        .R(1'b0));
  FDRE \i_2_fu_660_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_2_fu_660[6]_i_1_n_13 ),
        .Q(tmp_2_fu_2793_p3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A666A666A666)) 
    \i_3_fu_664[4]_i_1 
       (.I0(i_3_fu_664_reg[4]),
        .I1(ap_CS_fsm_state16),
        .I2(i_3_fu_664_reg[5]),
        .I3(i_3_fu_664_reg[6]),
        .I4(ap_CS_fsm_state5),
        .I5(tmp_2_fu_2793_p3),
        .O(\i_3_fu_664[4]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h0000BCCCBCCCBCCC)) 
    \i_3_fu_664[5]_i_1 
       (.I0(i_3_fu_664_reg[6]),
        .I1(i_3_fu_664_reg[5]),
        .I2(ap_CS_fsm_state16),
        .I3(i_3_fu_664_reg[4]),
        .I4(ap_CS_fsm_state5),
        .I5(tmp_2_fu_2793_p3),
        .O(\i_3_fu_664[5]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h0000EAAAEAAAEAAA)) 
    \i_3_fu_664[6]_i_1 
       (.I0(i_3_fu_664_reg[6]),
        .I1(i_3_fu_664_reg[5]),
        .I2(ap_CS_fsm_state16),
        .I3(i_3_fu_664_reg[4]),
        .I4(ap_CS_fsm_state5),
        .I5(tmp_2_fu_2793_p3),
        .O(\i_3_fu_664[6]_i_1_n_13 ));
  FDRE \i_3_fu_664_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_664[4]_i_1_n_13 ),
        .Q(i_3_fu_664_reg[4]),
        .R(1'b0));
  FDRE \i_3_fu_664_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_664[5]_i_1_n_13 ),
        .Q(i_3_fu_664_reg[5]),
        .R(1'b0));
  FDRE \i_3_fu_664_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\i_3_fu_664[6]_i_1_n_13 ),
        .Q(i_3_fu_664_reg[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_fu_672[5]_i_2 
       (.I0(i_4_fu_672_reg[5]),
        .O(\i_4_fu_672[5]_i_2_n_13 ));
  FDRE \i_4_fu_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[9]_i_1_n_19 ),
        .Q(i_4_fu_672_reg[10]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[9]_i_1_n_18 ),
        .Q(i_4_fu_672_reg[11]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[9]_i_1_n_17 ),
        .Q(i_4_fu_672_reg[12]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[5]_i_1_n_20 ),
        .Q(i_4_fu_672_reg[5]),
        .R(ap_NS_fsm126_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_672_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\i_4_fu_672_reg[5]_i_1_n_13 ,\i_4_fu_672_reg[5]_i_1_n_14 ,\i_4_fu_672_reg[5]_i_1_n_15 ,\i_4_fu_672_reg[5]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_4_fu_672_reg[5]_i_1_n_17 ,\i_4_fu_672_reg[5]_i_1_n_18 ,\i_4_fu_672_reg[5]_i_1_n_19 ,\i_4_fu_672_reg[5]_i_1_n_20 }),
        .S({i_4_fu_672_reg[8:6],\i_4_fu_672[5]_i_2_n_13 }));
  FDRE \i_4_fu_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[5]_i_1_n_19 ),
        .Q(i_4_fu_672_reg[6]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[5]_i_1_n_18 ),
        .Q(i_4_fu_672_reg[7]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[5]_i_1_n_17 ),
        .Q(i_4_fu_672_reg[8]),
        .R(ap_NS_fsm126_out));
  FDRE \i_4_fu_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(\i_4_fu_672_reg[9]_i_1_n_20 ),
        .Q(i_4_fu_672_reg[9]),
        .R(ap_NS_fsm126_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_4_fu_672_reg[9]_i_1 
       (.CI(\i_4_fu_672_reg[5]_i_1_n_13 ),
        .CO({\NLW_i_4_fu_672_reg[9]_i_1_CO_UNCONNECTED [3],\i_4_fu_672_reg[9]_i_1_n_14 ,\i_4_fu_672_reg[9]_i_1_n_15 ,\i_4_fu_672_reg[9]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_4_fu_672_reg[9]_i_1_n_17 ,\i_4_fu_672_reg[9]_i_1_n_18 ,\i_4_fu_672_reg[9]_i_1_n_19 ,\i_4_fu_672_reg[9]_i_1_n_20 }),
        .S(i_4_fu_672_reg[12:9]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \i_5_fu_676[4]_i_1 
       (.I0(ap_CS_fsm_state23),
        .I1(\ap_CS_fsm[23]_i_2_n_13 ),
        .I2(j_fu_668_reg[4]),
        .I3(j_fu_668_reg[5]),
        .I4(j_fu_668_reg[6]),
        .I5(j_fu_668_reg[3]),
        .O(ap_NS_fsm124_out));
  LUT2 #(
    .INIT(4'h2)) 
    \i_5_fu_676[4]_i_2 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[25]_i_2_n_13 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_5_fu_676[4]_i_4 
       (.I0(i_5_fu_676_reg[4]),
        .O(\i_5_fu_676[4]_i_4_n_13 ));
  FDRE \i_5_fu_676_reg[10] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[8]_i_1_n_18 ),
        .Q(i_5_fu_676_reg[10]),
        .R(ap_NS_fsm124_out));
  FDRE \i_5_fu_676_reg[11] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[8]_i_1_n_17 ),
        .Q(i_5_fu_676_reg[11]),
        .R(ap_NS_fsm124_out));
  FDRE \i_5_fu_676_reg[12] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[12]_i_1_n_20 ),
        .Q(i_5_fu_676_reg[12]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_fu_676_reg[12]_i_1 
       (.CI(\i_5_fu_676_reg[8]_i_1_n_13 ),
        .CO(\NLW_i_5_fu_676_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_5_fu_676_reg[12]_i_1_O_UNCONNECTED [3:1],\i_5_fu_676_reg[12]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,i_5_fu_676_reg[12]}));
  FDRE \i_5_fu_676_reg[4] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[4]_i_3_n_20 ),
        .Q(i_5_fu_676_reg[4]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_fu_676_reg[4]_i_3 
       (.CI(1'b0),
        .CO({\i_5_fu_676_reg[4]_i_3_n_13 ,\i_5_fu_676_reg[4]_i_3_n_14 ,\i_5_fu_676_reg[4]_i_3_n_15 ,\i_5_fu_676_reg[4]_i_3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_5_fu_676_reg[4]_i_3_n_17 ,\i_5_fu_676_reg[4]_i_3_n_18 ,\i_5_fu_676_reg[4]_i_3_n_19 ,\i_5_fu_676_reg[4]_i_3_n_20 }),
        .S({i_5_fu_676_reg[7:5],\i_5_fu_676[4]_i_4_n_13 }));
  FDRE \i_5_fu_676_reg[5] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[4]_i_3_n_19 ),
        .Q(i_5_fu_676_reg[5]),
        .R(ap_NS_fsm124_out));
  FDRE \i_5_fu_676_reg[6] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[4]_i_3_n_18 ),
        .Q(i_5_fu_676_reg[6]),
        .R(ap_NS_fsm124_out));
  FDRE \i_5_fu_676_reg[7] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[4]_i_3_n_17 ),
        .Q(i_5_fu_676_reg[7]),
        .R(ap_NS_fsm124_out));
  FDRE \i_5_fu_676_reg[8] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[8]_i_1_n_20 ),
        .Q(i_5_fu_676_reg[8]),
        .R(ap_NS_fsm124_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_5_fu_676_reg[8]_i_1 
       (.CI(\i_5_fu_676_reg[4]_i_3_n_13 ),
        .CO({\i_5_fu_676_reg[8]_i_1_n_13 ,\i_5_fu_676_reg[8]_i_1_n_14 ,\i_5_fu_676_reg[8]_i_1_n_15 ,\i_5_fu_676_reg[8]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_5_fu_676_reg[8]_i_1_n_17 ,\i_5_fu_676_reg[8]_i_1_n_18 ,\i_5_fu_676_reg[8]_i_1_n_19 ,\i_5_fu_676_reg[8]_i_1_n_20 }),
        .S(i_5_fu_676_reg[11:8]));
  FDRE \i_5_fu_676_reg[9] 
       (.C(ap_clk),
        .CE(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg0),
        .D(\i_5_fu_676_reg[8]_i_1_n_19 ),
        .Q(i_5_fu_676_reg[9]),
        .R(ap_NS_fsm124_out));
  LUT2 #(
    .INIT(4'h8)) 
    \i_7_fu_680[7]_i_1 
       (.I0(ap_CS_fsm_state25),
        .I1(\ap_CS_fsm[25]_i_2_n_13 ),
        .O(ap_NS_fsm123_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_7_fu_680[7]_i_4 
       (.I0(i_7_fu_680_reg[7]),
        .O(\i_7_fu_680[7]_i_4_n_13 ));
  FDRE \i_7_fu_680_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[7]_i_3_n_17 ),
        .Q(i_7_fu_680_reg[10]),
        .R(ap_NS_fsm123_out));
  FDRE \i_7_fu_680_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[11]_i_1_n_20 ),
        .Q(i_7_fu_680_reg[11]),
        .R(ap_NS_fsm123_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_7_fu_680_reg[11]_i_1 
       (.CI(\i_7_fu_680_reg[7]_i_3_n_13 ),
        .CO({\NLW_i_7_fu_680_reg[11]_i_1_CO_UNCONNECTED [3:1],\i_7_fu_680_reg[11]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_7_fu_680_reg[11]_i_1_O_UNCONNECTED [3:2],\i_7_fu_680_reg[11]_i_1_n_19 ,\i_7_fu_680_reg[11]_i_1_n_20 }),
        .S({1'b0,1'b0,i_7_fu_680_reg[12:11]}));
  FDRE \i_7_fu_680_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[11]_i_1_n_19 ),
        .Q(i_7_fu_680_reg[12]),
        .R(ap_NS_fsm123_out));
  FDRE \i_7_fu_680_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[7]_i_3_n_20 ),
        .Q(i_7_fu_680_reg[7]),
        .R(ap_NS_fsm123_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_7_fu_680_reg[7]_i_3 
       (.CI(1'b0),
        .CO({\i_7_fu_680_reg[7]_i_3_n_13 ,\i_7_fu_680_reg[7]_i_3_n_14 ,\i_7_fu_680_reg[7]_i_3_n_15 ,\i_7_fu_680_reg[7]_i_3_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_7_fu_680_reg[7]_i_3_n_17 ,\i_7_fu_680_reg[7]_i_3_n_18 ,\i_7_fu_680_reg[7]_i_3_n_19 ,\i_7_fu_680_reg[7]_i_3_n_20 }),
        .S({i_7_fu_680_reg[10:8],\i_7_fu_680[7]_i_4_n_13 }));
  FDRE \i_7_fu_680_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[7]_i_3_n_19 ),
        .Q(i_7_fu_680_reg[8]),
        .R(ap_NS_fsm123_out));
  FDRE \i_7_fu_680_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm15_out),
        .D(\i_7_fu_680_reg[7]_i_3_n_18 ),
        .Q(i_7_fu_680_reg[9]),
        .R(ap_NS_fsm123_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_560[0]_i_1 
       (.I0(i_fu_560_reg[0]),
        .O(\i_fu_560[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_fu_560[1]_i_1 
       (.I0(i_fu_560_reg[0]),
        .I1(i_fu_560_reg[1]),
        .O(add_ln33_fu_2478_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_560[2]_i_1 
       (.I0(i_fu_560_reg[2]),
        .I1(i_fu_560_reg[1]),
        .I2(i_fu_560_reg[0]),
        .O(add_ln33_fu_2478_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_560[3]_i_1 
       (.I0(i_fu_560_reg[3]),
        .I1(i_fu_560_reg[0]),
        .I2(i_fu_560_reg[1]),
        .I3(i_fu_560_reg[2]),
        .O(add_ln33_fu_2478_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_fu_560[4]_i_1 
       (.I0(i_fu_560_reg[4]),
        .I1(i_fu_560_reg[2]),
        .I2(i_fu_560_reg[1]),
        .I3(i_fu_560_reg[0]),
        .I4(i_fu_560_reg[3]),
        .O(add_ln33_fu_2478_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_fu_560[5]_i_3 
       (.I0(i_fu_560_reg[5]),
        .I1(i_fu_560_reg[3]),
        .I2(i_fu_560_reg[0]),
        .I3(i_fu_560_reg[1]),
        .I4(i_fu_560_reg[2]),
        .I5(i_fu_560_reg[4]),
        .O(add_ln33_fu_2478_p2[5]));
  FDRE \i_fu_560_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(\i_fu_560[0]_i_1_n_13 ),
        .Q(i_fu_560_reg[0]),
        .R(ap_NS_fsm131_out));
  FDRE \i_fu_560_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(add_ln33_fu_2478_p2[1]),
        .Q(i_fu_560_reg[1]),
        .R(ap_NS_fsm131_out));
  FDRE \i_fu_560_reg[2] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(add_ln33_fu_2478_p2[2]),
        .Q(i_fu_560_reg[2]),
        .R(ap_NS_fsm131_out));
  FDRE \i_fu_560_reg[3] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(add_ln33_fu_2478_p2[3]),
        .Q(i_fu_560_reg[3]),
        .R(ap_NS_fsm131_out));
  FDRE \i_fu_560_reg[4] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(add_ln33_fu_2478_p2[4]),
        .Q(i_fu_560_reg[4]),
        .R(ap_NS_fsm131_out));
  FDRE \i_fu_560_reg[5] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(add_ln33_fu_2478_p2[5]),
        .Q(i_fu_560_reg[5]),
        .R(ap_NS_fsm131_out));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_668[0]_i_1 
       (.I0(j_fu_668_reg[0]),
        .O(add_ln166_fu_3336_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_668[1]_i_1 
       (.I0(j_fu_668_reg[1]),
        .I1(j_fu_668_reg[0]),
        .O(add_ln166_fu_3336_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_668[2]_i_1 
       (.I0(j_fu_668_reg[2]),
        .I1(j_fu_668_reg[0]),
        .I2(j_fu_668_reg[1]),
        .O(add_ln166_fu_3336_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_668[3]_i_1 
       (.I0(j_fu_668_reg[3]),
        .I1(j_fu_668_reg[1]),
        .I2(j_fu_668_reg[0]),
        .I3(j_fu_668_reg[2]),
        .O(add_ln166_fu_3336_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_668[4]_i_1 
       (.I0(j_fu_668_reg[4]),
        .I1(j_fu_668_reg[2]),
        .I2(j_fu_668_reg[0]),
        .I3(j_fu_668_reg[1]),
        .I4(j_fu_668_reg[3]),
        .O(add_ln166_fu_3336_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_668[5]_i_1 
       (.I0(j_fu_668_reg[5]),
        .I1(j_fu_668_reg[3]),
        .I2(j_fu_668_reg[1]),
        .I3(j_fu_668_reg[0]),
        .I4(j_fu_668_reg[2]),
        .I5(j_fu_668_reg[4]),
        .O(add_ln166_fu_3336_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_668[6]_i_1 
       (.I0(j_fu_668_reg[6]),
        .I1(\j_fu_668[7]_i_3_n_13 ),
        .O(add_ln166_fu_3336_p2[6]));
  LUT3 #(
    .INIT(8'h80)) 
    \j_fu_668[7]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(i_3_fu_664_reg[5]),
        .I2(i_3_fu_664_reg[6]),
        .O(ap_NS_fsm126_out));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_668[7]_i_2 
       (.I0(j_fu_668_reg[7]),
        .I1(\j_fu_668[7]_i_3_n_13 ),
        .I2(j_fu_668_reg[6]),
        .O(add_ln166_fu_3336_p2[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_fu_668[7]_i_3 
       (.I0(j_fu_668_reg[5]),
        .I1(j_fu_668_reg[3]),
        .I2(j_fu_668_reg[1]),
        .I3(j_fu_668_reg[0]),
        .I4(j_fu_668_reg[2]),
        .I5(j_fu_668_reg[4]),
        .O(\j_fu_668[7]_i_3_n_13 ));
  FDRE \j_fu_668_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[0]),
        .Q(j_fu_668_reg[0]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[1]),
        .Q(j_fu_668_reg[1]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[2]),
        .Q(j_fu_668_reg[2]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[3]),
        .Q(j_fu_668_reg[3]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[4]),
        .Q(j_fu_668_reg[4]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[5]),
        .Q(j_fu_668_reg[5]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[6]),
        .Q(j_fu_668_reg[6]),
        .R(ap_NS_fsm126_out));
  FDRE \j_fu_668_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[23]),
        .D(add_ln166_fu_3336_p2[7]),
        .Q(j_fu_668_reg[7]),
        .R(ap_NS_fsm126_out));
  FDRE \or_ln182_10_reg_5534_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_10_reg_5534[10]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_10_reg_5534[11]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_10_reg_5534[12]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_10_reg_5534[4]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_10_reg_5534[5]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_10_reg_5534[6]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_10_reg_5534[7]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_10_reg_5534[8]),
        .R(1'b0));
  FDRE \or_ln182_10_reg_5534_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state47),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_10_reg_5534[9]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_11_reg_5540[10]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_11_reg_5540[11]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_11_reg_5540[12]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_11_reg_5540[4]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_11_reg_5540[5]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_11_reg_5540[6]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_11_reg_5540[7]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_11_reg_5540[8]),
        .R(1'b0));
  FDRE \or_ln182_11_reg_5540_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state49),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_11_reg_5540[9]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_12_reg_5546[10]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_12_reg_5546[11]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_12_reg_5546[12]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_12_reg_5546[4]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_12_reg_5546[5]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_12_reg_5546[6]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_12_reg_5546[7]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_12_reg_5546[8]),
        .R(1'b0));
  FDRE \or_ln182_12_reg_5546_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state51),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_12_reg_5546[9]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_13_reg_5552[10]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_13_reg_5552[11]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_13_reg_5552[12]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_13_reg_5552[4]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_13_reg_5552[5]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_13_reg_5552[6]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_13_reg_5552[7]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_13_reg_5552[8]),
        .R(1'b0));
  FDRE \or_ln182_13_reg_5552_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state53),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_13_reg_5552[9]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[10]),
        .Q(zext_ln193_14_fu_3607_p1[10]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[11]),
        .Q(zext_ln193_14_fu_3607_p1[11]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[12]),
        .Q(zext_ln193_14_fu_3607_p1[12]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[4]),
        .Q(zext_ln193_14_fu_3607_p1[4]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[5]),
        .Q(zext_ln193_14_fu_3607_p1[5]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[6]),
        .Q(zext_ln193_14_fu_3607_p1[6]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[7]),
        .Q(zext_ln193_14_fu_3607_p1[7]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[8]),
        .Q(zext_ln193_14_fu_3607_p1[8]),
        .R(1'b0));
  FDRE \or_ln182_14_reg_5558_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state55),
        .D(i_11_reg_5443[9]),
        .Q(zext_ln193_14_fu_3607_p1[9]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_1_reg_5480[10]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_1_reg_5480[11]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_1_reg_5480[12]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_1_reg_5480[4]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_1_reg_5480[5]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_1_reg_5480[6]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_1_reg_5480[7]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_1_reg_5480[8]),
        .R(1'b0));
  FDRE \or_ln182_1_reg_5480_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state29),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_1_reg_5480[9]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[10]),
        .Q(zext_ln193_2_fu_3439_p1[10]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[11]),
        .Q(zext_ln193_2_fu_3439_p1[11]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[12]),
        .Q(zext_ln193_2_fu_3439_p1[12]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[4]),
        .Q(zext_ln193_2_fu_3439_p1[4]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[5]),
        .Q(zext_ln193_2_fu_3439_p1[5]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[6]),
        .Q(zext_ln193_2_fu_3439_p1[6]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[7]),
        .Q(zext_ln193_2_fu_3439_p1[7]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[8]),
        .Q(zext_ln193_2_fu_3439_p1[8]),
        .R(1'b0));
  FDRE \or_ln182_2_reg_5486_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state31),
        .D(i_11_reg_5443[9]),
        .Q(zext_ln193_2_fu_3439_p1[9]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_3_reg_5492[10]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_3_reg_5492[11]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_3_reg_5492[12]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_3_reg_5492[4]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_3_reg_5492[5]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_3_reg_5492[6]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_3_reg_5492[7]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_3_reg_5492[8]),
        .R(1'b0));
  FDRE \or_ln182_3_reg_5492_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_3_reg_5492[9]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_4_reg_5498[10]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_4_reg_5498[11]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_4_reg_5498[12]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_4_reg_5498[4]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_4_reg_5498[5]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_4_reg_5498[6]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_4_reg_5498[7]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_4_reg_5498[8]),
        .R(1'b0));
  FDRE \or_ln182_4_reg_5498_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state35),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_4_reg_5498[9]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_5_reg_5504[10]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_5_reg_5504[11]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_5_reg_5504[12]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_5_reg_5504[4]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_5_reg_5504[5]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_5_reg_5504[6]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_5_reg_5504[7]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_5_reg_5504[8]),
        .R(1'b0));
  FDRE \or_ln182_5_reg_5504_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state37),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_5_reg_5504[9]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[10]),
        .Q(zext_ln193_6_fu_3495_p1[10]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[11]),
        .Q(zext_ln193_6_fu_3495_p1[11]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[12]),
        .Q(zext_ln193_6_fu_3495_p1[12]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[4]),
        .Q(zext_ln193_6_fu_3495_p1[4]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[5]),
        .Q(zext_ln193_6_fu_3495_p1[5]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[6]),
        .Q(zext_ln193_6_fu_3495_p1[6]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[7]),
        .Q(zext_ln193_6_fu_3495_p1[7]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[8]),
        .Q(zext_ln193_6_fu_3495_p1[8]),
        .R(1'b0));
  FDRE \or_ln182_6_reg_5510_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state39),
        .D(i_11_reg_5443[9]),
        .Q(zext_ln193_6_fu_3495_p1[9]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_7_reg_5516[10]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_7_reg_5516[11]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_7_reg_5516[12]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_7_reg_5516[4]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_7_reg_5516[5]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_7_reg_5516[6]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_7_reg_5516[7]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_7_reg_5516[8]),
        .R(1'b0));
  FDRE \or_ln182_7_reg_5516_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state41),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_7_reg_5516[9]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_8_reg_5522[10]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_8_reg_5522[11]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_8_reg_5522[12]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_8_reg_5522[4]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_8_reg_5522[5]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_8_reg_5522[6]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_8_reg_5522[7]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_8_reg_5522[8]),
        .R(1'b0));
  FDRE \or_ln182_8_reg_5522_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state43),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_8_reg_5522[9]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[10]),
        .Q(or_ln182_9_reg_5528[10]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[11]),
        .Q(or_ln182_9_reg_5528[11]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[12]),
        .Q(or_ln182_9_reg_5528[12]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[4]),
        .Q(or_ln182_9_reg_5528[4]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[5]),
        .Q(or_ln182_9_reg_5528[5]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[6]),
        .Q(or_ln182_9_reg_5528[6]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[7]),
        .Q(or_ln182_9_reg_5528[7]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[8]),
        .Q(or_ln182_9_reg_5528[8]),
        .R(1'b0));
  FDRE \or_ln182_9_reg_5528_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state45),
        .D(i_11_reg_5443[9]),
        .Q(or_ln182_9_reg_5528[9]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[10]),
        .Q(zext_ln193_fu_3411_p1[10]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[11]),
        .Q(zext_ln193_fu_3411_p1[11]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[12]),
        .Q(zext_ln193_fu_3411_p1[12]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[4]),
        .Q(zext_ln193_fu_3411_p1[4]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[5]),
        .Q(zext_ln193_fu_3411_p1[5]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[6]),
        .Q(zext_ln193_fu_3411_p1[6]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[7]),
        .Q(zext_ln193_fu_3411_p1[7]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[8]),
        .Q(zext_ln193_fu_3411_p1[8]),
        .R(1'b0));
  FDRE \or_ln182_reg_5474_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state27),
        .D(i_11_reg_5443[9]),
        .Q(zext_ln193_fu_3411_p1[9]),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R preamble_bpskI_U
       (.DIADI(symbolsI_V_d0),
        .Q({ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .ap_clk(ap_clk),
        .\q0_reg[15]_0 (symbolsI_V_U_n_29),
        .\q0_reg[15]_1 (symbolsI_V_U_n_30),
        .ram_reg(symbolsI_V_U_n_31),
        .zext_ln138_reg_5142_reg(zext_ln138_reg_5142_reg[3]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_134__1
       (.I0(or_ln182_3_reg_5492[12]),
        .O(ram_reg_0_i_134__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_135__1
       (.I0(or_ln182_3_reg_5492[11]),
        .O(ram_reg_0_i_135__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_136__0
       (.I0(or_ln182_3_reg_5492[10]),
        .O(ram_reg_0_i_136__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_137__0
       (.I0(or_ln182_3_reg_5492[9]),
        .O(ram_reg_0_i_137__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_138__0
       (.I0(or_ln182_7_reg_5516[12]),
        .O(ram_reg_0_i_138__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_139__0
       (.I0(or_ln182_7_reg_5516[11]),
        .O(ram_reg_0_i_139__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_140__0
       (.I0(or_ln182_7_reg_5516[10]),
        .O(ram_reg_0_i_140__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_141__0
       (.I0(or_ln182_7_reg_5516[9]),
        .O(ram_reg_0_i_141__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_153__0
       (.I0(or_ln182_3_reg_5492[8]),
        .O(ram_reg_0_i_153__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_157__0
       (.I0(or_ln182_7_reg_5516[8]),
        .O(ram_reg_0_i_157__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_185
       (.I0(or_ln182_13_reg_5552[12]),
        .O(ram_reg_0_i_185_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_186
       (.I0(or_ln182_13_reg_5552[11]),
        .O(ram_reg_0_i_186_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_187
       (.I0(or_ln182_13_reg_5552[10]),
        .O(ram_reg_0_i_187_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_188
       (.I0(or_ln182_13_reg_5552[9]),
        .O(ram_reg_0_i_188_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_189
       (.I0(or_ln182_11_reg_5540[12]),
        .O(ram_reg_0_i_189_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_190
       (.I0(or_ln182_11_reg_5540[11]),
        .O(ram_reg_0_i_190_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_191
       (.I0(or_ln182_11_reg_5540[10]),
        .O(ram_reg_0_i_191_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_192
       (.I0(or_ln182_11_reg_5540[9]),
        .O(ram_reg_0_i_192_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_193
       (.I0(or_ln182_12_reg_5546[12]),
        .O(ram_reg_0_i_193_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_194
       (.I0(or_ln182_12_reg_5546[11]),
        .O(ram_reg_0_i_194_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_195
       (.I0(or_ln182_12_reg_5546[10]),
        .O(ram_reg_0_i_195_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_196
       (.I0(or_ln182_10_reg_5534[12]),
        .O(ram_reg_0_i_196_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_197
       (.I0(or_ln182_10_reg_5534[11]),
        .O(ram_reg_0_i_197_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_198
       (.I0(or_ln182_8_reg_5522[12]),
        .O(ram_reg_0_i_198_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_199
       (.I0(or_ln182_8_reg_5522[11]),
        .O(ram_reg_0_i_199_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_200
       (.I0(or_ln182_8_reg_5522[10]),
        .O(ram_reg_0_i_200_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_201
       (.I0(or_ln182_9_reg_5528[12]),
        .O(ram_reg_0_i_201_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_202
       (.I0(or_ln182_9_reg_5528[11]),
        .O(ram_reg_0_i_202_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_203
       (.I0(or_ln182_9_reg_5528[10]),
        .O(ram_reg_0_i_203_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_204
       (.I0(or_ln182_9_reg_5528[9]),
        .O(ram_reg_0_i_204_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_205
       (.I0(zext_ln193_14_fu_3607_p1[12]),
        .O(ram_reg_0_i_205_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_206
       (.I0(zext_ln193_14_fu_3607_p1[11]),
        .O(ram_reg_0_i_206_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_207
       (.I0(zext_ln193_14_fu_3607_p1[10]),
        .O(ram_reg_0_i_207_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_208
       (.I0(zext_ln193_14_fu_3607_p1[9]),
        .O(ram_reg_0_i_208_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_209
       (.I0(zext_ln193_14_fu_3607_p1[8]),
        .O(ram_reg_0_i_209_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_210
       (.I0(or_ln182_10_reg_5534[10]),
        .O(ram_reg_0_i_210_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_211
       (.I0(or_ln182_10_reg_5534[9]),
        .O(ram_reg_0_i_211_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_212
       (.I0(or_ln182_10_reg_5534[8]),
        .O(ram_reg_0_i_212_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_214
       (.I0(or_ln182_12_reg_5546[9]),
        .O(ram_reg_0_i_214_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_215
       (.I0(or_ln182_12_reg_5546[8]),
        .O(ram_reg_0_i_215_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_218
       (.I0(or_ln182_8_reg_5522[9]),
        .O(ram_reg_0_i_218_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_219
       (.I0(or_ln182_8_reg_5522[8]),
        .O(ram_reg_0_i_219_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_222
       (.I0(or_ln182_13_reg_5552[8]),
        .O(ram_reg_0_i_222_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_226
       (.I0(or_ln182_11_reg_5540[8]),
        .O(ram_reg_0_i_226_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_0_i_230
       (.I0(or_ln182_9_reg_5528[8]),
        .O(ram_reg_0_i_230_n_13));
  design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1 real_output_U
       (.Q({ap_CS_fsm_state60,ap_CS_fsm_state59}),
        .WEA(real_output_we0),
        .\ap_CS_fsm_reg[103] (real_output_U_n_42),
        .\ap_CS_fsm_reg[105] (real_output_U_n_44),
        .\ap_CS_fsm_reg[110] (real_output_U_n_13),
        .\ap_CS_fsm_reg[113] (real_output_U_n_14),
        .\ap_CS_fsm_reg[113]_0 (real_output_U_n_19),
        .\ap_CS_fsm_reg[113]_1 (real_output_U_n_51),
        .\ap_CS_fsm_reg[113]_2 (real_output_U_n_54),
        .\ap_CS_fsm_reg[119] (real_output_U_n_55),
        .\ap_CS_fsm_reg[120] (real_output_U_n_52),
        .\ap_CS_fsm_reg[122] (real_output_U_n_53),
        .\ap_CS_fsm_reg[124] (real_output_U_n_50),
        .\ap_CS_fsm_reg[129] (real_output_U_n_24),
        .\ap_CS_fsm_reg[129]_0 (real_output_U_n_48),
        .\ap_CS_fsm_reg[136] (real_output_U_n_49),
        .\ap_CS_fsm_reg[145] (real_output_U_n_29),
        .\ap_CS_fsm_reg[154] (real_output_U_n_31),
        .\ap_CS_fsm_reg[155] (real_output_U_n_21),
        .\ap_CS_fsm_reg[155]_0 (real_output_U_n_23),
        .\ap_CS_fsm_reg[165] (real_output_U_n_28),
        .\ap_CS_fsm_reg[172] (real_output_U_n_26),
        .\ap_CS_fsm_reg[182] (real_output_U_n_30),
        .\ap_CS_fsm_reg[183] (real_output_U_n_27),
        .\ap_CS_fsm_reg[183]_0 (real_output_U_n_45),
        .\ap_CS_fsm_reg[59] (real_output_U_n_34),
        .\ap_CS_fsm_reg[59]_0 (real_output_U_n_38),
        .\ap_CS_fsm_reg[63] (real_output_U_n_46),
        .\ap_CS_fsm_reg[63]_0 (real_output_U_n_47),
        .\ap_CS_fsm_reg[64] (real_output_U_n_36),
        .\ap_CS_fsm_reg[66] (real_output_U_n_35),
        .\ap_CS_fsm_reg[72] (real_output_U_n_33),
        .\ap_CS_fsm_reg[73] (real_output_U_n_32),
        .\ap_CS_fsm_reg[73]_0 (real_output_U_n_43),
        .\ap_CS_fsm_reg[74] (real_output_U_n_37),
        .\ap_CS_fsm_reg[76] (real_output_U_n_39),
        .\ap_CS_fsm_reg[81] (real_output_U_n_41),
        .\ap_CS_fsm_reg[81]_0 (real_output_U_n_56),
        .\ap_CS_fsm_reg[82] (real_output_U_n_40),
        .\ap_CS_fsm_reg[85] (real_output_U_n_16),
        .\ap_CS_fsm_reg[85]_0 (real_output_U_n_20),
        .\ap_CS_fsm_reg[87] (real_output_U_n_22),
        .\ap_CS_fsm_reg[92] (real_output_U_n_15),
        .\ap_CS_fsm_reg[92]_0 (real_output_U_n_17),
        .\ap_CS_fsm_reg[94] (real_output_U_n_25),
        .\ap_CS_fsm_reg[96] (real_output_U_n_18),
        .ap_CS_fsm_state100(ap_CS_fsm_state100),
        .ap_CS_fsm_state101(ap_CS_fsm_state101),
        .ap_CS_fsm_state102(ap_CS_fsm_state102),
        .ap_CS_fsm_state103(ap_CS_fsm_state103),
        .ap_CS_fsm_state104(ap_CS_fsm_state104),
        .ap_CS_fsm_state105(ap_CS_fsm_state105),
        .ap_CS_fsm_state106(ap_CS_fsm_state106),
        .ap_CS_fsm_state107(ap_CS_fsm_state107),
        .ap_CS_fsm_state108(ap_CS_fsm_state108),
        .ap_CS_fsm_state109(ap_CS_fsm_state109),
        .ap_CS_fsm_state110(ap_CS_fsm_state110),
        .ap_CS_fsm_state111(ap_CS_fsm_state111),
        .ap_CS_fsm_state112(ap_CS_fsm_state112),
        .ap_CS_fsm_state113(ap_CS_fsm_state113),
        .ap_CS_fsm_state114(ap_CS_fsm_state114),
        .ap_CS_fsm_state115(ap_CS_fsm_state115),
        .ap_CS_fsm_state116(ap_CS_fsm_state116),
        .ap_CS_fsm_state117(ap_CS_fsm_state117),
        .ap_CS_fsm_state118(ap_CS_fsm_state118),
        .ap_CS_fsm_state119(ap_CS_fsm_state119),
        .ap_CS_fsm_state120(ap_CS_fsm_state120),
        .ap_CS_fsm_state121(ap_CS_fsm_state121),
        .ap_CS_fsm_state122(ap_CS_fsm_state122),
        .ap_CS_fsm_state123(ap_CS_fsm_state123),
        .ap_CS_fsm_state124(ap_CS_fsm_state124),
        .ap_CS_fsm_state125(ap_CS_fsm_state125),
        .ap_CS_fsm_state126(ap_CS_fsm_state126),
        .ap_CS_fsm_state127(ap_CS_fsm_state127),
        .ap_CS_fsm_state128(ap_CS_fsm_state128),
        .ap_CS_fsm_state129(ap_CS_fsm_state129),
        .ap_CS_fsm_state130(ap_CS_fsm_state130),
        .ap_CS_fsm_state131(ap_CS_fsm_state131),
        .ap_CS_fsm_state132(ap_CS_fsm_state132),
        .ap_CS_fsm_state133(ap_CS_fsm_state133),
        .ap_CS_fsm_state134(ap_CS_fsm_state134),
        .ap_CS_fsm_state135(ap_CS_fsm_state135),
        .ap_CS_fsm_state136(ap_CS_fsm_state136),
        .ap_CS_fsm_state137(ap_CS_fsm_state137),
        .ap_CS_fsm_state138(ap_CS_fsm_state138),
        .ap_CS_fsm_state139(ap_CS_fsm_state139),
        .ap_CS_fsm_state140(ap_CS_fsm_state140),
        .ap_CS_fsm_state141(ap_CS_fsm_state141),
        .ap_CS_fsm_state142(ap_CS_fsm_state142),
        .ap_CS_fsm_state143(ap_CS_fsm_state143),
        .ap_CS_fsm_state144(ap_CS_fsm_state144),
        .ap_CS_fsm_state145(ap_CS_fsm_state145),
        .ap_CS_fsm_state146(ap_CS_fsm_state146),
        .ap_CS_fsm_state147(ap_CS_fsm_state147),
        .ap_CS_fsm_state148(ap_CS_fsm_state148),
        .ap_CS_fsm_state149(ap_CS_fsm_state149),
        .ap_CS_fsm_state150(ap_CS_fsm_state150),
        .ap_CS_fsm_state151(ap_CS_fsm_state151),
        .ap_CS_fsm_state152(ap_CS_fsm_state152),
        .ap_CS_fsm_state153(ap_CS_fsm_state153),
        .ap_CS_fsm_state154(ap_CS_fsm_state154),
        .ap_CS_fsm_state155(ap_CS_fsm_state155),
        .ap_CS_fsm_state156(ap_CS_fsm_state156),
        .ap_CS_fsm_state157(ap_CS_fsm_state157),
        .ap_CS_fsm_state158(ap_CS_fsm_state158),
        .ap_CS_fsm_state159(ap_CS_fsm_state159),
        .ap_CS_fsm_state160(ap_CS_fsm_state160),
        .ap_CS_fsm_state161(ap_CS_fsm_state161),
        .ap_CS_fsm_state162(ap_CS_fsm_state162),
        .ap_CS_fsm_state163(ap_CS_fsm_state163),
        .ap_CS_fsm_state164(ap_CS_fsm_state164),
        .ap_CS_fsm_state165(ap_CS_fsm_state165),
        .ap_CS_fsm_state166(ap_CS_fsm_state166),
        .ap_CS_fsm_state167(ap_CS_fsm_state167),
        .ap_CS_fsm_state168(ap_CS_fsm_state168),
        .ap_CS_fsm_state169(ap_CS_fsm_state169),
        .ap_CS_fsm_state170(ap_CS_fsm_state170),
        .ap_CS_fsm_state171(ap_CS_fsm_state171),
        .ap_CS_fsm_state172(ap_CS_fsm_state172),
        .ap_CS_fsm_state173(ap_CS_fsm_state173),
        .ap_CS_fsm_state174(ap_CS_fsm_state174),
        .ap_CS_fsm_state175(ap_CS_fsm_state175),
        .ap_CS_fsm_state176(ap_CS_fsm_state176),
        .ap_CS_fsm_state177(ap_CS_fsm_state177),
        .ap_CS_fsm_state178(ap_CS_fsm_state178),
        .ap_CS_fsm_state179(ap_CS_fsm_state179),
        .ap_CS_fsm_state180(ap_CS_fsm_state180),
        .ap_CS_fsm_state181(ap_CS_fsm_state181),
        .ap_CS_fsm_state182(ap_CS_fsm_state182),
        .ap_CS_fsm_state183(ap_CS_fsm_state183),
        .ap_CS_fsm_state184(ap_CS_fsm_state184),
        .ap_CS_fsm_state185(ap_CS_fsm_state185),
        .ap_CS_fsm_state186(ap_CS_fsm_state186),
        .ap_CS_fsm_state61(ap_CS_fsm_state61),
        .ap_CS_fsm_state62(ap_CS_fsm_state62),
        .ap_CS_fsm_state63(ap_CS_fsm_state63),
        .ap_CS_fsm_state64(ap_CS_fsm_state64),
        .ap_CS_fsm_state65(ap_CS_fsm_state65),
        .ap_CS_fsm_state66(ap_CS_fsm_state66),
        .ap_CS_fsm_state67(ap_CS_fsm_state67),
        .ap_CS_fsm_state68(ap_CS_fsm_state68),
        .ap_CS_fsm_state69(ap_CS_fsm_state69),
        .ap_CS_fsm_state70(ap_CS_fsm_state70),
        .ap_CS_fsm_state71(ap_CS_fsm_state71),
        .ap_CS_fsm_state72(ap_CS_fsm_state72),
        .ap_CS_fsm_state73(ap_CS_fsm_state73),
        .ap_CS_fsm_state74(ap_CS_fsm_state74),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state76(ap_CS_fsm_state76),
        .ap_CS_fsm_state77(ap_CS_fsm_state77),
        .ap_CS_fsm_state78(ap_CS_fsm_state78),
        .ap_CS_fsm_state79(ap_CS_fsm_state79),
        .ap_CS_fsm_state80(ap_CS_fsm_state80),
        .ap_CS_fsm_state81(ap_CS_fsm_state81),
        .ap_CS_fsm_state82(ap_CS_fsm_state82),
        .ap_CS_fsm_state83(ap_CS_fsm_state83),
        .ap_CS_fsm_state84(ap_CS_fsm_state84),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state87(ap_CS_fsm_state87),
        .ap_CS_fsm_state88(ap_CS_fsm_state88),
        .ap_CS_fsm_state89(ap_CS_fsm_state89),
        .ap_CS_fsm_state90(ap_CS_fsm_state90),
        .ap_CS_fsm_state91(ap_CS_fsm_state91),
        .ap_CS_fsm_state92(ap_CS_fsm_state92),
        .ap_CS_fsm_state93(ap_CS_fsm_state93),
        .ap_CS_fsm_state94(ap_CS_fsm_state94),
        .ap_CS_fsm_state95(ap_CS_fsm_state95),
        .ap_CS_fsm_state96(ap_CS_fsm_state96),
        .ap_CS_fsm_state97(ap_CS_fsm_state97),
        .ap_CS_fsm_state98(ap_CS_fsm_state98),
        .ap_CS_fsm_state99(ap_CS_fsm_state99),
        .ap_clk(ap_clk),
        .d0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_d0),
        .q0(real_output_q0),
        .ram_reg_3_0({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_29,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_30,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_31,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_32,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_33,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_34,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_35,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_36,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_37,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_38,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_39,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_40,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_n_41}),
        .real_output_ce0(real_output_ce0));
  LUT3 #(
    .INIT(8'hCA)) 
    \real_sample_pkt_last_V_reg_6353[0]_i_1 
       (.I0(real_sample_pkt_last_V_reg_6353),
        .I1(real_sample_pkt_last_V_fu_4930_p2),
        .I2(ap_CS_fsm_state186),
        .O(\real_sample_pkt_last_V_reg_6353[0]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \real_sample_pkt_last_V_reg_6353[0]_i_2 
       (.I0(i_12_reg_5564[8]),
        .I1(i_12_reg_5564[11]),
        .I2(i_12_reg_5564[7]),
        .I3(i_12_reg_5564[12]),
        .I4(i_12_reg_5564[9]),
        .I5(i_12_reg_5564[10]),
        .O(real_sample_pkt_last_V_fu_4930_p2));
  FDRE \real_sample_pkt_last_V_reg_6353_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\real_sample_pkt_last_V_reg_6353[0]_i_1_n_13 ),
        .Q(real_sample_pkt_last_V_reg_6353),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_regslice_both regslice_both_input_i_V_data_V_U
       (.Q(ap_CS_fsm_state229_in),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i_fu_560_reg[0] (regslice_both_input_q_V_data_V_U_n_14),
        .icmp_ln33_fu_2472_p2(icmp_ln33_fu_2472_p2),
        .input_i_TREADY(input_i_TREADY),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized3 regslice_both_input_i_V_dest_V_U
       (.D(input_i_TDEST_int_regslice),
        .Q(i_fu_560_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln33_fu_2472_p2(icmp_ln33_fu_2472_p2),
        .input_i_TDEST(input_i_TDEST),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized2 regslice_both_input_i_V_id_V_U
       (.D(input_i_TID_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_i_TID(input_i_TID),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0 regslice_both_input_i_V_keep_V_U
       (.D(input_i_TKEEP_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_i_TKEEP(input_i_TKEEP),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2 regslice_both_input_i_V_strb_V_U
       (.D(input_i_TSTRB_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TSTRB(input_i_TSTRB),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3 regslice_both_input_i_V_user_V_U
       (.D(input_i_TUSER_int_regslice),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_i_TUSER(input_i_TUSER),
        .input_i_TVALID(input_i_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both_4 regslice_both_input_q_V_data_V_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_input_q_V_data_V_U_n_14),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .input_i_TREADY_int_regslice(input_i_TREADY_int_regslice),
        .input_q_TREADY(input_q_TREADY),
        .input_q_TVALID(input_q_TVALID));
  design_1_transmitter_0_1_transmitter_regslice_both_5 regslice_both_output_i_V_data_V_U
       (.\B_V_data_1_payload_A_reg[15]_0 (real_output_q0),
        .\B_V_data_1_state_reg[0]_0 (output_i_TVALID),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_output_i_V_dest_V_U_n_13),
        .\B_V_data_1_state_reg[0]_2 (real_output_U_n_25),
        .\B_V_data_1_state_reg[0]_3 (real_output_U_n_45),
        .D({ap_NS_fsm[187:186],ap_NS_fsm[59:58],ap_NS_fsm[0]}),
        .Q({ap_CS_fsm_state188,ap_CS_fsm_state187,ap_CS_fsm_state60,ap_CS_fsm_state59,ap_CS_fsm_state58,\ap_CS_fsm_reg_n_13_[0] }),
        .WEA(real_output_we0),
        .ap_CS_fsm_state113(ap_CS_fsm_state113),
        .ap_CS_fsm_state114(ap_CS_fsm_state114),
        .ap_CS_fsm_state116(ap_CS_fsm_state116),
        .ap_CS_fsm_state117(ap_CS_fsm_state117),
        .ap_CS_fsm_state118(ap_CS_fsm_state118),
        .ap_CS_fsm_state119(ap_CS_fsm_state119),
        .ap_CS_fsm_state120(ap_CS_fsm_state120),
        .ap_CS_fsm_state121(ap_CS_fsm_state121),
        .ap_CS_fsm_state122(ap_CS_fsm_state122),
        .ap_CS_fsm_state123(ap_CS_fsm_state123),
        .ap_CS_fsm_state125(ap_CS_fsm_state125),
        .ap_CS_fsm_state126(ap_CS_fsm_state126),
        .ap_CS_fsm_state127(ap_CS_fsm_state127),
        .ap_CS_fsm_state128(ap_CS_fsm_state128),
        .ap_CS_fsm_state130(ap_CS_fsm_state130),
        .ap_CS_fsm_state131(ap_CS_fsm_state131),
        .ap_CS_fsm_state133(ap_CS_fsm_state133),
        .ap_CS_fsm_state134(ap_CS_fsm_state134),
        .ap_CS_fsm_state135(ap_CS_fsm_state135),
        .ap_CS_fsm_state137(ap_CS_fsm_state137),
        .ap_CS_fsm_state139(ap_CS_fsm_state139),
        .ap_CS_fsm_state140(ap_CS_fsm_state140),
        .ap_CS_fsm_state141(ap_CS_fsm_state141),
        .ap_CS_fsm_state142(ap_CS_fsm_state142),
        .ap_CS_fsm_state143(ap_CS_fsm_state143),
        .ap_CS_fsm_state144(ap_CS_fsm_state144),
        .ap_CS_fsm_state145(ap_CS_fsm_state145),
        .ap_CS_fsm_state146(ap_CS_fsm_state146),
        .ap_CS_fsm_state147(ap_CS_fsm_state147),
        .ap_CS_fsm_state148(ap_CS_fsm_state148),
        .ap_CS_fsm_state149(ap_CS_fsm_state149),
        .ap_CS_fsm_state150(ap_CS_fsm_state150),
        .ap_CS_fsm_state151(ap_CS_fsm_state151),
        .ap_CS_fsm_state152(ap_CS_fsm_state152),
        .ap_CS_fsm_state153(ap_CS_fsm_state153),
        .ap_CS_fsm_state154(ap_CS_fsm_state154),
        .ap_CS_fsm_state156(ap_CS_fsm_state156),
        .ap_CS_fsm_state157(ap_CS_fsm_state157),
        .ap_CS_fsm_state159(ap_CS_fsm_state159),
        .ap_CS_fsm_state160(ap_CS_fsm_state160),
        .ap_CS_fsm_state161(ap_CS_fsm_state161),
        .ap_CS_fsm_state162(ap_CS_fsm_state162),
        .ap_CS_fsm_state166(ap_CS_fsm_state166),
        .ap_CS_fsm_state167(ap_CS_fsm_state167),
        .ap_CS_fsm_state168(ap_CS_fsm_state168),
        .ap_CS_fsm_state169(ap_CS_fsm_state169),
        .ap_CS_fsm_state170(ap_CS_fsm_state170),
        .ap_CS_fsm_state171(ap_CS_fsm_state171),
        .ap_CS_fsm_state176(ap_CS_fsm_state176),
        .ap_CS_fsm_state177(ap_CS_fsm_state177),
        .ap_CS_fsm_state179(ap_CS_fsm_state179),
        .ap_CS_fsm_state180(ap_CS_fsm_state180),
        .ap_CS_fsm_state186(ap_CS_fsm_state186),
        .ap_CS_fsm_state85(ap_CS_fsm_state85),
        .ap_CS_fsm_state86(ap_CS_fsm_state86),
        .ap_CS_fsm_state89(ap_CS_fsm_state89),
        .ap_CS_fsm_state91(ap_CS_fsm_state91),
        .ap_CS_fsm_state92(ap_CS_fsm_state92),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done),
        .\i_7_fu_680_reg[7] (control_s_axi_U_n_15),
        .output_i_TDATA(output_i_TDATA),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TREADY_int_regslice(output_i_TREADY_int_regslice),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice),
        .ram_reg_3(regslice_both_output_i_V_dest_V_U_n_14),
        .ram_reg_3_0(real_output_U_n_42),
        .real_output_ce0(real_output_ce0),
        .vld_in7(vld_in7));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6 regslice_both_output_i_V_dest_V_U
       (.\B_V_data_1_state[0]_i_2 (real_output_U_n_44),
        .\B_V_data_1_state[0]_i_2_0 (real_output_U_n_18),
        .\B_V_data_1_state[0]_i_2_1 (real_output_U_n_43),
        .Q(tmp_dest_V_fu_540),
        .\ap_CS_fsm_reg[102] (regslice_both_output_i_V_dest_V_U_n_13),
        .\ap_CS_fsm_reg[131] (regslice_both_output_i_V_dest_V_U_n_14),
        .ap_CS_fsm_state103(ap_CS_fsm_state103),
        .ap_CS_fsm_state104(ap_CS_fsm_state104),
        .ap_CS_fsm_state105(ap_CS_fsm_state105),
        .ap_CS_fsm_state112(ap_CS_fsm_state112),
        .ap_CS_fsm_state115(ap_CS_fsm_state115),
        .ap_CS_fsm_state124(ap_CS_fsm_state124),
        .ap_CS_fsm_state129(ap_CS_fsm_state129),
        .ap_CS_fsm_state132(ap_CS_fsm_state132),
        .ap_CS_fsm_state136(ap_CS_fsm_state136),
        .ap_CS_fsm_state138(ap_CS_fsm_state138),
        .ap_CS_fsm_state155(ap_CS_fsm_state155),
        .ap_CS_fsm_state158(ap_CS_fsm_state158),
        .ap_CS_fsm_state163(ap_CS_fsm_state163),
        .ap_CS_fsm_state175(ap_CS_fsm_state175),
        .ap_CS_fsm_state178(ap_CS_fsm_state178),
        .ap_CS_fsm_state75(ap_CS_fsm_state75),
        .ap_CS_fsm_state90(ap_CS_fsm_state90),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TDEST(output_i_TDEST),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7 regslice_both_output_i_V_id_V_U
       (.Q(tmp_id_V_fu_544),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TID(output_i_TID),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8 regslice_both_output_i_V_keep_V_U
       (.Q(tmp_keep_V_fu_556),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TKEEP(output_i_TKEEP),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized1 regslice_both_output_i_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TLAST(output_i_TLAST),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice),
        .real_sample_pkt_last_V_reg_6353(real_sample_pkt_last_V_reg_6353),
        .vld_in7(vld_in7));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9 regslice_both_output_i_V_strb_V_U
       (.Q(tmp_strb_V_fu_552),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TSTRB(output_i_TSTRB),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice));
  design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10 regslice_both_output_i_V_user_V_U
       (.Q(tmp_user_V_fu_548),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .output_i_TREADY(output_i_TREADY),
        .output_i_TUSER(output_i_TUSER),
        .output_i_TVALID_int_regslice(output_i_TVALID_int_regslice));
  design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W symbolsI_V_U
       (.DIADI(symbolsI_V_d0),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_state22,ap_CS_fsm_state21,ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16,ap_CS_fsm_state15,ap_CS_fsm_state13,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .\ap_CS_fsm_reg[21] (symbolsI_V_U_n_31),
        .\ap_CS_fsm_reg[6] (symbolsI_V_U_n_29),
        .\ap_CS_fsm_reg[9] (symbolsI_V_U_n_30),
        .ap_clk(ap_clk),
        .d0(symbolsI_V_q0),
        .i_3_fu_664_reg(i_3_fu_664_reg),
        .ram_reg_0(\zext_ln136_reg_5111_reg_n_13_[4] ),
        .ram_reg_1(\zext_ln136_reg_5111_reg_n_13_[5] ),
        .ram_reg_2(\zext_ln136_reg_5111_reg_n_13_[6] ),
        .ram_reg_3(j_fu_668_reg),
        .zext_ln138_10_reg_5249(zext_ln138_10_reg_5249),
        .zext_ln138_12_reg_5269(zext_ln138_12_reg_5269),
        .zext_ln138_14_reg_5289_reg(zext_ln138_14_reg_5289_reg),
        .zext_ln138_2_reg_5169_reg(zext_ln138_2_reg_5169_reg),
        .zext_ln138_4_reg_5189(zext_ln138_4_reg_5189),
        .zext_ln138_6_reg_5209_reg(zext_ln138_6_reg_5209_reg),
        .zext_ln138_8_reg_5229(zext_ln138_8_reg_5229),
        .zext_ln138_reg_5142_reg(zext_ln138_reg_5142_reg),
        .zext_ln141_1_reg_5323(zext_ln141_1_reg_5323));
  FDRE \tmp_dest_V_fu_540_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[0]),
        .Q(tmp_dest_V_fu_540[0]),
        .R(1'b0));
  FDRE \tmp_dest_V_fu_540_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[1]),
        .Q(tmp_dest_V_fu_540[1]),
        .R(1'b0));
  FDRE \tmp_dest_V_fu_540_reg[2] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[2]),
        .Q(tmp_dest_V_fu_540[2]),
        .R(1'b0));
  FDRE \tmp_dest_V_fu_540_reg[3] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[3]),
        .Q(tmp_dest_V_fu_540[3]),
        .R(1'b0));
  FDRE \tmp_dest_V_fu_540_reg[4] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[4]),
        .Q(tmp_dest_V_fu_540[4]),
        .R(1'b0));
  FDRE \tmp_dest_V_fu_540_reg[5] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TDEST_int_regslice[5]),
        .Q(tmp_dest_V_fu_540[5]),
        .R(1'b0));
  FDRE \tmp_id_V_fu_544_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TID_int_regslice[0]),
        .Q(tmp_id_V_fu_544[0]),
        .R(1'b0));
  FDRE \tmp_id_V_fu_544_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TID_int_regslice[1]),
        .Q(tmp_id_V_fu_544[1]),
        .R(1'b0));
  FDRE \tmp_id_V_fu_544_reg[2] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TID_int_regslice[2]),
        .Q(tmp_id_V_fu_544[2]),
        .R(1'b0));
  FDRE \tmp_id_V_fu_544_reg[3] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TID_int_regslice[3]),
        .Q(tmp_id_V_fu_544[3]),
        .R(1'b0));
  FDRE \tmp_id_V_fu_544_reg[4] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TID_int_regslice[4]),
        .Q(tmp_id_V_fu_544[4]),
        .R(1'b0));
  FDRE \tmp_keep_V_fu_556_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TKEEP_int_regslice[0]),
        .Q(tmp_keep_V_fu_556[0]),
        .R(1'b0));
  FDRE \tmp_keep_V_fu_556_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TKEEP_int_regslice[1]),
        .Q(tmp_keep_V_fu_556[1]),
        .R(1'b0));
  FDRE \tmp_strb_V_fu_552_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TSTRB_int_regslice[0]),
        .Q(tmp_strb_V_fu_552[0]),
        .R(1'b0));
  FDRE \tmp_strb_V_fu_552_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TSTRB_int_regslice[1]),
        .Q(tmp_strb_V_fu_552[1]),
        .R(1'b0));
  FDRE \tmp_user_V_fu_548_reg[0] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TUSER_int_regslice[0]),
        .Q(tmp_user_V_fu_548[0]),
        .R(1'b0));
  FDRE \tmp_user_V_fu_548_reg[1] 
       (.C(ap_clk),
        .CE(input_i_TREADY_int_regslice),
        .D(input_i_TUSER_int_regslice[1]),
        .Q(tmp_user_V_fu_548[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln136_reg_5111[4]_i_1 
       (.I0(i_2_fu_660_reg[4]),
        .I1(ap_CS_fsm_state5),
        .I2(\zext_ln136_reg_5111_reg_n_13_[4] ),
        .O(\zext_ln136_reg_5111[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln136_reg_5111[5]_i_1 
       (.I0(i_2_fu_660_reg[5]),
        .I1(ap_CS_fsm_state5),
        .I2(\zext_ln136_reg_5111_reg_n_13_[5] ),
        .O(\zext_ln136_reg_5111[5]_i_1_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln136_reg_5111[6]_i_1 
       (.I0(tmp_2_fu_2793_p3),
        .I1(ap_CS_fsm_state5),
        .I2(\zext_ln136_reg_5111_reg_n_13_[6] ),
        .O(\zext_ln136_reg_5111[6]_i_1_n_13 ));
  FDRE \zext_ln136_reg_5111_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln136_reg_5111[4]_i_1_n_13 ),
        .Q(\zext_ln136_reg_5111_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \zext_ln136_reg_5111_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln136_reg_5111[5]_i_1_n_13 ),
        .Q(\zext_ln136_reg_5111_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \zext_ln136_reg_5111_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln136_reg_5111[6]_i_1_n_13 ),
        .Q(\zext_ln136_reg_5111_reg_n_13_[6] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_10_reg_5249[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state10),
        .I2(zext_ln138_10_reg_5249[4]),
        .O(\zext_ln138_10_reg_5249[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_10_reg_5249[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state10),
        .I2(zext_ln138_10_reg_5249[5]),
        .O(\zext_ln138_10_reg_5249[5]_i_1_n_13 ));
  FDRE \zext_ln138_10_reg_5249_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_10_reg_5249[4]_i_1_n_13 ),
        .Q(zext_ln138_10_reg_5249[4]),
        .R(1'b0));
  FDRE \zext_ln138_10_reg_5249_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_10_reg_5249[5]_i_1_n_13 ),
        .Q(zext_ln138_10_reg_5249[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_12_reg_5269[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state11),
        .I2(zext_ln138_12_reg_5269[4]),
        .O(\zext_ln138_12_reg_5269[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_12_reg_5269[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state11),
        .I2(zext_ln138_12_reg_5269[5]),
        .O(\zext_ln138_12_reg_5269[5]_i_1_n_13 ));
  FDRE \zext_ln138_12_reg_5269_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_12_reg_5269[4]_i_1_n_13 ),
        .Q(zext_ln138_12_reg_5269[4]),
        .R(1'b0));
  FDRE \zext_ln138_12_reg_5269_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_12_reg_5269[5]_i_1_n_13 ),
        .Q(zext_ln138_12_reg_5269[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_14_reg_5289[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state12),
        .I2(zext_ln138_14_reg_5289_reg[0]),
        .O(\zext_ln138_14_reg_5289[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_14_reg_5289[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state12),
        .I2(zext_ln138_14_reg_5289_reg[1]),
        .O(\zext_ln138_14_reg_5289[5]_i_1_n_13 ));
  FDRE \zext_ln138_14_reg_5289_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_14_reg_5289[4]_i_1_n_13 ),
        .Q(zext_ln138_14_reg_5289_reg[0]),
        .R(1'b0));
  FDRE \zext_ln138_14_reg_5289_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_14_reg_5289[5]_i_1_n_13 ),
        .Q(zext_ln138_14_reg_5289_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_2_reg_5169[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state6),
        .I2(zext_ln138_2_reg_5169_reg[2]),
        .O(\zext_ln138_2_reg_5169[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_2_reg_5169[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state6),
        .I2(zext_ln138_2_reg_5169_reg[3]),
        .O(\zext_ln138_2_reg_5169[5]_i_1_n_13 ));
  FDRE \zext_ln138_2_reg_5169_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_2_reg_5169[4]_i_1_n_13 ),
        .Q(zext_ln138_2_reg_5169_reg[2]),
        .R(1'b0));
  FDRE \zext_ln138_2_reg_5169_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_2_reg_5169[5]_i_1_n_13 ),
        .Q(zext_ln138_2_reg_5169_reg[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_4_reg_5189[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state7),
        .I2(zext_ln138_4_reg_5189[4]),
        .O(\zext_ln138_4_reg_5189[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_4_reg_5189[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state7),
        .I2(zext_ln138_4_reg_5189[5]),
        .O(\zext_ln138_4_reg_5189[5]_i_1_n_13 ));
  FDRE \zext_ln138_4_reg_5189_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_4_reg_5189[4]_i_1_n_13 ),
        .Q(zext_ln138_4_reg_5189[4]),
        .R(1'b0));
  FDRE \zext_ln138_4_reg_5189_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_4_reg_5189[5]_i_1_n_13 ),
        .Q(zext_ln138_4_reg_5189[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_6_reg_5209[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state8),
        .I2(zext_ln138_6_reg_5209_reg[1]),
        .O(\zext_ln138_6_reg_5209[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_6_reg_5209[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state8),
        .I2(zext_ln138_6_reg_5209_reg[2]),
        .O(\zext_ln138_6_reg_5209[5]_i_1_n_13 ));
  FDRE \zext_ln138_6_reg_5209_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_6_reg_5209[4]_i_1_n_13 ),
        .Q(zext_ln138_6_reg_5209_reg[1]),
        .R(1'b0));
  FDRE \zext_ln138_6_reg_5209_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_6_reg_5209[5]_i_1_n_13 ),
        .Q(zext_ln138_6_reg_5209_reg[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_8_reg_5229[4]_i_1 
       (.I0(zext_ln138_reg_5142_reg[3]),
        .I1(ap_CS_fsm_state9),
        .I2(zext_ln138_8_reg_5229[4]),
        .O(\zext_ln138_8_reg_5229[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln138_8_reg_5229[5]_i_1 
       (.I0(zext_ln138_reg_5142_reg[4]),
        .I1(ap_CS_fsm_state9),
        .I2(zext_ln138_8_reg_5229[5]),
        .O(\zext_ln138_8_reg_5229[5]_i_1_n_13 ));
  FDRE \zext_ln138_8_reg_5229_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_8_reg_5229[4]_i_1_n_13 ),
        .Q(zext_ln138_8_reg_5229[4]),
        .R(1'b0));
  FDRE \zext_ln138_8_reg_5229_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_8_reg_5229[5]_i_1_n_13 ),
        .Q(zext_ln138_8_reg_5229[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln138_reg_5142[4]_i_1 
       (.I0(i_2_fu_660_reg[4]),
        .I1(ap_CS_fsm_state5),
        .I2(tmp_2_fu_2793_p3),
        .I3(zext_ln138_reg_5142_reg[3]),
        .O(\zext_ln138_reg_5142[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \zext_ln138_reg_5142[5]_i_1 
       (.I0(i_2_fu_660_reg[5]),
        .I1(ap_CS_fsm_state5),
        .I2(tmp_2_fu_2793_p3),
        .I3(zext_ln138_reg_5142_reg[4]),
        .O(\zext_ln138_reg_5142[5]_i_1_n_13 ));
  FDRE \zext_ln138_reg_5142_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_reg_5142[4]_i_1_n_13 ),
        .Q(zext_ln138_reg_5142_reg[3]),
        .R(1'b0));
  FDRE \zext_ln138_reg_5142_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln138_reg_5142[5]_i_1_n_13 ),
        .Q(zext_ln138_reg_5142_reg[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln141_1_reg_5323[4]_i_1 
       (.I0(i_3_fu_664_reg[4]),
        .I1(ap_CS_fsm_state15),
        .I2(zext_ln141_1_reg_5323[4]),
        .O(\zext_ln141_1_reg_5323[4]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln141_1_reg_5323[5]_i_1 
       (.I0(i_3_fu_664_reg[5]),
        .I1(ap_CS_fsm_state15),
        .I2(zext_ln141_1_reg_5323[5]),
        .O(\zext_ln141_1_reg_5323[5]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \zext_ln141_1_reg_5323[6]_i_1 
       (.I0(i_3_fu_664_reg[6]),
        .I1(ap_CS_fsm_state15),
        .I2(zext_ln141_1_reg_5323[6]),
        .O(\zext_ln141_1_reg_5323[6]_i_1_n_13 ));
  FDRE \zext_ln141_1_reg_5323_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln141_1_reg_5323[4]_i_1_n_13 ),
        .Q(zext_ln141_1_reg_5323[4]),
        .R(1'b0));
  FDRE \zext_ln141_1_reg_5323_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln141_1_reg_5323[5]_i_1_n_13 ),
        .Q(zext_ln141_1_reg_5323[5]),
        .R(1'b0));
  FDRE \zext_ln141_1_reg_5323_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\zext_ln141_1_reg_5323[6]_i_1_n_13 ),
        .Q(zext_ln141_1_reg_5323[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "transmitter_control_s_axi" *) 
module design_1_transmitter_0_1_transmitter_control_s_axi
   (ap_rst_n_inv,
    interrupt,
    \i_7_fu_680_reg[12] ,
    ap_start,
    \FSM_onehot_rstate_reg[1]_0 ,
    D,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    SR,
    ap_clk,
    i_7_fu_680_reg,
    ap_rst_n,
    s_axi_control_ARADDR,
    ap_done,
    s_axi_control_WDATA,
    Q,
    s_axi_control_ARVALID,
    icmp_ln33_fu_2472_p2,
    s_axi_control_AWADDR,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_AWVALID,
    s_axi_control_RREADY);
  output ap_rst_n_inv;
  output interrupt;
  output \i_7_fu_680_reg[12] ;
  output ap_start;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [0:0]D;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [5:0]s_axi_control_RDATA;
  output [0:0]SR;
  input ap_clk;
  input [5:0]i_7_fu_680_reg;
  input ap_rst_n;
  input [3:0]s_axi_control_ARADDR;
  input ap_done;
  input [2:0]s_axi_control_WDATA;
  input [1:0]Q;
  input s_axi_control_ARVALID;
  input icmp_ln33_fu_2472_p2;
  input [3:0]s_axi_control_AWADDR;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_RREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_13 ;
  wire \FSM_onehot_rstate[2]_i_1_n_13 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_13 ;
  wire \FSM_onehot_wstate[2]_i_1_n_13 ;
  wire \FSM_onehot_wstate[3]_i_1_n_13 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_13;
  wire auto_restart_status_reg_n_13;
  wire [5:0]i_7_fu_680_reg;
  wire \i_7_fu_680_reg[12] ;
  wire icmp_ln33_fu_2472_p2;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_13;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_13;
  wire int_auto_restart_i_1_n_13;
  wire int_gie_i_1_n_13;
  wire int_gie_reg_n_13;
  wire \int_ier[0]_i_1_n_13 ;
  wire \int_ier[1]_i_1_n_13 ;
  wire \int_ier[1]_i_2_n_13 ;
  wire \int_ier_reg_n_13_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_13 ;
  wire \int_isr[1]_i_1_n_13 ;
  wire \int_isr_reg_n_13_[0] ;
  wire \int_isr_reg_n_13_[1] ;
  wire int_task_ap_done;
  wire int_task_ap_done0__2;
  wire int_task_ap_done_i_1_n_13;
  wire int_task_ap_done_i_3_n_13;
  wire interrupt;
  wire [7:2]p_0_in;
  wire p_0_in__0;
  wire \rdata[0]_i_1_n_13 ;
  wire \rdata[0]_i_2_n_13 ;
  wire \rdata[1]_i_1_n_13 ;
  wire \rdata[1]_i_2_n_13 ;
  wire \rdata[9]_i_1_n_13 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [5:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_13_[0] ;
  wire \waddr_reg_n_13_[1] ;
  wire \waddr_reg_n_13_[2] ;
  wire \waddr_reg_n_13_[3] ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__12 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_13 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_13 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_13 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_13 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_13 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_13 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_13 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_13 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[1]_i_1__16 
       (.I0(Q[1]),
        .I1(icmp_ln33_fu_2472_p2),
        .I2(Q[0]),
        .I3(ap_start),
        .O(D));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \ap_CS_fsm[59]_i_2 
       (.I0(i_7_fu_680_reg[5]),
        .I1(i_7_fu_680_reg[4]),
        .I2(i_7_fu_680_reg[1]),
        .I3(i_7_fu_680_reg[2]),
        .I4(i_7_fu_680_reg[0]),
        .I5(i_7_fu_680_reg[3]),
        .O(\i_7_fu_680_reg[12] ));
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_0_in[7]),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(auto_restart_status_reg_n_13),
        .O(auto_restart_status_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_13),
        .Q(auto_restart_status_reg_n_13),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_560[5]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_0_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_task_ap_done0__2),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_13));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    int_ap_ready_i_2
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(int_task_ap_done0__2));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_13),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_0_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_13));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_13 ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\waddr_reg_n_13_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_13),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(\waddr_reg_n_13_[3] ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\int_ier[1]_i_2_n_13 ),
        .I4(p_0_in[7]),
        .O(int_auto_restart_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_13),
        .Q(p_0_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_13_[3] ),
        .I2(\waddr_reg_n_13_[2] ),
        .I3(\int_ier[1]_i_2_n_13 ),
        .I4(int_gie_reg_n_13),
        .O(int_gie_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_13),
        .Q(int_gie_reg_n_13),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_13_[2] ),
        .I2(\waddr_reg_n_13_[3] ),
        .I3(\int_ier[1]_i_2_n_13 ),
        .I4(\int_ier_reg_n_13_[0] ),
        .O(\int_ier[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_13_[2] ),
        .I2(\waddr_reg_n_13_[3] ),
        .I3(\int_ier[1]_i_2_n_13 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_13_[0] ),
        .I4(\waddr_reg_n_13_[1] ),
        .O(\int_ier[1]_i_2_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_13 ),
        .Q(\int_ier_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_13 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_13_[0] ),
        .I1(\int_isr_reg_n_13_[1] ),
        .I2(int_gie_reg_n_13),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_13_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_13_[0] ),
        .O(\int_isr[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_13_[3] ),
        .I1(\waddr_reg_n_13_[2] ),
        .I2(\int_ier[1]_i_2_n_13 ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in__0),
        .I3(ap_done),
        .I4(\int_isr_reg_n_13_[1] ),
        .O(\int_isr[1]_i_1_n_13 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_13 ),
        .Q(\int_isr_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_13 ),
        .Q(\int_isr_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    int_task_ap_done_i_1
       (.I0(task_ap_done),
        .I1(int_task_ap_done_i_3_n_13),
        .I2(ar_hs),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_13));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h02FF0200)) 
    int_task_ap_done_i_2
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(p_0_in[2]),
        .I3(auto_restart_status_reg_n_13),
        .I4(ap_done),
        .O(task_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_task_ap_done_i_3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_13),
        .Q(int_task_ap_done),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_13 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[0]),
        .O(\rdata[0]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_13_[0] ),
        .I1(\int_isr_reg_n_13_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(ap_start),
        .I5(int_gie_reg_n_13),
        .O(\rdata[0]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h10FFFFFF10000000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[1]_i_2_n_13 ),
        .I3(s_axi_control_ARVALID),
        .I4(\FSM_onehot_rstate_reg[1]_0 ),
        .I5(s_axi_control_RDATA[1]),
        .O(\rdata[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFC0A0C0A)) 
    \rdata[1]_i_2 
       (.I0(int_task_ap_done),
        .I1(p_0_in__0),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(\int_isr_reg_n_13_[1] ),
        .O(\rdata[1]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \rdata[9]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_13 ),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_13 ),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[9]_i_1_n_13 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(int_ap_ready),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[9]_i_1_n_13 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(p_0_in[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[9]_i_1_n_13 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(interrupt),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[9]_i_1_n_13 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_13_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init
   (D,
    ADDRARDADDR,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0,
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
    i_fu_86,
    zext_ln215_reg_420_reg0,
    add_ln215_fu_130_p2,
    icmp_ln215_fu_124_p2,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
    Q,
    ap_loop_exit_ready_pp0_iter1_reg,
    \ap_CS_fsm_reg[57] ,
    ap_NS_fsm123_out,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    \i_fu_86_reg[4] ,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_0,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_3_9,
    ram_reg_0_i_20_0,
    ram_reg_0_i_20_1,
    ram_reg_3_10,
    ram_reg_3_11,
    ram_reg_3_12,
    ram_reg_3_13,
    ram_reg_3_14,
    ram_reg_3_15,
    ram_reg_3_16,
    \i_fu_86_reg[8] ,
    ram_reg_3_17,
    ram_reg_3_18,
    ram_reg_3_19,
    ram_reg_3_20,
    ram_reg_3_21,
    ram_reg_3_22,
    \i_fu_86_reg[8]_0 ,
    ram_reg_3_23,
    ram_reg_3_24,
    ram_reg_3_25,
    \i_fu_86_reg[12] ,
    ram_reg_3_26,
    ram_reg_3_27,
    ram_reg_3_28,
    ram_reg_3_29,
    ram_reg_3_30,
    ram_reg_3_31,
    ram_reg_3_32,
    ram_reg_3_33,
    ram_reg_3_34,
    \i_fu_86_reg[12]_0 ,
    \i_fu_86_reg[0] ,
    ram_reg_0_0,
    \i_fu_86_reg[0]_0 ,
    \zext_ln215_reg_420_reg[0] ,
    ap_rst_n,
    \i_fu_86_reg[4]_0 ,
    \i_fu_86_reg[8]_1 ,
    \i_fu_86_reg[8]_2 ,
    \i_fu_86_reg[12]_1 ,
    \i_fu_86_reg[12]_2 ,
    ap_enable_reg_pp0_iter0_reg);
  output [0:0]D;
  output [12:0]ADDRARDADDR;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_enable_reg_pp0_iter0;
  output grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  output i_fu_86;
  output zext_ln215_reg_420_reg0;
  output [12:0]add_ln215_fu_130_p2;
  output icmp_ln215_fu_124_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg;
  input [1:0]Q;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [13:0]\ap_CS_fsm_reg[57] ;
  input ap_NS_fsm123_out;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input \i_fu_86_reg[4] ;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_0;
  input ram_reg_3_4;
  input ram_reg_3_5;
  input ram_reg_3_6;
  input ram_reg_3_7;
  input ram_reg_3_8;
  input ram_reg_3_9;
  input [8:0]ram_reg_0_i_20_0;
  input [8:0]ram_reg_0_i_20_1;
  input ram_reg_3_10;
  input ram_reg_3_11;
  input ram_reg_3_12;
  input ram_reg_3_13;
  input ram_reg_3_14;
  input ram_reg_3_15;
  input ram_reg_3_16;
  input \i_fu_86_reg[8] ;
  input ram_reg_3_17;
  input ram_reg_3_18;
  input ram_reg_3_19;
  input ram_reg_3_20;
  input ram_reg_3_21;
  input ram_reg_3_22;
  input \i_fu_86_reg[8]_0 ;
  input ram_reg_3_23;
  input ram_reg_3_24;
  input ram_reg_3_25;
  input \i_fu_86_reg[12] ;
  input ram_reg_3_26;
  input ram_reg_3_27;
  input ram_reg_3_28;
  input ram_reg_3_29;
  input ram_reg_3_30;
  input ram_reg_3_31;
  input ram_reg_3_32;
  input ram_reg_3_33;
  input ram_reg_3_34;
  input \i_fu_86_reg[12]_0 ;
  input \i_fu_86_reg[0] ;
  input ram_reg_0_0;
  input \i_fu_86_reg[0]_0 ;
  input [0:0]\zext_ln215_reg_420_reg[0] ;
  input ap_rst_n;
  input \i_fu_86_reg[4]_0 ;
  input \i_fu_86_reg[8]_1 ;
  input \i_fu_86_reg[8]_2 ;
  input \i_fu_86_reg[12]_1 ;
  input \i_fu_86_reg[12]_2 ;
  input ap_enable_reg_pp0_iter0_reg;

  wire [12:0]ADDRARDADDR;
  wire [0:0]D;
  wire [1:0]Q;
  wire [12:0]add_ln215_fu_130_p2;
  wire [13:0]\ap_CS_fsm_reg[57] ;
  wire ap_NS_fsm123_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_13;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg;
  wire [12:0]grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0;
  wire i_fu_86;
  wire \i_fu_86[12]_i_5_n_13 ;
  wire \i_fu_86[12]_i_6_n_13 ;
  wire \i_fu_86[4]_i_3_n_13 ;
  wire \i_fu_86[8]_i_3_n_13 ;
  wire \i_fu_86[8]_i_5_n_13 ;
  wire \i_fu_86_reg[0] ;
  wire \i_fu_86_reg[0]_0 ;
  wire \i_fu_86_reg[12] ;
  wire \i_fu_86_reg[12]_0 ;
  wire \i_fu_86_reg[12]_1 ;
  wire \i_fu_86_reg[12]_2 ;
  wire \i_fu_86_reg[12]_i_2_n_14 ;
  wire \i_fu_86_reg[12]_i_2_n_15 ;
  wire \i_fu_86_reg[12]_i_2_n_16 ;
  wire \i_fu_86_reg[4] ;
  wire \i_fu_86_reg[4]_0 ;
  wire \i_fu_86_reg[4]_i_1_n_13 ;
  wire \i_fu_86_reg[4]_i_1_n_14 ;
  wire \i_fu_86_reg[4]_i_1_n_15 ;
  wire \i_fu_86_reg[4]_i_1_n_16 ;
  wire \i_fu_86_reg[8] ;
  wire \i_fu_86_reg[8]_0 ;
  wire \i_fu_86_reg[8]_1 ;
  wire \i_fu_86_reg[8]_2 ;
  wire \i_fu_86_reg[8]_i_1_n_13 ;
  wire \i_fu_86_reg[8]_i_1_n_14 ;
  wire \i_fu_86_reg[8]_i_1_n_15 ;
  wire \i_fu_86_reg[8]_i_1_n_16 ;
  wire icmp_ln215_fu_124_p2;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_i_104_n_13;
  wire ram_reg_0_i_113_n_13;
  wire ram_reg_0_i_114__1_n_13;
  wire [8:0]ram_reg_0_i_20_0;
  wire [8:0]ram_reg_0_i_20_1;
  wire ram_reg_0_i_20_n_13;
  wire ram_reg_0_i_26_n_13;
  wire ram_reg_0_i_30_n_13;
  wire ram_reg_0_i_34_n_13;
  wire ram_reg_0_i_36_n_13;
  wire ram_reg_0_i_39_n_13;
  wire ram_reg_0_i_43_n_13;
  wire ram_reg_0_i_46_n_13;
  wire ram_reg_0_i_50_n_13;
  wire ram_reg_0_i_54_n_13;
  wire ram_reg_0_i_59_n_13;
  wire ram_reg_0_i_61_n_13;
  wire ram_reg_0_i_83_n_13;
  wire ram_reg_0_i_95_n_13;
  wire ram_reg_0_i_97_n_13;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_10;
  wire ram_reg_3_11;
  wire ram_reg_3_12;
  wire ram_reg_3_13;
  wire ram_reg_3_14;
  wire ram_reg_3_15;
  wire ram_reg_3_16;
  wire ram_reg_3_17;
  wire ram_reg_3_18;
  wire ram_reg_3_19;
  wire ram_reg_3_2;
  wire ram_reg_3_20;
  wire ram_reg_3_21;
  wire ram_reg_3_22;
  wire ram_reg_3_23;
  wire ram_reg_3_24;
  wire ram_reg_3_25;
  wire ram_reg_3_26;
  wire ram_reg_3_27;
  wire ram_reg_3_28;
  wire ram_reg_3_29;
  wire ram_reg_3_3;
  wire ram_reg_3_30;
  wire ram_reg_3_31;
  wire ram_reg_3_32;
  wire ram_reg_3_33;
  wire ram_reg_3_34;
  wire ram_reg_3_4;
  wire ram_reg_3_5;
  wire ram_reg_3_6;
  wire ram_reg_3_7;
  wire ram_reg_3_8;
  wire ram_reg_3_9;
  wire zext_ln215_reg_420_reg0;
  wire [0:0]\zext_ln215_reg_420_reg[0] ;
  wire [3:3]\NLW_i_fu_86_reg[12]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF0BBB0000)) 
    \ap_CS_fsm[57]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I1(ap_done_cache),
        .I2(Q[1]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[57] [13]),
        .I5(ap_NS_fsm123_out),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[58]_i_3 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I1(ap_done_cache),
        .I2(Q[1]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1
       (.I0(Q[1]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hCA)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I2(Q[0]),
        .O(ap_enable_reg_pp0_iter0));
  LUT5 #(
    .INIT(32'hFFDD5DDD)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \i_fu_86[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\i_fu_86_reg[0] ),
        .O(add_ln215_fu_130_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \i_fu_86[12]_i_1 
       (.I0(\i_fu_86_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .O(i_fu_86));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[12]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12]_0 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[12]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[12]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12]_2 ),
        .O(\i_fu_86[12]_i_5_n_13 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[12]_i_6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12]_1 ),
        .O(\i_fu_86[12]_i_6_n_13 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[12]_i_7 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12] ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[9]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \i_fu_86[4]_i_2 
       (.I0(\i_fu_86_reg[0] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[0]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[4]_i_3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[4]_0 ),
        .O(\i_fu_86[4]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[4]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ram_reg_0_0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[3]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[4]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ram_reg_3_4),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[2]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[4]_i_6 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[4] ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[1]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[8]_i_2 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8]_0 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[8]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[8]_i_3 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8]_2 ),
        .O(\i_fu_86[8]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[8]_i_4 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8] ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[6]));
  LUT4 #(
    .INIT(16'h7F00)) 
    \i_fu_86[8]_i_5 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8]_1 ),
        .O(\i_fu_86[8]_i_5_n_13 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_86_reg[12]_i_2 
       (.CI(\i_fu_86_reg[8]_i_1_n_13 ),
        .CO({\NLW_i_fu_86_reg[12]_i_2_CO_UNCONNECTED [3],\i_fu_86_reg[12]_i_2_n_14 ,\i_fu_86_reg[12]_i_2_n_15 ,\i_fu_86_reg[12]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln215_fu_130_p2[12:9]),
        .S({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[12],\i_fu_86[12]_i_5_n_13 ,\i_fu_86[12]_i_6_n_13 ,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_86_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_fu_86_reg[4]_i_1_n_13 ,\i_fu_86_reg[4]_i_1_n_14 ,\i_fu_86_reg[4]_i_1_n_15 ,\i_fu_86_reg[4]_i_1_n_16 }),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln215_fu_130_p2[4:1]),
        .S({\i_fu_86[4]_i_3_n_13 ,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[3:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_fu_86_reg[8]_i_1 
       (.CI(\i_fu_86_reg[4]_i_1_n_13 ),
        .CO({\i_fu_86_reg[8]_i_1_n_13 ,\i_fu_86_reg[8]_i_1_n_14 ,\i_fu_86_reg[8]_i_1_n_15 ,\i_fu_86_reg[8]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln215_fu_130_p2[8:5]),
        .S({grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[8],\i_fu_86[8]_i_3_n_13 ,grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[6],\i_fu_86[8]_i_5_n_13 }));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \icmp_ln215_reg_416[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I2(\i_fu_86_reg[0]_0 ),
        .O(icmp_ln215_fu_124_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_10
       (.I0(ram_reg_0_i_50_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_7),
        .I3(ram_reg_3_8),
        .I4(ram_reg_3),
        .I5(ram_reg_3_9),
        .O(ADDRARDADDR[4]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    ram_reg_0_i_100
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8]_2 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[7]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_104
       (.I0(ram_reg_0_i_20_1[2]),
        .I1(\ap_CS_fsm_reg[57] [1]),
        .I2(ram_reg_0_i_20_0[2]),
        .I3(\ap_CS_fsm_reg[57] [0]),
        .I4(ram_reg_0_i_54_n_13),
        .I5(\i_fu_86_reg[8] ),
        .O(ram_reg_0_i_104_n_13));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    ram_reg_0_i_107
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[8]_1 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[5]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    ram_reg_0_i_110
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[4]_0 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[4]));
  LUT6 #(
    .INIT(64'h1110111111111111)) 
    ram_reg_0_i_113
       (.I0(\ap_CS_fsm_reg[57] [3]),
        .I1(\ap_CS_fsm_reg[57] [2]),
        .I2(\ap_CS_fsm_reg[57] [1]),
        .I3(\ap_CS_fsm_reg[57] [0]),
        .I4(ram_reg_0_i_54_n_13),
        .I5(\i_fu_86_reg[4] ),
        .O(ram_reg_0_i_113_n_13));
  LUT6 #(
    .INIT(64'h5444444455555555)) 
    ram_reg_0_i_114__1
       (.I0(\ap_CS_fsm_reg[57] [1]),
        .I1(\ap_CS_fsm_reg[57] [0]),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I5(\i_fu_86_reg[0] ),
        .O(ram_reg_0_i_114__1_n_13));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    ram_reg_0_i_11__1
       (.I0(ram_reg_0_0),
        .I1(ram_reg_0_i_54_n_13),
        .I2(ram_reg_3_6),
        .I3(ram_reg_0),
        .I4(ram_reg_3),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFBBBBBBBAAAAAAAA)) 
    ram_reg_0_i_12
       (.I0(ram_reg_3_2),
        .I1(ram_reg_3_3),
        .I2(ram_reg_0),
        .I3(ram_reg_0_i_54_n_13),
        .I4(ram_reg_3_4),
        .I5(ram_reg_3_5),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBFFFB)) 
    ram_reg_0_i_13
       (.I0(ram_reg_0_i_59_n_13),
        .I1(ram_reg_3_1),
        .I2(\ap_CS_fsm_reg[57] [8]),
        .I3(\ap_CS_fsm_reg[57] [9]),
        .I4(\ap_CS_fsm_reg[57] [10]),
        .I5(\ap_CS_fsm_reg[57] [11]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB000)) 
    ram_reg_0_i_14
       (.I0(\ap_CS_fsm_reg[57] [7]),
        .I1(\ap_CS_fsm_reg[57] [6]),
        .I2(ram_reg_3),
        .I3(ram_reg_0_i_61_n_13),
        .I4(ram_reg_3_0),
        .I5(\ap_CS_fsm_reg[57] [12]),
        .O(ADDRARDADDR[0]));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    ram_reg_0_i_2
       (.I0(ram_reg_0_i_20_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_32),
        .I3(ram_reg_3),
        .I4(ram_reg_3_33),
        .O(ADDRARDADDR[12]));
  MUXF7 ram_reg_0_i_20
       (.I0(ram_reg_3_34),
        .I1(ram_reg_0_i_83_n_13),
        .O(ram_reg_0_i_20_n_13),
        .S(ram_reg_3_10));
  LUT6 #(
    .INIT(64'h404C4040404C4C4C)) 
    ram_reg_0_i_26
       (.I0(ram_reg_0_i_20_1[7]),
        .I1(ram_reg_3_10),
        .I2(\ap_CS_fsm_reg[57] [1]),
        .I3(ram_reg_0_i_20_0[7]),
        .I4(\ap_CS_fsm_reg[57] [0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[11]),
        .O(ram_reg_0_i_26_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_3
       (.I0(ram_reg_3_29),
        .I1(ram_reg_3_6),
        .I2(ram_reg_0_i_26_n_13),
        .I3(ram_reg_3_30),
        .I4(ram_reg_3),
        .I5(ram_reg_3_31),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'h404C4040404C4C4C)) 
    ram_reg_0_i_30
       (.I0(ram_reg_0_i_20_1[6]),
        .I1(ram_reg_3_10),
        .I2(\ap_CS_fsm_reg[57] [1]),
        .I3(ram_reg_0_i_20_0[6]),
        .I4(\ap_CS_fsm_reg[57] [0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[10]),
        .O(ram_reg_0_i_30_n_13));
  MUXF7 ram_reg_0_i_34
       (.I0(ram_reg_3_25),
        .I1(ram_reg_0_i_95_n_13),
        .O(ram_reg_0_i_34_n_13),
        .S(ram_reg_3_10));
  MUXF7 ram_reg_0_i_36
       (.I0(ram_reg_3_22),
        .I1(ram_reg_0_i_97_n_13),
        .O(ram_reg_0_i_36_n_13),
        .S(ram_reg_3_10));
  LUT6 #(
    .INIT(64'h0047FF4700000000)) 
    ram_reg_0_i_39
       (.I0(ram_reg_0_i_20_0[3]),
        .I1(\ap_CS_fsm_reg[57] [0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[7]),
        .I3(\ap_CS_fsm_reg[57] [1]),
        .I4(ram_reg_0_i_20_1[3]),
        .I5(ram_reg_3_10),
        .O(ram_reg_0_i_39_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_4
       (.I0(ram_reg_3_26),
        .I1(ram_reg_3_6),
        .I2(ram_reg_0_i_30_n_13),
        .I3(ram_reg_3_27),
        .I4(ram_reg_3),
        .I5(ram_reg_3_28),
        .O(ADDRARDADDR[10]));
  MUXF7 ram_reg_0_i_43
       (.I0(ram_reg_3_16),
        .I1(ram_reg_0_i_104_n_13),
        .O(ram_reg_0_i_43_n_13),
        .S(ram_reg_3_10));
  LUT6 #(
    .INIT(64'h0047FF4700000000)) 
    ram_reg_0_i_46
       (.I0(ram_reg_0_i_20_0[1]),
        .I1(\ap_CS_fsm_reg[57] [0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[5]),
        .I3(\ap_CS_fsm_reg[57] [1]),
        .I4(ram_reg_0_i_20_1[1]),
        .I5(ram_reg_3_10),
        .O(ram_reg_0_i_46_n_13));
  LUT5 #(
    .INIT(32'hFFBAAAAA)) 
    ram_reg_0_i_5
       (.I0(ram_reg_3_23),
        .I1(ram_reg_0_i_34_n_13),
        .I2(ram_reg_3_6),
        .I3(ram_reg_3_24),
        .I4(ram_reg_3),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'h0047FF4700000000)) 
    ram_reg_0_i_50
       (.I0(ram_reg_0_i_20_0[0]),
        .I1(\ap_CS_fsm_reg[57] [0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[4]),
        .I3(\ap_CS_fsm_reg[57] [1]),
        .I4(ram_reg_0_i_20_1[0]),
        .I5(ram_reg_3_10),
        .O(ram_reg_0_i_50_n_13));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    ram_reg_0_i_54
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .O(ram_reg_0_i_54_n_13));
  LUT6 #(
    .INIT(64'hAAA0AAA0AAA0AAA2)) 
    ram_reg_0_i_59
       (.I0(ram_reg_3),
        .I1(\ap_CS_fsm_reg[57] [4]),
        .I2(\ap_CS_fsm_reg[57] [7]),
        .I3(\ap_CS_fsm_reg[57] [6]),
        .I4(\ap_CS_fsm_reg[57] [5]),
        .I5(ram_reg_0_i_113_n_13),
        .O(ram_reg_0_i_59_n_13));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    ram_reg_0_i_6
       (.I0(ram_reg_0_i_36_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_20),
        .I3(ram_reg_3),
        .I4(ram_reg_3_21),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F1)) 
    ram_reg_0_i_61
       (.I0(ram_reg_0_i_114__1_n_13),
        .I1(\ap_CS_fsm_reg[57] [2]),
        .I2(\ap_CS_fsm_reg[57] [3]),
        .I3(\ap_CS_fsm_reg[57] [4]),
        .I4(\ap_CS_fsm_reg[57] [5]),
        .I5(\ap_CS_fsm_reg[57] [7]),
        .O(ram_reg_0_i_61_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_7
       (.I0(ram_reg_0_i_39_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_17),
        .I3(ram_reg_3_18),
        .I4(ram_reg_3),
        .I5(ram_reg_3_19),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    ram_reg_0_i_8
       (.I0(ram_reg_0_i_43_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_14),
        .I3(ram_reg_3),
        .I4(ram_reg_3_15),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_83
       (.I0(ram_reg_0_i_20_1[8]),
        .I1(\ap_CS_fsm_reg[57] [1]),
        .I2(ram_reg_0_i_20_0[8]),
        .I3(\ap_CS_fsm_reg[57] [0]),
        .I4(ram_reg_0_i_54_n_13),
        .I5(\i_fu_86_reg[12]_0 ),
        .O(ram_reg_0_i_83_n_13));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    ram_reg_0_i_87
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12]_2 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF040000)) 
    ram_reg_0_i_9
       (.I0(ram_reg_0_i_46_n_13),
        .I1(ram_reg_3_6),
        .I2(ram_reg_3_11),
        .I3(ram_reg_3_12),
        .I4(ram_reg_3),
        .I5(ram_reg_3_13),
        .O(ADDRARDADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    ram_reg_0_i_90
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(\i_fu_86_reg[12]_1 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_dataPulseShapedI_V_address0[10]));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    ram_reg_0_i_95
       (.I0(ram_reg_0_i_20_0[5]),
        .I1(\ap_CS_fsm_reg[57] [0]),
        .I2(ram_reg_0_i_54_n_13),
        .I3(\i_fu_86_reg[12] ),
        .I4(ram_reg_0_i_20_1[5]),
        .I5(\ap_CS_fsm_reg[57] [1]),
        .O(ram_reg_0_i_95_n_13));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    ram_reg_0_i_97
       (.I0(ram_reg_0_i_20_1[4]),
        .I1(\ap_CS_fsm_reg[57] [1]),
        .I2(ram_reg_0_i_20_0[4]),
        .I3(\ap_CS_fsm_reg[57] [0]),
        .I4(ram_reg_0_i_54_n_13),
        .I5(\i_fu_86_reg[8]_0 ),
        .O(ram_reg_0_i_97_n_13));
  LUT6 #(
    .INIT(64'h3FFF1F5F20A00000)) 
    \zext_ln215_reg_420[0]_i_1 
       (.I0(\i_fu_86_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I4(\i_fu_86_reg[0] ),
        .I5(\zext_ln215_reg_420_reg[0] ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \zext_ln215_reg_420[12]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hE0A0)) 
    \zext_ln215_reg_420[12]_i_2 
       (.I0(\i_fu_86_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .O(zext_ln215_reg_420_reg0));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11
   (ap_enable_reg_pp0_iter0_reg_reg,
    D,
    \j_1_fu_240_reg[6] ,
    ap_loop_init_int_reg_0,
    \j_1_fu_240_reg[3] ,
    \ap_CS_fsm_reg[0] ,
    \j_1_fu_240_reg[3]_0 ,
    S,
    \j_1_fu_240_reg[5] ,
    ap_loop_init_int_reg_1,
    \j_1_fu_240_reg[1] ,
    \j_1_fu_240_reg[1]_0 ,
    \j_1_fu_240_reg[7] ,
    \i_11_reg_5443_reg[7] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[25] ,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_1_fu_240_reg[7]_0 ,
    \j_1_fu_240_reg[7]_1 ,
    \j_1_fu_240_reg[7]_2 ,
    \j_1_fu_240_reg[3]_1 ,
    \j_1_fu_240_reg[3]_2 ,
    \j_1_fu_240_reg[3]_3 ,
    \j_1_fu_240_reg[3]_4 ,
    \j_1_fu_240_reg[4] ,
    sub_ln198_fu_299_p2_carry__0,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    \ap_CS_fsm_reg[26]_1 ,
    \ap_CS_fsm_reg[25]_0 );
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]D;
  output \j_1_fu_240_reg[6] ;
  output ap_loop_init_int_reg_0;
  output \j_1_fu_240_reg[3] ;
  output \ap_CS_fsm_reg[0] ;
  output \j_1_fu_240_reg[3]_0 ;
  output [3:0]S;
  output \j_1_fu_240_reg[5] ;
  output ap_loop_init_int_reg_1;
  output \j_1_fu_240_reg[1] ;
  output \j_1_fu_240_reg[1]_0 ;
  output [7:0]\j_1_fu_240_reg[7] ;
  output [2:0]\i_11_reg_5443_reg[7] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg;
  output \ap_CS_fsm_reg[24] ;
  output [1:0]\ap_CS_fsm_reg[25] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_1_fu_240_reg[7]_0 ;
  input \j_1_fu_240_reg[7]_1 ;
  input \j_1_fu_240_reg[7]_2 ;
  input \j_1_fu_240_reg[3]_1 ;
  input \j_1_fu_240_reg[3]_2 ;
  input \j_1_fu_240_reg[3]_3 ;
  input \j_1_fu_240_reg[3]_4 ;
  input \j_1_fu_240_reg[4] ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;
  input \ap_CS_fsm_reg[26] ;
  input \ap_CS_fsm_reg[26]_0 ;
  input [1:0]\ap_CS_fsm_reg[26]_1 ;
  input \ap_CS_fsm_reg[25]_0 ;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[26]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[24] ;
  wire [1:0]\ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire [1:0]\ap_CS_fsm_reg[26]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__15_n_13;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__10_n_13;
  wire ap_loop_init_int_i_2__12_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg;
  wire [2:0]\i_11_reg_5443_reg[7] ;
  wire \j_1_fu_240[7]_i_3_n_13 ;
  wire \j_1_fu_240[7]_i_4_n_13 ;
  wire \j_1_fu_240[7]_i_5_n_13 ;
  wire \j_1_fu_240_reg[1] ;
  wire \j_1_fu_240_reg[1]_0 ;
  wire \j_1_fu_240_reg[3] ;
  wire \j_1_fu_240_reg[3]_0 ;
  wire \j_1_fu_240_reg[3]_1 ;
  wire \j_1_fu_240_reg[3]_2 ;
  wire \j_1_fu_240_reg[3]_3 ;
  wire \j_1_fu_240_reg[3]_4 ;
  wire \j_1_fu_240_reg[4] ;
  wire \j_1_fu_240_reg[5] ;
  wire \j_1_fu_240_reg[6] ;
  wire [7:0]\j_1_fu_240_reg[7] ;
  wire \j_1_fu_240_reg[7]_0 ;
  wire \j_1_fu_240_reg[7]_1 ;
  wire \j_1_fu_240_reg[7]_2 ;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(ap_done_reg1),
        .I1(Q[3]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_done_reg1),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\j_1_fu_240[7]_i_3_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(Q[0]),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'h00A200A2FFFF00A2)) 
    \ap_CS_fsm[25]_i_1 
       (.I0(\ap_CS_fsm_reg[26]_1 [1]),
        .I1(ap_done_cache),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(\ap_CS_fsm[26]_i_2_n_13 ),
        .I4(\ap_CS_fsm_reg[26]_1 [0]),
        .I5(\ap_CS_fsm_reg[25]_0 ),
        .O(\ap_CS_fsm_reg[25] [0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[26]_i_1 
       (.I0(\ap_CS_fsm_reg[26]_1 [1]),
        .I1(ap_done_cache),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(\ap_CS_fsm[26]_i_2_n_13 ),
        .O(\ap_CS_fsm_reg[25] [1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[26]_i_2 
       (.I0(\ap_CS_fsm_reg[26] ),
        .I1(\j_1_fu_240_reg[3]_1 ),
        .I2(\j_1_fu_240_reg[3]_3 ),
        .I3(\j_1_fu_240_reg[3]_4 ),
        .I4(\ap_CS_fsm_reg[26]_0 ),
        .I5(\ap_CS_fsm_reg[0] ),
        .O(\ap_CS_fsm[26]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__15
       (.I0(ap_done_reg1),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__15_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__15_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__10
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__10
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__12_n_13),
        .O(ap_loop_init_int_i_1__10_n_13));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__12
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__12_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__10_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F22)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[26]_1 [0]),
        .I1(\ap_CS_fsm_reg[25]_0 ),
        .I2(\ap_CS_fsm[26]_i_2_n_13 ),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .O(\ap_CS_fsm_reg[24] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_1_fu_240[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_1_fu_240_reg[3]_2 ),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_1_fu_240[1]_i_1 
       (.I0(\j_1_fu_240_reg[3]_4 ),
        .I1(ap_loop_init_int),
        .I2(\j_1_fu_240_reg[3]_2 ),
        .O(\j_1_fu_240_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_1_fu_240[2]_i_1 
       (.I0(\j_1_fu_240_reg[3]_4 ),
        .I1(\j_1_fu_240_reg[3]_2 ),
        .I2(\j_1_fu_240_reg[3]_3 ),
        .I3(ap_loop_init_int),
        .O(\j_1_fu_240_reg[1] ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_1_fu_240[3]_i_1 
       (.I0(\j_1_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_1_fu_240_reg[3]_2 ),
        .I3(\j_1_fu_240_reg[3]_3 ),
        .I4(\j_1_fu_240_reg[3]_4 ),
        .O(\j_1_fu_240_reg[3] ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_1_fu_240[4]_i_1 
       (.I0(\j_1_fu_240_reg[3]_1 ),
        .I1(\j_1_fu_240_reg[3]_3 ),
        .I2(\j_1_fu_240_reg[3]_2 ),
        .I3(\j_1_fu_240_reg[3]_4 ),
        .I4(\j_1_fu_240_reg[4] ),
        .I5(ap_loop_init_int_reg_0),
        .O(\j_1_fu_240_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_1_fu_240[5]_i_1 
       (.I0(\j_1_fu_240[7]_i_4_n_13 ),
        .I1(ap_loop_init_int),
        .I2(\j_1_fu_240_reg[7]_2 ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_1_fu_240[6]_i_1 
       (.I0(\j_1_fu_240_reg[7]_2 ),
        .I1(\j_1_fu_240[7]_i_4_n_13 ),
        .I2(\j_1_fu_240_reg[7]_0 ),
        .I3(ap_loop_init_int),
        .O(\j_1_fu_240_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_1_fu_240[7]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_1_fu_240[7]_i_3_n_13 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h14505050)) 
    \j_1_fu_240[7]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_1_fu_240_reg[7]_0 ),
        .I2(\j_1_fu_240_reg[7]_1 ),
        .I3(\j_1_fu_240[7]_i_4_n_13 ),
        .I4(\j_1_fu_240_reg[7]_2 ),
        .O(\j_1_fu_240_reg[6] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \j_1_fu_240[7]_i_3 
       (.I0(\j_1_fu_240_reg[3]_2 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_1_fu_240[7]_i_5_n_13 ),
        .I3(\j_1_fu_240_reg[3]_3 ),
        .I4(\j_1_fu_240_reg[7]_2 ),
        .I5(\j_1_fu_240_reg[3]_4 ),
        .O(\j_1_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_1_fu_240[7]_i_4 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_1_fu_240_reg[4] ),
        .I2(\j_1_fu_240_reg[3]_4 ),
        .I3(\j_1_fu_240_reg[3]_2 ),
        .I4(\j_1_fu_240_reg[3]_3 ),
        .I5(\j_1_fu_240_reg[3]_1 ),
        .O(\j_1_fu_240[7]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \j_1_fu_240[7]_i_5 
       (.I0(\j_1_fu_240_reg[7]_0 ),
        .I1(\j_1_fu_240_reg[3]_1 ),
        .I2(\j_1_fu_240_reg[7]_1 ),
        .I3(\j_1_fu_240_reg[4] ),
        .O(\j_1_fu_240[7]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[0]_i_1__3 
       (.I0(\j_1_fu_240_reg[3]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .O(\j_1_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[1]_i_1__3 
       (.I0(\j_1_fu_240_reg[3]_4 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[2]_i_1__3 
       (.I0(\j_1_fu_240_reg[3]_3 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[3]_i_1__3 
       (.I0(\j_1_fu_240_reg[3]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[4]_i_1__3 
       (.I0(\j_1_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[5]_i_1__3 
       (.I0(\j_1_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[6]_i_1__3 
       (.I0(\j_1_fu_240_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .O(\j_1_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[7]_i_1__3 
       (.I0(\j_1_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_1_fu_240_reg[7] [7]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__9
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_2__3
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_1_fu_240_reg[7]_1 ),
        .O(\i_11_reg_5443_reg[7] [2]));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry__0_i_3__2
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(\j_1_fu_240_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I4(Q[0]),
        .O(\i_11_reg_5443_reg[7] [1]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_4__2
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_1_fu_240_reg[7]_2 ),
        .O(\i_11_reg_5443_reg[7] [0]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_1__3
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_1_fu_240_reg[4] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_2
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_1_fu_240_reg[3]_1 ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_3
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_1_fu_240_reg[3]_3 ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_4
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_1_fu_240_reg[3]_4 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12
   (D,
    \or_ln182_8_reg_5522_reg[11] ,
    ap_loop_init_int_reg_0,
    j_fu_240,
    ap_rst_n_0,
    \ap_CS_fsm_reg[1] ,
    add_ln193_fu_289_p2,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg,
    \j_fu_240_reg[7] ,
    \ap_CS_fsm_reg[42] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
    Q,
    ram_reg_0_i_93__0,
    S,
    ram_reg_0_i_93__0_0,
    \j_fu_240_reg[0] ,
    ap_loop_init_int_reg_1,
    \j_fu_240_reg[0]_0 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_1_reg_767_reg[3] ,
    \j_fu_240_reg[3] ,
    \j_fu_240_reg[3]_0 ,
    \j_fu_240_reg[4] );
  output [1:0]D;
  output [11:0]\or_ln182_8_reg_5522_reg[11] ;
  output [0:0]ap_loop_init_int_reg_0;
  output j_fu_240;
  output ap_rst_n_0;
  output [1:0]\ap_CS_fsm_reg[1] ;
  output [6:0]add_ln193_fu_289_p2;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg;
  output [7:0]\j_fu_240_reg[7] ;
  output \ap_CS_fsm_reg[42] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg;
  input [1:0]Q;
  input [7:0]ram_reg_0_i_93__0;
  input [1:0]S;
  input [2:0]ram_reg_0_i_93__0_0;
  input \j_fu_240_reg[0] ;
  input [3:0]ap_loop_init_int_reg_1;
  input \j_fu_240_reg[0]_0 ;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_1_reg_767_reg[3] ;
  input \j_fu_240_reg[3] ;
  input \j_fu_240_reg[3]_0 ;
  input \j_fu_240_reg[4] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [6:0]add_ln193_fu_289_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[42] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_13;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_13;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg;
  wire \j_1_reg_767_reg[3] ;
  wire j_fu_240;
  wire \j_fu_240[7]_i_3__0_n_13 ;
  wire \j_fu_240[7]_i_4__0_n_13 ;
  wire \j_fu_240_reg[0] ;
  wire \j_fu_240_reg[0]_0 ;
  wire \j_fu_240_reg[3] ;
  wire \j_fu_240_reg[3]_0 ;
  wire \j_fu_240_reg[4] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire [11:0]\or_ln182_8_reg_5522_reg[11] ;
  wire [2:2]p_0_in;
  wire ram_reg_0_i_146__0_n_15;
  wire ram_reg_0_i_146__0_n_16;
  wire ram_reg_0_i_152__0_n_13;
  wire ram_reg_0_i_152__0_n_14;
  wire ram_reg_0_i_152__0_n_15;
  wire ram_reg_0_i_152__0_n_16;
  wire ram_reg_0_i_166_n_13;
  wire ram_reg_0_i_166_n_14;
  wire ram_reg_0_i_166_n_15;
  wire ram_reg_0_i_166_n_16;
  wire ram_reg_0_i_220_n_13;
  wire ram_reg_0_i_221_n_13;
  wire ram_reg_0_i_243_n_13;
  wire ram_reg_0_i_244_n_13;
  wire ram_reg_0_i_245_n_13;
  wire [7:0]ram_reg_0_i_93__0;
  wire [2:0]ram_reg_0_i_93__0_0;
  wire [3:2]NLW_ram_reg_0_i_146__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_146__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFFFCD00)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(ap_loop_init_int_reg_1[3]),
        .O(\ap_CS_fsm_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0000010100000100)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_loop_init_int_reg_1[1]),
        .I1(ap_loop_init_int_reg_1[2]),
        .I2(ap_loop_init_int_reg_1[3]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hAAEFAAAA)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_done_cache),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hAE00)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I1(ap_done_cache),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[44]_i_2 
       (.I0(\j_fu_240_reg[0] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[0]_0 ),
        .I5(\j_fu_240[7]_i_3__0_n_13 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__2
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    ap_enable_reg_pp0_iter0_reg_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .O(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I2(ap_loop_init_int_reg_1[3]),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_loop_init_int),
        .O(ap_loop_init_int_i_1__2_n_13));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_init_int_i_2
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_ready),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .O(\ap_CS_fsm_reg[42] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[0] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[3]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[3] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_1_reg_767[3]_i_1 
       (.I0(\j_1_reg_767_reg[3] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_1_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .O(\j_fu_240_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I3(\j_fu_240_reg[0] ),
        .O(\or_ln182_8_reg_5522_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__0 
       (.I0(\j_fu_240_reg[0] ),
        .I1(\j_fu_240_reg[3]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1 
       (.I0(\j_fu_240_reg[3] ),
        .I1(\j_fu_240_reg[0] ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[3]_0 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__0 
       (.I0(\j_1_reg_767_reg[3] ),
        .I1(\j_fu_240_reg[3] ),
        .I2(\j_fu_240_reg[3]_0 ),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg),
        .I4(\j_fu_240_reg[0] ),
        .O(add_ln193_fu_289_p2[2]));
  LUT6 #(
    .INIT(64'h1222222222222222)) 
    \j_fu_240[4]_i_1__0 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg),
        .I2(\j_1_reg_767_reg[3] ),
        .I3(\j_fu_240_reg[0] ),
        .I4(\j_fu_240_reg[3]_0 ),
        .I5(\j_fu_240_reg[3] ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__0 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__0_n_13 ),
        .O(add_ln193_fu_289_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2212)) 
    \j_fu_240[6]_i_1__0 
       (.I0(\j_fu_240_reg[0]_0 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_1 ),
        .I3(\j_fu_240[7]_i_4__0_n_13 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hC0C0C0C0C040C0C0)) 
    \j_fu_240[7]_i_1 
       (.I0(\j_fu_240_reg[0] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[0]_0 ),
        .I5(\j_fu_240[7]_i_3__0_n_13 ),
        .O(j_fu_240));
  LUT5 #(
    .INIT(32'h009A00AA)) 
    \j_fu_240[7]_i_2__0 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240[7]_i_4__0_n_13 ),
        .I2(\j_fu_240_reg[7]_1 ),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg),
        .I4(\j_fu_240_reg[0]_0 ),
        .O(add_ln193_fu_289_p2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \j_fu_240[7]_i_3__0 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(\j_fu_240_reg[7]_0 ),
        .I2(\j_fu_240_reg[4] ),
        .I3(\j_fu_240_reg[3]_0 ),
        .I4(\j_fu_240_reg[3] ),
        .I5(\j_1_reg_767_reg[3] ),
        .O(\j_fu_240[7]_i_3__0_n_13 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__0 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg),
        .I2(\j_1_reg_767_reg[3] ),
        .I3(\j_fu_240_reg[0] ),
        .I4(\j_fu_240_reg[3]_0 ),
        .I5(\j_fu_240_reg[3] ),
        .O(\j_fu_240[7]_i_4__0_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_146__0
       (.CI(ram_reg_0_i_152__0_n_13),
        .CO({NLW_ram_reg_0_i_146__0_CO_UNCONNECTED[3:2],ram_reg_0_i_146__0_n_15,ram_reg_0_i_146__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_i_93__0[7:6]}),
        .O({NLW_ram_reg_0_i_146__0_O_UNCONNECTED[3],\or_ln182_8_reg_5522_reg[11] [11:9]}),
        .S({1'b0,ram_reg_0_i_93__0_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_152__0
       (.CI(ram_reg_0_i_166_n_13),
        .CO({ram_reg_0_i_152__0_n_13,ram_reg_0_i_152__0_n_14,ram_reg_0_i_152__0_n_15,ram_reg_0_i_152__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_93__0[5:2]),
        .O(\or_ln182_8_reg_5522_reg[11] [8:5]),
        .S({S,ram_reg_0_i_220_n_13,ram_reg_0_i_221_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_166
       (.CI(1'b0),
        .CO({ram_reg_0_i_166_n_13,ram_reg_0_i_166_n_14,ram_reg_0_i_166_n_15,ram_reg_0_i_166_n_16}),
        .CYINIT(ap_loop_init_int_reg_0),
        .DI({ram_reg_0_i_93__0[1:0],1'b1,1'b0}),
        .O(\or_ln182_8_reg_5522_reg[11] [4:1]),
        .S({ram_reg_0_i_243_n_13,ram_reg_0_i_244_n_13,ram_reg_0_i_245_n_13,p_0_in}));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_184
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I3(\j_fu_240_reg[3]_0 ),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_220
       (.I0(ram_reg_0_i_93__0[3]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_220_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_221
       (.I0(ram_reg_0_i_93__0[2]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[0]_0 ),
        .O(ram_reg_0_i_221_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_243
       (.I0(ram_reg_0_i_93__0[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(ap_loop_init_int),
        .O(ram_reg_0_i_243_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_244
       (.I0(ram_reg_0_i_93__0[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_244_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_245
       (.I0(\j_1_reg_767_reg[3] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(ram_reg_0_i_245_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_246
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I3(\j_fu_240_reg[3] ),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    dataUpsampledI_V_address0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[41] ,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[40] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_35__1,
    S,
    ram_reg_0_i_35__1_0,
    ram_reg_3,
    ram_reg_3_0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [11:0]dataUpsampledI_V_address0;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[41] ;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[40] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg;
  input [3:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_35__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_35__1_0;
  input [0:0]ram_reg_3;
  input ram_reg_3_0;

  wire [1:0]D;
  wire [3:0]Q;
  wire [0:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[42]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[41] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_13;
  wire ap_loop_init_int_i_2__4_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0;
  wire \j_fu_240[7]_i_3_n_13 ;
  wire \j_fu_240[7]_i_4_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [2:1]p_0_in;
  wire ram_reg_0_i_113__1_n_13;
  wire ram_reg_0_i_113__1_n_14;
  wire ram_reg_0_i_113__1_n_15;
  wire ram_reg_0_i_113__1_n_16;
  wire ram_reg_0_i_158__0_n_13;
  wire ram_reg_0_i_159__0_n_13;
  wire ram_reg_0_i_160__0_n_13;
  wire ram_reg_0_i_171_n_13;
  wire ram_reg_0_i_172_n_13;
  wire [7:0]ram_reg_0_i_35__1;
  wire [3:0]ram_reg_0_i_35__1_0;
  wire ram_reg_0_i_85__1_n_14;
  wire ram_reg_0_i_85__1_n_15;
  wire ram_reg_0_i_85__1_n_16;
  wire ram_reg_0_i_99__1_n_13;
  wire ram_reg_0_i_99__1_n_14;
  wire ram_reg_0_i_99__1_n_15;
  wire ram_reg_0_i_99__1_n_16;
  wire [0:0]ram_reg_3;
  wire ram_reg_3_0;
  wire [3:3]NLW_ram_reg_0_i_85__1_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[42]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[42]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[41]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[42]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[3]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(\ap_CS_fsm[42]_i_2_n_13 ),
        .I3(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[42]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3_n_13 ),
        .O(\ap_CS_fsm[42]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(\ap_CS_fsm[42]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[42]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__4_n_13),
        .O(ap_loop_init_int_i_1__1_n_13));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__4
       (.I0(\ap_CS_fsm[42]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__4_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[42]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\ap_CS_fsm_reg[40] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_2_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_2_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__0 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__0 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__0
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_113__1
       (.CI(1'b0),
        .CO({ram_reg_0_i_113__1_n_13,ram_reg_0_i_113__1_n_14,ram_reg_0_i_113__1_n_15,ram_reg_0_i_113__1_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0),
        .DI({ram_reg_0_i_35__1[0],1'b1,1'b0,1'b0}),
        .O(dataUpsampledI_V_address0[3:0]),
        .S({ram_reg_0_i_171_n_13,ram_reg_0_i_172_n_13,p_0_in}));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_158__0
       (.I0(ram_reg_0_i_35__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_158__0_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_159__0
       (.I0(ram_reg_0_i_35__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_159__0_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_160__0
       (.I0(ram_reg_0_i_35__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(ram_reg_0_i_160__0_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_171
       (.I0(ram_reg_0_i_35__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_171_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_172
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .O(ram_reg_0_i_172_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_173
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I3(\j_fu_240_reg[4]_1 ),
        .O(p_0_in[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_174
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'h55F055F055CC5500)) 
    ram_reg_0_i_71__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0),
        .I1(ram_reg_3),
        .I2(ram_reg_3_0),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[41] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_85__1
       (.CI(ram_reg_0_i_99__1_n_13),
        .CO({NLW_ram_reg_0_i_85__1_CO_UNCONNECTED[3],ram_reg_0_i_85__1_n_14,ram_reg_0_i_85__1_n_15,ram_reg_0_i_85__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_35__1[7:5]}),
        .O(dataUpsampledI_V_address0[11:8]),
        .S(ram_reg_0_i_35__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_99__1
       (.CI(ram_reg_0_i_113__1_n_13),
        .CO({ram_reg_0_i_99__1_n_13,ram_reg_0_i_99__1_n_14,ram_reg_0_i_99__1_n_15,ram_reg_0_i_99__1_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_35__1[4:1]),
        .O(dataUpsampledI_V_address0[7:4]),
        .S({S,ram_reg_0_i_158__0_n_13,ram_reg_0_i_159__0_n_13,ram_reg_0_i_160__0_n_13}));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg,
    add_ln193_fu_289_p2__0,
    ap_loop_init_int_reg_0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0,
    \j_fu_240_reg[7] ,
    S,
    \ap_CS_fsm_reg[38] ,
    \j_fu_240_reg[6] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
    \ap_CS_fsm_reg[39] ,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    sub_ln198_fu_299_p2_carry);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2__0;
  output ap_loop_init_int_reg_0;
  output [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [3:0]S;
  output \ap_CS_fsm_reg[38] ;
  output \j_fu_240_reg[6] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[39] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [3:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [3:0]sub_ln198_fu_299_p2_carry;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [5:0]add_ln193_fu_289_p2__0;
  wire \ap_CS_fsm[40]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[38] ;
  wire [1:0]\ap_CS_fsm_reg[39] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__9_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__13_n_13;
  wire ap_loop_init_int_i_2__0_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  wire \j_fu_240[7]_i_3__7_n_13 ;
  wire \j_fu_240[7]_i_4__7_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [3:0]sub_ln198_fu_299_p2_carry;

  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__14 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[40]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(Q[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \ap_CS_fsm[1]_i_1__13 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[40]_i_2_n_13 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[39]_i_1 
       (.I0(\ap_CS_fsm_reg[39] [0]),
        .I1(\ap_CS_fsm_reg[39] [1]),
        .I2(ap_done_cache),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(\ap_CS_fsm[40]_i_2_n_13 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \ap_CS_fsm[40]_i_1 
       (.I0(\ap_CS_fsm[40]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[39] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \ap_CS_fsm[40]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__7_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\ap_CS_fsm[40]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_done_cache_i_1__9
       (.I0(\ap_CS_fsm[40]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__9_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__9_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    ap_enable_reg_pp0_iter0_reg_i_1__13
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I3(\ap_CS_fsm[40]_i_2_n_13 ),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__13
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__0_n_13),
        .O(ap_loop_init_int_i_1__13_n_13));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_loop_init_int_i_2__0
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[40]_i_2_n_13 ),
        .O(ap_loop_init_int_i_2__0_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__13_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[39] [0]),
        .I1(\ap_CS_fsm[40]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\ap_CS_fsm_reg[38] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_3_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_3_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__8 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__7 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__7 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__7 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2__0[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__7 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__7 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__7_n_13 ),
        .O(add_ln193_fu_289_p2__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__7 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__7_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2__0[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__7 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__7_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__7 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__7_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2__0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__7 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_1 ),
        .O(\j_fu_240[7]_i_3__7_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__7 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__7_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__12
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_122__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_1__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_2 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_2__5
       (.I0(sub_ln198_fu_299_p2_carry[3]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_3__4
       (.I0(sub_ln198_fu_299_p2_carry[2]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry_i_4__4
       (.I0(sub_ln198_fu_299_p2_carry[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_5__2
       (.I0(sub_ln198_fu_299_p2_carry[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    \j_fu_240_reg[7]_0 ,
    ap_loop_init_int_reg_1,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[3] ,
    S,
    \j_fu_240_reg[5] ,
    \or_ln182_5_reg_5504_reg[7] ,
    \ap_CS_fsm_reg[36] ,
    \j_fu_240_reg[0] ,
    \j_fu_240_reg[6] ,
    \j_fu_240_reg[2] ,
    \j_fu_240_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
    \ap_CS_fsm_reg[37] ,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_1 ,
    \j_4_reg_767_reg[1] ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[7]_4 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    sub_ln198_fu_299_p2_carry__0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output \j_fu_240_reg[7]_0 ;
  output ap_loop_init_int_reg_1;
  output \j_fu_240_reg[4] ;
  output \j_fu_240_reg[3] ;
  output [3:0]S;
  output \j_fu_240_reg[5] ;
  output [2:0]\or_ln182_5_reg_5504_reg[7] ;
  output \ap_CS_fsm_reg[36] ;
  output \j_fu_240_reg[0] ;
  output \j_fu_240_reg[6] ;
  output \j_fu_240_reg[2] ;
  output \j_fu_240_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[37] ;
  input ap_enable_reg_pp0_iter0_reg;
  input [3:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_1 ;
  input \j_4_reg_767_reg[1] ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[7]_4 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[38]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[36] ;
  wire [1:0]\ap_CS_fsm_reg[37] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__10_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__14_n_13;
  wire ap_loop_init_int_i_2__1_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg;
  wire \j_4_reg_767_reg[1] ;
  wire \j_fu_240[7]_i_3__8_n_13 ;
  wire \j_fu_240[7]_i_4__8_n_13 ;
  wire \j_fu_240_reg[0] ;
  wire \j_fu_240_reg[0]_0 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[3] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[5] ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire \j_fu_240_reg[7]_4 ;
  wire [2:0]\or_ln182_5_reg_5504_reg[7] ;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__15 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[38]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I4(Q[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \ap_CS_fsm[1]_i_1__14 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[38]_i_2_n_13 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(\ap_CS_fsm_reg[37] [0]),
        .I1(\ap_CS_fsm_reg[37] [1]),
        .I2(ap_done_cache),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I4(\ap_CS_fsm[38]_i_2_n_13 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \ap_CS_fsm[38]_i_1 
       (.I0(\ap_CS_fsm[38]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[37] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \ap_CS_fsm[38]_i_2 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_4 ),
        .I3(\j_fu_240[7]_i_3__8_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\ap_CS_fsm[38]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_done_cache_i_1__10
       (.I0(\ap_CS_fsm[38]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__10_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__10_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    ap_enable_reg_pp0_iter0_reg_i_1__14
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I3(\ap_CS_fsm[38]_i_2_n_13 ),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__14
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__1_n_13),
        .O(ap_loop_init_int_i_1__14_n_13));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_loop_init_int_i_2__1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[38]_i_2_n_13 ),
        .O(ap_loop_init_int_i_2__1_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__14_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[37] [0]),
        .I1(\ap_CS_fsm[38]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\ap_CS_fsm_reg[36] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_4_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_4_reg_767[1]_i_1 
       (.I0(\j_4_reg_767_reg[1] ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_4_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_4_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__0 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__9 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(\j_4_reg_767_reg[1] ),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__8 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(\j_4_reg_767_reg[1] ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__8 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_4_reg_767_reg[1] ),
        .I3(ap_loop_init_int_reg_1),
        .I4(\j_fu_240_reg[7]_1 ),
        .O(\j_fu_240_reg[3] ));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__8 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_1),
        .I3(\j_4_reg_767_reg[1] ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__8 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__8_n_13 ),
        .O(\j_fu_240_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__9 
       (.I0(\j_fu_240_reg[7]_4 ),
        .I1(\j_fu_240[7]_i_4__8_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(\j_fu_240_reg[6] ));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__8 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_4 ),
        .I3(\j_fu_240[7]_i_3__8_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\j_fu_240_reg[0] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__8 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_1),
        .I3(\j_fu_240[7]_i_4__8_n_13 ),
        .I4(\j_fu_240_reg[7]_4 ),
        .O(\j_fu_240_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__8 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_4_reg_767_reg[1] ),
        .I4(\j_fu_240_reg[4]_0 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_3__8_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__8 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_1),
        .I3(\j_4_reg_767_reg[1] ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__8_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__13
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(ap_loop_init_int_reg_1));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_2__5
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(\or_ln182_5_reg_5504_reg[7] [2]));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry__0_i_3__3
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(\j_fu_240_reg[7]_4 ),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\or_ln182_5_reg_5504_reg[7] [1]));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry__0_i_4__0
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(\or_ln182_5_reg_5504_reg[7] [0]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_1__5
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I4(\j_fu_240_reg[4]_0 ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_2__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_2 ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sub_ln198_fu_299_p2_carry_i_3__1
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sub_ln198_fu_299_p2_carry_i_4__3
       (.I0(\j_4_reg_767_reg[1] ),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26
   (D,
    ADDRARDADDR,
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1,
    \j_fu_240_reg[7] ,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[3] ,
    S,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[6] ,
    \j_fu_240_reg[5] ,
    \j_fu_240_reg[0] ,
    \ap_CS_fsm_reg[34] ,
    \j_fu_240_reg[6]_0 ,
    \or_ln182_4_reg_5498_reg[7] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
    \ap_CS_fsm_reg[35] ,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_3_9,
    ram_reg_3_10,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[7]_4 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    \j_fu_240_reg[4]_3 ,
    sub_ln198_fu_299_p2_carry__0);
  output [1:0]D;
  output [1:0]ADDRARDADDR;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1;
  output \j_fu_240_reg[7] ;
  output ap_loop_init_int_reg_0;
  output \j_fu_240_reg[4] ;
  output \j_fu_240_reg[3] ;
  output [3:0]S;
  output [7:0]\j_fu_240_reg[7]_0 ;
  output \j_fu_240_reg[6] ;
  output \j_fu_240_reg[5] ;
  output \j_fu_240_reg[0] ;
  output \ap_CS_fsm_reg[34] ;
  output \j_fu_240_reg[6]_0 ;
  output [1:0]\or_ln182_4_reg_5498_reg[7] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg;
  input [3:0]\ap_CS_fsm_reg[35] ;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input [0:0]ram_reg_3_4;
  input ram_reg_3_5;
  input ram_reg_3_6;
  input ram_reg_3_7;
  input ram_reg_3_8;
  input [0:0]ram_reg_3_9;
  input [0:0]ram_reg_3_10;
  input ap_enable_reg_pp0_iter0_reg;
  input [3:0]Q;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[7]_4 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input \j_fu_240_reg[4]_3 ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;

  wire [1:0]ADDRARDADDR;
  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[36]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[34] ;
  wire [3:0]\ap_CS_fsm_reg[35] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__11_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__15_n_13;
  wire ap_loop_init_int_i_2__2_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1;
  wire \j_fu_240[7]_i_3__9_n_13 ;
  wire \j_fu_240[7]_i_4__9_n_13 ;
  wire \j_fu_240_reg[0] ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[3] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[4]_3 ;
  wire \j_fu_240_reg[5] ;
  wire \j_fu_240_reg[6] ;
  wire \j_fu_240_reg[6]_0 ;
  wire \j_fu_240_reg[7] ;
  wire [7:0]\j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire \j_fu_240_reg[7]_4 ;
  wire [1:0]\or_ln182_4_reg_5498_reg[7] ;
  wire ram_reg_0_i_65__0_n_13;
  wire ram_reg_0_i_69__1_n_13;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire [0:0]ram_reg_3_10;
  wire ram_reg_3_2;
  wire ram_reg_3_3;
  wire [0:0]ram_reg_3_4;
  wire ram_reg_3_5;
  wire ram_reg_3_6;
  wire ram_reg_3_7;
  wire ram_reg_3_8;
  wire [0:0]ram_reg_3_9;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hBBBFAAAA)) 
    \ap_CS_fsm[0]_i_1__16 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[36]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(Q[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1[0]));
  LUT6 #(
    .INIT(64'h00000000000000E0)) 
    \ap_CS_fsm[1]_i_1__15 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[36]_i_2_n_13 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hEEAEAAAA)) 
    \ap_CS_fsm[35]_i_1 
       (.I0(\ap_CS_fsm_reg[35] [2]),
        .I1(\ap_CS_fsm_reg[35] [3]),
        .I2(ap_done_cache),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(\ap_CS_fsm[36]_i_2_n_13 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7500)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(\ap_CS_fsm[36]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[35] [3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \ap_CS_fsm[36]_i_2 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_4 ),
        .I3(\j_fu_240[7]_i_3__9_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\ap_CS_fsm[36]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h74)) 
    ap_done_cache_i_1__11
       (.I0(\ap_CS_fsm[36]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__11_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__11_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hE2000000)) 
    ap_enable_reg_pp0_iter0_reg_i_1__15
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I3(\ap_CS_fsm[36]_i_2_n_13 ),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__15
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__2_n_13),
        .O(ap_loop_init_int_i_1__15_n_13));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_loop_init_int_i_2__2
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm[36]_i_2_n_13 ),
        .O(ap_loop_init_int_i_2__2_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__15_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[35] [2]),
        .I1(\ap_CS_fsm[36]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\ap_CS_fsm_reg[34] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_4 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\j_fu_240_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\j_fu_240_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_5_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\j_fu_240_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\j_fu_240_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_5_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__9 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_4 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__8 
       (.I0(\j_fu_240_reg[7]_4 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__9 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[7]_4 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_1 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__9 
       (.I0(\j_fu_240_reg[4]_3 ),
        .I1(\j_fu_240_reg[4]_2 ),
        .I2(\j_fu_240_reg[4]_1 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_4 ),
        .O(\j_fu_240_reg[3] ));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__9 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(\j_fu_240_reg[7]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4]_2 ),
        .I5(\j_fu_240_reg[4]_3 ),
        .O(\j_fu_240_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__9 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__9_n_13 ),
        .O(\j_fu_240_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__8 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240[7]_i_4__9_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_2 ),
        .O(\j_fu_240_reg[6] ));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__9 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_4 ),
        .I3(\j_fu_240[7]_i_3__9_n_13 ),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(\j_fu_240_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__9 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(\j_fu_240_reg[7]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__9_n_13 ),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(\j_fu_240_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__9 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(\j_fu_240_reg[7]_2 ),
        .I2(\j_fu_240_reg[4]_3 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4]_0 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_3__9_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__9 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(\j_fu_240_reg[7]_4 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4]_2 ),
        .I5(\j_fu_240_reg[4]_3 ),
        .O(\j_fu_240[7]_i_4__9_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__14
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_13__1
       (.I0(ram_reg_0_i_65__0_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_6),
        .I3(ram_reg_3_7),
        .I4(ram_reg_3_2),
        .I5(ram_reg_3_8),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_14__1
       (.I0(ram_reg_0_i_69__1_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_0),
        .I3(ram_reg_3_1),
        .I4(ram_reg_3_2),
        .I5(ram_reg_3_3),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    ram_reg_0_i_65__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0),
        .I1(ram_reg_3_9),
        .I2(ram_reg_3_10),
        .I3(\ap_CS_fsm_reg[35] [3]),
        .I4(\ap_CS_fsm_reg[35] [0]),
        .I5(\ap_CS_fsm_reg[35] [1]),
        .O(ram_reg_0_i_65__0_n_13));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    ram_reg_0_i_69__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg),
        .I1(ram_reg_3_4),
        .I2(ram_reg_3_5),
        .I3(\ap_CS_fsm_reg[35] [3]),
        .I4(\ap_CS_fsm_reg[35] [0]),
        .I5(\ap_CS_fsm_reg[35] [1]),
        .O(ram_reg_0_i_69__1_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_3__5
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(\j_fu_240_reg[7]_1 ),
        .O(\or_ln182_4_reg_5498_reg[7] [1]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_4__5
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(\or_ln182_4_reg_5498_reg[7] [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_1__2
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_1 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry_i_2__2
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(\j_fu_240_reg[7]_2 ),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_3__5
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I4(\j_fu_240_reg[4]_0 ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_4__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_3 ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sub_ln198_fu_299_p2_carry_i_5__1
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I2(Q[0]),
        .I3(ap_loop_init_int),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_5_fu_240_reg[7] ,
    \or_ln182_3_reg_5492_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0,
    \j_5_fu_240_reg[6] ,
    \ap_CS_fsm_reg[32] ,
    \j_5_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_5_fu_240_reg[7]_0 ,
    \j_5_fu_240_reg[7]_1 ,
    \j_5_fu_240_reg[7]_2 ,
    \j_5_fu_240_reg[4] ,
    \j_5_fu_240_reg[7]_3 ,
    \j_5_fu_240_reg[4]_0 ,
    \j_5_fu_240_reg[4]_1 ,
    \j_5_fu_240_reg[4]_2 ,
    ram_reg_0_i_33__1,
    S,
    ram_reg_0_i_33__1_0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_5_fu_240_reg[7] ;
  output [11:0]\or_ln182_3_reg_5492_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0;
  output \j_5_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[32] ;
  output \j_5_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg;
  input [1:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_5_fu_240_reg[7]_0 ;
  input \j_5_fu_240_reg[7]_1 ;
  input \j_5_fu_240_reg[7]_2 ;
  input \j_5_fu_240_reg[4] ;
  input \j_5_fu_240_reg[7]_3 ;
  input \j_5_fu_240_reg[4]_0 ;
  input \j_5_fu_240_reg[4]_1 ;
  input \j_5_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_33__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_33__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[34]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[32] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_13;
  wire ap_loop_init_int_i_2__3_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0;
  wire \j_5_fu_240[7]_i_3_n_13 ;
  wire \j_5_fu_240[7]_i_4_n_13 ;
  wire \j_5_fu_240_reg[2] ;
  wire \j_5_fu_240_reg[4] ;
  wire \j_5_fu_240_reg[4]_0 ;
  wire \j_5_fu_240_reg[4]_1 ;
  wire \j_5_fu_240_reg[4]_2 ;
  wire \j_5_fu_240_reg[6] ;
  wire [7:0]\j_5_fu_240_reg[7] ;
  wire \j_5_fu_240_reg[7]_0 ;
  wire \j_5_fu_240_reg[7]_1 ;
  wire \j_5_fu_240_reg[7]_2 ;
  wire \j_5_fu_240_reg[7]_3 ;
  wire [11:0]\or_ln182_3_reg_5492_reg[11] ;
  wire [3:1]p_0_in;
  wire ram_reg_0_i_112__1_n_13;
  wire ram_reg_0_i_112__1_n_14;
  wire ram_reg_0_i_112__1_n_15;
  wire ram_reg_0_i_112__1_n_16;
  wire ram_reg_0_i_154__0_n_13;
  wire ram_reg_0_i_155__0_n_13;
  wire ram_reg_0_i_156__0_n_13;
  wire ram_reg_0_i_167_n_13;
  wire ram_reg_0_i_169_n_13;
  wire [7:0]ram_reg_0_i_33__1;
  wire [3:0]ram_reg_0_i_33__1_0;
  wire ram_reg_0_i_84__1_n_14;
  wire ram_reg_0_i_84__1_n_15;
  wire ram_reg_0_i_84__1_n_16;
  wire ram_reg_0_i_98__1_n_13;
  wire ram_reg_0_i_98__1_n_14;
  wire ram_reg_0_i_98__1_n_15;
  wire ram_reg_0_i_98__1_n_16;
  wire [3:3]NLW_ram_reg_0_i_84__1_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[34]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[34]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[33]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[34]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[34]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(\ap_CS_fsm[34]_i_2_n_13 ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[34]_i_2 
       (.I0(\j_5_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_5_fu_240_reg[7]_3 ),
        .I5(\j_5_fu_240[7]_i_3_n_13 ),
        .O(\ap_CS_fsm[34]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__0
       (.I0(\ap_CS_fsm[34]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[34]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__3_n_13),
        .O(ap_loop_init_int_i_1__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__3
       (.I0(\ap_CS_fsm[34]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__3_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[34]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\ap_CS_fsm_reg[32] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_5_fu_240[0]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_5_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_5_fu_240[1]_i_1 
       (.I0(\j_5_fu_240_reg[7]_3 ),
        .I1(\j_5_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_5_fu_240[2]_i_1 
       (.I0(\j_5_fu_240_reg[4]_1 ),
        .I1(\j_5_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_5_fu_240_reg[4]_0 ),
        .O(\j_5_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_5_fu_240[3]_i_1 
       (.I0(\j_5_fu_240_reg[4]_2 ),
        .I1(\j_5_fu_240_reg[4]_1 ),
        .I2(\j_5_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_5_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_5_fu_240[4]_i_1 
       (.I0(\j_5_fu_240_reg[4] ),
        .I1(\j_5_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_5_fu_240_reg[4]_0 ),
        .I4(\j_5_fu_240_reg[4]_1 ),
        .I5(\j_5_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_5_fu_240[5]_i_1 
       (.I0(\j_5_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_5_fu_240[7]_i_4_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_5_fu_240[6]_i_1 
       (.I0(\j_5_fu_240_reg[7]_2 ),
        .I1(\j_5_fu_240[7]_i_4_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_5_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_5_fu_240[7]_i_1 
       (.I0(\j_5_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_5_fu_240_reg[7]_3 ),
        .I3(\j_5_fu_240[7]_i_3_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\j_5_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_5_fu_240[7]_i_2 
       (.I0(\j_5_fu_240_reg[7]_0 ),
        .I1(\j_5_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_5_fu_240[7]_i_4_n_13 ),
        .I4(\j_5_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_5_fu_240[7]_i_3 
       (.I0(\j_5_fu_240_reg[7]_0 ),
        .I1(\j_5_fu_240_reg[7]_1 ),
        .I2(\j_5_fu_240_reg[4]_2 ),
        .I3(\j_5_fu_240_reg[4]_1 ),
        .I4(\j_5_fu_240_reg[4] ),
        .I5(\j_5_fu_240_reg[4]_0 ),
        .O(\j_5_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_5_fu_240[7]_i_4 
       (.I0(\j_5_fu_240_reg[4] ),
        .I1(\j_5_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_5_fu_240_reg[4]_0 ),
        .I4(\j_5_fu_240_reg[4]_1 ),
        .I5(\j_5_fu_240_reg[4]_2 ),
        .O(\j_5_fu_240[7]_i_4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[0]_i_1 
       (.I0(\j_5_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\j_5_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[1]_i_1 
       (.I0(\j_5_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\j_5_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_reg_767[2]_i_1 
       (.I0(\j_5_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_5_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[3]_i_1 
       (.I0(\j_5_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\j_5_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[4]_i_1 
       (.I0(\j_5_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_5_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[5]_i_1 
       (.I0(\j_5_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(\j_5_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[6]_i_1 
       (.I0(\j_5_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_5_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[7]_i_1 
       (.I0(\j_5_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_5_fu_240_reg[7] [7]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_112__1
       (.CI(1'b0),
        .CO({ram_reg_0_i_112__1_n_13,ram_reg_0_i_112__1_n_14,ram_reg_0_i_112__1_n_15,ram_reg_0_i_112__1_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0),
        .DI({ram_reg_0_i_33__1[0],1'b0,1'b1,1'b0}),
        .O(\or_ln182_3_reg_5492_reg[11] [3:0]),
        .S({ram_reg_0_i_167_n_13,p_0_in[3],ram_reg_0_i_169_n_13,p_0_in[1]}));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_154__0
       (.I0(ram_reg_0_i_33__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I4(\j_5_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_154__0_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_155__0
       (.I0(ram_reg_0_i_33__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I4(\j_5_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_155__0_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_156__0
       (.I0(ram_reg_0_i_33__1[1]),
        .I1(\j_5_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .O(ram_reg_0_i_156__0_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_167
       (.I0(ram_reg_0_i_33__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I4(\j_5_fu_240_reg[4] ),
        .O(ram_reg_0_i_167_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_168
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_5_fu_240_reg[4]_2 ),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_169
       (.I0(\j_5_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(ram_reg_0_i_169_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_170
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_5_fu_240_reg[4]_0 ),
        .O(p_0_in[1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_84__1
       (.CI(ram_reg_0_i_98__1_n_13),
        .CO({NLW_ram_reg_0_i_84__1_CO_UNCONNECTED[3],ram_reg_0_i_84__1_n_14,ram_reg_0_i_84__1_n_15,ram_reg_0_i_84__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_33__1[7:5]}),
        .O(\or_ln182_3_reg_5492_reg[11] [11:8]),
        .S(ram_reg_0_i_33__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_98__1
       (.CI(ram_reg_0_i_112__1_n_13),
        .CO({ram_reg_0_i_98__1_n_13,ram_reg_0_i_98__1_n_14,ram_reg_0_i_98__1_n_15,ram_reg_0_i_98__1_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_33__1[4:1]),
        .O(\or_ln182_3_reg_5492_reg[11] [7:4]),
        .S({S,ram_reg_0_i_154__0_n_13,ram_reg_0_i_155__0_n_13,ram_reg_0_i_156__0_n_13}));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33
   (ap_enable_reg_pp0_iter0_reg_reg,
    D,
    ap_loop_init_int_reg_0,
    add_ln193_fu_289_p2,
    \j_4_fu_240_reg[2] ,
    S,
    \j_4_fu_240_reg[7] ,
    p_0_in,
    \ap_CS_fsm_reg[30] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg,
    \or_ln182_2_reg_5486_reg[7] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_4_fu_240_reg[3] ,
    \j_4_fu_240_reg[3]_0 ,
    \j_4_fu_240_reg[7]_0 ,
    \j_4_fu_240_reg[3]_1 ,
    \j_4_fu_240_reg[3]_2 ,
    \j_4_fu_240_reg[4] ,
    \j_4_fu_240_reg[7]_1 ,
    \j_4_fu_240_reg[7]_2 ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[32]_0 ,
    \ap_CS_fsm_reg[32]_1 ,
    sub_ln198_fu_299_p2_carry__0);
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]D;
  output ap_loop_init_int_reg_0;
  output [6:0]add_ln193_fu_289_p2;
  output [1:0]\j_4_fu_240_reg[2] ;
  output [3:0]S;
  output [6:0]\j_4_fu_240_reg[7] ;
  output [0:0]p_0_in;
  output \ap_CS_fsm_reg[30] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg;
  output [0:0]\or_ln182_2_reg_5486_reg[7] ;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_4_fu_240_reg[3] ;
  input \j_4_fu_240_reg[3]_0 ;
  input \j_4_fu_240_reg[7]_0 ;
  input \j_4_fu_240_reg[3]_1 ;
  input \j_4_fu_240_reg[3]_2 ;
  input \j_4_fu_240_reg[4] ;
  input \j_4_fu_240_reg[7]_1 ;
  input \j_4_fu_240_reg[7]_2 ;
  input [1:0]\ap_CS_fsm_reg[32] ;
  input \ap_CS_fsm_reg[32]_0 ;
  input \ap_CS_fsm_reg[32]_1 ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire [6:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[32]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[30] ;
  wire [1:0]\ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[32]_0 ;
  wire \ap_CS_fsm_reg[32]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__12_n_13;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__9_n_13;
  wire ap_loop_init_int_i_2__11_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0;
  wire \j_4_fu_240[7]_i_3_n_13 ;
  wire \j_4_fu_240[7]_i_4_n_13 ;
  wire \j_4_fu_240[7]_i_5_n_13 ;
  wire [1:0]\j_4_fu_240_reg[2] ;
  wire \j_4_fu_240_reg[3] ;
  wire \j_4_fu_240_reg[3]_0 ;
  wire \j_4_fu_240_reg[3]_1 ;
  wire \j_4_fu_240_reg[3]_2 ;
  wire \j_4_fu_240_reg[4] ;
  wire [6:0]\j_4_fu_240_reg[7] ;
  wire \j_4_fu_240_reg[7]_0 ;
  wire \j_4_fu_240_reg[7]_1 ;
  wire \j_4_fu_240_reg[7]_2 ;
  wire [0:0]\or_ln182_2_reg_5486_reg[7] ;
  wire [0:0]p_0_in;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(ap_done_reg1),
        .I1(Q[3]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_done_reg1),
        .I5(Q[3]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\j_4_fu_240[7]_i_3_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(Q[0]),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFF45FF00)) 
    \ap_CS_fsm[31]_i_1 
       (.I0(\ap_CS_fsm[32]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[32] [0]),
        .I4(\ap_CS_fsm_reg[32] [1]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hBA00)) 
    \ap_CS_fsm[32]_i_1 
       (.I0(\ap_CS_fsm[32]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_done_cache),
        .I3(\ap_CS_fsm_reg[32] [1]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0[1]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[32]_i_2 
       (.I0(\ap_CS_fsm_reg[32]_0 ),
        .I1(\j_4_fu_240_reg[3]_2 ),
        .I2(\j_4_fu_240_reg[3]_0 ),
        .I3(\j_4_fu_240_reg[3]_1 ),
        .I4(\ap_CS_fsm_reg[32]_1 ),
        .I5(\j_4_fu_240_reg[2] [0]),
        .O(\ap_CS_fsm[32]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__12
       (.I0(ap_done_reg1),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__12_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__12_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__9
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__9
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__11_n_13),
        .O(ap_loop_init_int_i_1__9_n_13));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__11
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__11_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__9_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[32] [0]),
        .I1(\ap_CS_fsm[32]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .O(\ap_CS_fsm_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_4_fu_240[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_4_fu_240_reg[3] ),
        .O(\j_4_fu_240_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_4_fu_240[1]_i_1 
       (.I0(\j_4_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_4_fu_240_reg[3] ),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_4_fu_240[2]_i_1 
       (.I0(\j_4_fu_240_reg[3]_1 ),
        .I1(\j_4_fu_240_reg[3] ),
        .I2(\j_4_fu_240_reg[3]_0 ),
        .I3(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[1]));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_4_fu_240[3]_i_1 
       (.I0(\j_4_fu_240_reg[3]_2 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_4_fu_240_reg[3] ),
        .I3(\j_4_fu_240_reg[3]_0 ),
        .I4(\j_4_fu_240_reg[3]_1 ),
        .O(add_ln193_fu_289_p2[2]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_4_fu_240[4]_i_1 
       (.I0(\j_4_fu_240_reg[3]_2 ),
        .I1(\j_4_fu_240_reg[3]_0 ),
        .I2(\j_4_fu_240_reg[3] ),
        .I3(\j_4_fu_240_reg[3]_1 ),
        .I4(\j_4_fu_240_reg[4] ),
        .I5(ap_loop_init_int_reg_0),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_4_fu_240[5]_i_1 
       (.I0(\j_4_fu_240[7]_i_4_n_13 ),
        .I1(ap_loop_init_int),
        .I2(\j_4_fu_240_reg[7]_0 ),
        .O(add_ln193_fu_289_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_4_fu_240[6]_i_1 
       (.I0(\j_4_fu_240_reg[7]_0 ),
        .I1(\j_4_fu_240[7]_i_4_n_13 ),
        .I2(\j_4_fu_240_reg[7]_2 ),
        .I3(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \j_4_fu_240[7]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_4_fu_240[7]_i_3_n_13 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_4_fu_240[7]_i_2 
       (.I0(\j_4_fu_240_reg[7]_1 ),
        .I1(\j_4_fu_240_reg[7]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_4_fu_240[7]_i_4_n_13 ),
        .I4(\j_4_fu_240_reg[7]_0 ),
        .O(add_ln193_fu_289_p2[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \j_4_fu_240[7]_i_3 
       (.I0(\j_4_fu_240_reg[3] ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_4_fu_240[7]_i_5_n_13 ),
        .I3(\j_4_fu_240_reg[3]_0 ),
        .I4(\j_4_fu_240_reg[7]_0 ),
        .I5(\j_4_fu_240_reg[3]_1 ),
        .O(\j_4_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_4_fu_240[7]_i_4 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_4_fu_240_reg[4] ),
        .I2(\j_4_fu_240_reg[3]_1 ),
        .I3(\j_4_fu_240_reg[3] ),
        .I4(\j_4_fu_240_reg[3]_0 ),
        .I5(\j_4_fu_240_reg[3]_2 ),
        .O(\j_4_fu_240[7]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \j_4_fu_240[7]_i_5 
       (.I0(\j_4_fu_240_reg[7]_2 ),
        .I1(\j_4_fu_240_reg[3]_2 ),
        .I2(\j_4_fu_240_reg[7]_1 ),
        .I3(\j_4_fu_240_reg[4] ),
        .O(\j_4_fu_240[7]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[0]_i_1__0 
       (.I0(\j_4_fu_240_reg[3] ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .O(\j_4_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_reg_767[1]_i_1__0 
       (.I0(\j_4_fu_240_reg[3]_1 ),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_reg_767[2]_i_1__0 
       (.I0(\j_4_fu_240_reg[3]_0 ),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\j_4_fu_240_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[3]_i_1__0 
       (.I0(\j_4_fu_240_reg[3]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[4]_i_1__0 
       (.I0(\j_4_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[5]_i_1__0 
       (.I0(\j_4_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[6]_i_1__0 
       (.I0(\j_4_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[7]_i_1__0 
       (.I0(\j_4_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_4_fu_240_reg[7] [6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__8
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_4__1
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_4_fu_240_reg[7]_1 ),
        .O(\or_ln182_2_reg_5486_reg[7] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_1
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_4_fu_240_reg[3]_0 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_2__3
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_4_fu_240_reg[7]_2 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_3__2
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_4_fu_240_reg[7]_0 ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_4__5
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_4_fu_240_reg[4] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_5
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_4_fu_240_reg[3]_2 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37
   (D,
    \j_3_fu_240_reg[6] ,
    ap_loop_init_int_reg_0,
    j_3_fu_240,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg,
    \j_3_fu_240_reg[3] ,
    \ap_CS_fsm_reg[0] ,
    \j_3_fu_240_reg[3]_0 ,
    S,
    \j_3_fu_240_reg[7] ,
    \j_3_fu_240_reg[5] ,
    ap_loop_init_int_reg_1,
    \j_3_fu_240_reg[1] ,
    \j_3_fu_240_reg[1]_0 ,
    \or_ln182_1_reg_5480_reg[7] ,
    \ap_CS_fsm_reg[28] ,
    \ap_CS_fsm_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    \ap_CS_fsm_reg[29]_0 ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
    \j_3_fu_240_reg[7]_0 ,
    \j_3_fu_240_reg[7]_1 ,
    \j_3_fu_240_reg[7]_2 ,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_3_fu_240_reg[3]_1 ,
    \j_3_fu_240_reg[3]_2 ,
    \j_3_fu_240_reg[3]_3 ,
    \j_3_fu_240_reg[3]_4 ,
    \j_3_fu_240_reg[4] ,
    sub_ln198_fu_299_p2_carry__0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1);
  output [1:0]D;
  output \j_3_fu_240_reg[6] ;
  output ap_loop_init_int_reg_0;
  output j_3_fu_240;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg;
  output \j_3_fu_240_reg[3] ;
  output \ap_CS_fsm_reg[0] ;
  output \j_3_fu_240_reg[3]_0 ;
  output [3:0]S;
  output [7:0]\j_3_fu_240_reg[7] ;
  output \j_3_fu_240_reg[5] ;
  output ap_loop_init_int_reg_1;
  output \j_3_fu_240_reg[1] ;
  output \j_3_fu_240_reg[1]_0 ;
  output [2:0]\or_ln182_1_reg_5480_reg[7] ;
  output \ap_CS_fsm_reg[28] ;
  output \ap_CS_fsm_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [2:0]\ap_CS_fsm_reg[29]_0 ;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg;
  input \j_3_fu_240_reg[7]_0 ;
  input \j_3_fu_240_reg[7]_1 ;
  input \j_3_fu_240_reg[7]_2 ;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_3_fu_240_reg[3]_1 ;
  input \j_3_fu_240_reg[3]_2 ;
  input \j_3_fu_240_reg[3]_3 ;
  input \j_3_fu_240_reg[3]_4 ;
  input \j_3_fu_240_reg[4] ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;
  input ram_reg_3;
  input [0:0]ram_reg_3_0;
  input ram_reg_3_1;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire [2:0]\ap_CS_fsm_reg[29]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__13_n_13;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__11_n_13;
  wire ap_loop_init_int_i_2__13_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg;
  wire j_3_fu_240;
  wire \j_3_fu_240[7]_i_3_n_13 ;
  wire \j_3_fu_240[7]_i_4_n_13 ;
  wire \j_3_fu_240[7]_i_5_n_13 ;
  wire \j_3_fu_240_reg[1] ;
  wire \j_3_fu_240_reg[1]_0 ;
  wire \j_3_fu_240_reg[3] ;
  wire \j_3_fu_240_reg[3]_0 ;
  wire \j_3_fu_240_reg[3]_1 ;
  wire \j_3_fu_240_reg[3]_2 ;
  wire \j_3_fu_240_reg[3]_3 ;
  wire \j_3_fu_240_reg[3]_4 ;
  wire \j_3_fu_240_reg[4] ;
  wire \j_3_fu_240_reg[5] ;
  wire \j_3_fu_240_reg[6] ;
  wire [7:0]\j_3_fu_240_reg[7] ;
  wire \j_3_fu_240_reg[7]_0 ;
  wire \j_3_fu_240_reg[7]_1 ;
  wire \j_3_fu_240_reg[7]_2 ;
  wire [2:0]\or_ln182_1_reg_5480_reg[7] ;
  wire ram_reg_3;
  wire [0:0]ram_reg_3_0;
  wire ram_reg_3_1;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_CS_fsm[0]_i_1__12 
       (.I0(ap_done_reg1),
        .I1(Q[3]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_done_reg1),
        .I5(Q[3]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[29]_i_1 
       (.I0(\ap_CS_fsm_reg[29]_0 [1]),
        .I1(ap_done_reg1),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[29]_0 [2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[30]_i_1 
       (.I0(\ap_CS_fsm_reg[29]_0 [2]),
        .I1(ap_done_cache),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_done_reg1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[30]_i_2 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_3_fu_240[7]_i_3_n_13 ),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__13
       (.I0(ap_done_reg1),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__13_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__13_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__11
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__11
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__13_n_13),
        .O(ap_loop_init_int_i_1__11_n_13));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__13
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__13_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__11_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[29]_0 [1]),
        .I1(ap_done_reg1),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .O(\ap_CS_fsm_reg[28] ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_3_fu_240[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_3_fu_240_reg[3]_1 ),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_3_fu_240[1]_i_1 
       (.I0(\j_3_fu_240_reg[3]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_3_fu_240_reg[3]_1 ),
        .O(\j_3_fu_240_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_3_fu_240[2]_i_1 
       (.I0(\j_3_fu_240_reg[3]_2 ),
        .I1(\j_3_fu_240_reg[3]_1 ),
        .I2(\j_3_fu_240_reg[3]_3 ),
        .I3(ap_loop_init_int),
        .O(\j_3_fu_240_reg[1] ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_3_fu_240[3]_i_1 
       (.I0(\j_3_fu_240_reg[3]_4 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_3_fu_240_reg[3]_1 ),
        .I3(\j_3_fu_240_reg[3]_3 ),
        .I4(\j_3_fu_240_reg[3]_2 ),
        .O(\j_3_fu_240_reg[3] ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_3_fu_240[4]_i_1 
       (.I0(\j_3_fu_240_reg[3]_4 ),
        .I1(\j_3_fu_240_reg[3]_3 ),
        .I2(\j_3_fu_240_reg[3]_1 ),
        .I3(\j_3_fu_240_reg[3]_2 ),
        .I4(\j_3_fu_240_reg[4] ),
        .I5(ap_loop_init_int_reg_0),
        .O(\j_3_fu_240_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_3_fu_240[5]_i_1 
       (.I0(\j_3_fu_240[7]_i_4_n_13 ),
        .I1(ap_loop_init_int),
        .I2(\j_3_fu_240_reg[7]_2 ),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_3_fu_240[6]_i_1 
       (.I0(\j_3_fu_240_reg[7]_2 ),
        .I1(\j_3_fu_240[7]_i_4_n_13 ),
        .I2(\j_3_fu_240_reg[7]_0 ),
        .I3(ap_loop_init_int),
        .O(\j_3_fu_240_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_3_fu_240[7]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_3_fu_240[7]_i_3_n_13 ),
        .O(j_3_fu_240));
  LUT5 #(
    .INIT(32'h14505050)) 
    \j_3_fu_240[7]_i_2 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_3_fu_240_reg[7]_0 ),
        .I2(\j_3_fu_240_reg[7]_1 ),
        .I3(\j_3_fu_240[7]_i_4_n_13 ),
        .I4(\j_3_fu_240_reg[7]_2 ),
        .O(\j_3_fu_240_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_3_fu_240[7]_i_3 
       (.I0(\j_3_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_3_fu_240[7]_i_5_n_13 ),
        .I3(\j_3_fu_240_reg[3]_2 ),
        .I4(\j_3_fu_240_reg[3]_3 ),
        .I5(\j_3_fu_240_reg[3]_4 ),
        .O(\j_3_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_3_fu_240[7]_i_4 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_3_fu_240_reg[4] ),
        .I2(\j_3_fu_240_reg[3]_2 ),
        .I3(\j_3_fu_240_reg[3]_1 ),
        .I4(\j_3_fu_240_reg[3]_3 ),
        .I5(\j_3_fu_240_reg[3]_4 ),
        .O(\j_3_fu_240[7]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \j_3_fu_240[7]_i_5 
       (.I0(\j_3_fu_240_reg[4] ),
        .I1(\j_3_fu_240_reg[7]_2 ),
        .I2(\j_3_fu_240_reg[7]_0 ),
        .I3(\j_3_fu_240_reg[7]_1 ),
        .O(\j_3_fu_240[7]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[0]_i_1__1 
       (.I0(\j_3_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .O(\j_3_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_reg_767[1]_i_1__1 
       (.I0(\j_3_fu_240_reg[3]_2 ),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[2]_i_1__1 
       (.I0(\j_3_fu_240_reg[3]_3 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[3]_i_1__1 
       (.I0(\j_3_fu_240_reg[3]_4 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[4]_i_1__1 
       (.I0(\j_3_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[5]_i_1__1 
       (.I0(\j_3_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[6]_i_1__1 
       (.I0(\j_3_fu_240_reg[7]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .O(\j_3_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[7]_i_1__1 
       (.I0(\j_3_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_3_fu_240_reg[7] [7]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__10
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h0000000077222727)) 
    ram_reg_0_i_70__1
       (.I0(\ap_CS_fsm_reg[29]_0 [2]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(ram_reg_3),
        .I3(ram_reg_3_0),
        .I4(\ap_CS_fsm_reg[29]_0 [0]),
        .I5(ram_reg_3_1),
        .O(\ap_CS_fsm_reg[29] ));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_2__4
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_3_fu_240_reg[7]_1 ),
        .O(\or_ln182_1_reg_5480_reg[7] [2]));
  LUT5 #(
    .INIT(32'h59999999)) 
    sub_ln198_fu_299_p2_carry__0_i_3__1
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(\j_3_fu_240_reg[7]_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I4(Q[0]),
        .O(\or_ln182_1_reg_5480_reg[7] [1]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_4__3
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_3_fu_240_reg[7]_2 ),
        .O(\or_ln182_1_reg_5480_reg[7] [0]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_1__4
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_3_fu_240_reg[4] ),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_2__0
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_3_fu_240_reg[3]_4 ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_3__0
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_3_fu_240_reg[3]_3 ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    sub_ln198_fu_299_p2_carry_i_4__2
       (.I0(\j_3_fu_240_reg[3]_2 ),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41
   (D,
    j_2_fu_240,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg,
    ap_loop_init_int_reg_0,
    \j_2_fu_240_reg[3] ,
    \j_2_fu_240_reg[1] ,
    \j_2_fu_240_reg[3]_0 ,
    \j_2_fu_240_reg[7] ,
    S,
    ap_loop_init_int_reg_1,
    \j_2_fu_240_reg[5] ,
    ap_loop_init_int_reg_2,
    \j_2_fu_240_reg[1]_0 ,
    \j_2_fu_240_reg[1]_1 ,
    \j_2_fu_240_reg[7]_0 ,
    \ap_CS_fsm_reg[26] ,
    \or_ln182_reg_5474_reg[7] ,
    ap_rst_n_inv,
    ap_clk,
    \ap_CS_fsm_reg[27] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_2_fu_240_reg[3]_1 ,
    \j_2_fu_240_reg[3]_2 ,
    \j_2_fu_240_reg[3]_3 ,
    \j_2_fu_240_reg[3]_4 ,
    \j_2_fu_240_reg[4] ,
    \j_2_fu_240_reg[7]_1 ,
    \j_2_fu_240_reg[7]_2 ,
    \j_2_fu_240_reg[7]_3 ,
    sub_ln198_fu_299_p2_carry__0);
  output [1:0]D;
  output j_2_fu_240;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg;
  output ap_loop_init_int_reg_0;
  output \j_2_fu_240_reg[3] ;
  output [1:0]\j_2_fu_240_reg[1] ;
  output \j_2_fu_240_reg[3]_0 ;
  output \j_2_fu_240_reg[7] ;
  output [3:0]S;
  output ap_loop_init_int_reg_1;
  output \j_2_fu_240_reg[5] ;
  output ap_loop_init_int_reg_2;
  output \j_2_fu_240_reg[1]_0 ;
  output \j_2_fu_240_reg[1]_1 ;
  output [6:0]\j_2_fu_240_reg[7]_0 ;
  output \ap_CS_fsm_reg[26] ;
  output [1:0]\or_ln182_reg_5474_reg[7] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]\ap_CS_fsm_reg[27] ;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  input [3:0]Q;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_2_fu_240_reg[3]_1 ;
  input \j_2_fu_240_reg[3]_2 ;
  input \j_2_fu_240_reg[3]_3 ;
  input \j_2_fu_240_reg[3]_4 ;
  input \j_2_fu_240_reg[4] ;
  input \j_2_fu_240_reg[7]_1 ;
  input \j_2_fu_240_reg[7]_2 ;
  input \j_2_fu_240_reg[7]_3 ;
  input [3:0]sub_ln198_fu_299_p2_carry__0;

  wire [1:0]D;
  wire [3:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm_reg[26] ;
  wire [1:0]\ap_CS_fsm_reg[27] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__14_n_13;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__12_n_13;
  wire ap_loop_init_int_i_2__14_n_13;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg;
  wire j_2_fu_240;
  wire \j_2_fu_240[7]_i_3_n_13 ;
  wire \j_2_fu_240[7]_i_4_n_13 ;
  wire \j_2_fu_240[7]_i_5_n_13 ;
  wire [1:0]\j_2_fu_240_reg[1] ;
  wire \j_2_fu_240_reg[1]_0 ;
  wire \j_2_fu_240_reg[1]_1 ;
  wire \j_2_fu_240_reg[3] ;
  wire \j_2_fu_240_reg[3]_0 ;
  wire \j_2_fu_240_reg[3]_1 ;
  wire \j_2_fu_240_reg[3]_2 ;
  wire \j_2_fu_240_reg[3]_3 ;
  wire \j_2_fu_240_reg[3]_4 ;
  wire \j_2_fu_240_reg[4] ;
  wire \j_2_fu_240_reg[5] ;
  wire \j_2_fu_240_reg[7] ;
  wire [6:0]\j_2_fu_240_reg[7]_0 ;
  wire \j_2_fu_240_reg[7]_1 ;
  wire \j_2_fu_240_reg[7]_2 ;
  wire \j_2_fu_240_reg[7]_3 ;
  wire [1:0]\or_ln182_reg_5474_reg[7] ;
  wire [3:0]sub_ln198_fu_299_p2_carry__0;

  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \ap_CS_fsm[0]_i_1__13 
       (.I0(ap_done_reg1),
        .I1(Q[3]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(Q[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__12 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(ap_done_reg1),
        .I5(Q[3]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(\ap_CS_fsm_reg[27] [0]),
        .I1(ap_done_reg1),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[27] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(\ap_CS_fsm_reg[27] [1]),
        .I1(ap_done_cache),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(ap_done_reg1),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[28]_i_2 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_2_fu_240[7]_i_3_n_13 ),
        .O(ap_done_reg1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__14
       (.I0(ap_done_reg1),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__14_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__14_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__12
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(ap_rst_n),
        .I4(ap_done_reg1),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__12
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__14_n_13),
        .O(ap_loop_init_int_i_1__12_n_13));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__14
       (.I0(ap_done_reg1),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__14_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__12_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[27] [0]),
        .I1(ap_done_reg1),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .O(\ap_CS_fsm_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_2_fu_240[0]_i_1 
       (.I0(Q[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_2_fu_240_reg[3]_1 ),
        .O(\j_2_fu_240_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_2_fu_240[1]_i_1 
       (.I0(\j_2_fu_240_reg[3]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_2_fu_240_reg[3]_1 ),
        .O(\j_2_fu_240_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_2_fu_240[2]_i_1 
       (.I0(\j_2_fu_240_reg[3]_2 ),
        .I1(\j_2_fu_240_reg[3]_1 ),
        .I2(\j_2_fu_240_reg[3]_3 ),
        .I3(ap_loop_init_int),
        .O(\j_2_fu_240_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_2_fu_240[3]_i_1 
       (.I0(\j_2_fu_240_reg[3]_4 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_2_fu_240_reg[3]_1 ),
        .I3(\j_2_fu_240_reg[3]_3 ),
        .I4(\j_2_fu_240_reg[3]_2 ),
        .O(\j_2_fu_240_reg[3] ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \j_2_fu_240[4]_i_1 
       (.I0(\j_2_fu_240_reg[3]_4 ),
        .I1(\j_2_fu_240_reg[3]_3 ),
        .I2(\j_2_fu_240_reg[3]_1 ),
        .I3(\j_2_fu_240_reg[3]_2 ),
        .I4(\j_2_fu_240_reg[4] ),
        .I5(ap_loop_init_int_reg_0),
        .O(\j_2_fu_240_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \j_2_fu_240[5]_i_1 
       (.I0(\j_2_fu_240[7]_i_4_n_13 ),
        .I1(ap_loop_init_int),
        .I2(\j_2_fu_240_reg[7]_3 ),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \j_2_fu_240[6]_i_1 
       (.I0(\j_2_fu_240_reg[7]_3 ),
        .I1(\j_2_fu_240[7]_i_4_n_13 ),
        .I2(\j_2_fu_240_reg[7]_2 ),
        .I3(ap_loop_init_int),
        .O(\j_2_fu_240_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \j_2_fu_240[7]_i_1 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I1(Q[0]),
        .I2(\j_2_fu_240[7]_i_3_n_13 ),
        .O(j_2_fu_240));
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_2_fu_240[7]_i_2 
       (.I0(\j_2_fu_240_reg[7]_1 ),
        .I1(\j_2_fu_240_reg[7]_2 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_2_fu_240[7]_i_4_n_13 ),
        .I4(\j_2_fu_240_reg[7]_3 ),
        .O(\j_2_fu_240_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_2_fu_240[7]_i_3 
       (.I0(\j_2_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_2_fu_240[7]_i_5_n_13 ),
        .I3(\j_2_fu_240_reg[3]_2 ),
        .I4(\j_2_fu_240_reg[3]_3 ),
        .I5(\j_2_fu_240_reg[3]_4 ),
        .O(\j_2_fu_240[7]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \j_2_fu_240[7]_i_4 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_2_fu_240_reg[4] ),
        .I2(\j_2_fu_240_reg[3]_2 ),
        .I3(\j_2_fu_240_reg[3]_1 ),
        .I4(\j_2_fu_240_reg[3]_3 ),
        .I5(\j_2_fu_240_reg[3]_4 ),
        .O(\j_2_fu_240[7]_i_4_n_13 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \j_2_fu_240[7]_i_5 
       (.I0(\j_2_fu_240_reg[7]_2 ),
        .I1(\j_2_fu_240_reg[7]_1 ),
        .I2(\j_2_fu_240_reg[4] ),
        .I3(\j_2_fu_240_reg[7]_3 ),
        .O(\j_2_fu_240[7]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[0]_i_1__2 
       (.I0(\j_2_fu_240_reg[3]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .O(\j_2_fu_240_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_reg_767[1]_i_1__2 
       (.I0(\j_2_fu_240_reg[3]_2 ),
        .I1(Q[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(ap_loop_init_int),
        .O(\j_2_fu_240_reg[1] [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[2]_i_1__2 
       (.I0(\j_2_fu_240_reg[3]_3 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[3]_i_1__2 
       (.I0(\j_2_fu_240_reg[3]_4 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[4]_i_1__2 
       (.I0(\j_2_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[5]_i_1__2 
       (.I0(\j_2_fu_240_reg[7]_3 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[6]_i_1__2 
       (.I0(\j_2_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_reg_767[7]_i_1__2 
       (.I0(\j_2_fu_240_reg[7]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_2_fu_240_reg[7]_0 [6]));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__11
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(Q[0]),
        .O(ap_loop_init_int_reg_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_3__4
       (.I0(sub_ln198_fu_299_p2_carry__0[3]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_2_fu_240_reg[7]_1 ),
        .O(\or_ln182_reg_5474_reg[7] [1]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry__0_i_4__4
       (.I0(sub_ln198_fu_299_p2_carry__0[2]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_2_fu_240_reg[7]_2 ),
        .O(\or_ln182_reg_5474_reg[7] [0]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_1__0
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_2_fu_240_reg[3]_2 ),
        .O(ap_loop_init_int_reg_1));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_2__4
       (.I0(sub_ln198_fu_299_p2_carry__0[1]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_2_fu_240_reg[7]_3 ),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    sub_ln198_fu_299_p2_carry_i_3__3
       (.I0(sub_ln198_fu_299_p2_carry__0[0]),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I3(Q[0]),
        .I4(\j_2_fu_240_reg[4] ),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_4__0
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_2_fu_240_reg[3]_4 ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h80FF)) 
    sub_ln198_fu_299_p2_carry_i_5__0
       (.I0(ap_loop_init_int),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(Q[0]),
        .I3(\j_2_fu_240_reg[3]_3 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \or_ln182_14_reg_5558_reg[11] ,
    \j_fu_240_reg[7] ,
    \ap_CS_fsm_reg[55] ,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[54] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_102__1,
    S,
    ram_reg_0_i_88__1,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [9:0]\or_ln182_14_reg_5558_reg[11] ;
  output [7:0]\j_fu_240_reg[7] ;
  output \ap_CS_fsm_reg[55] ;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[54] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg;
  input [2:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_102__1;
  input [3:0]S;
  input [0:0]ram_reg_0_i_88__1;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;

  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[56]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[54] ;
  wire \ap_CS_fsm_reg[55] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__8_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__8_n_13;
  wire ap_loop_init_int_i_2__10_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0;
  wire [3:3]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  wire \j_fu_240[7]_i_3__6_n_13 ;
  wire \j_fu_240[7]_i_4__6_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [9:0]\or_ln182_14_reg_5558_reg[11] ;
  wire [7:0]ram_reg_0_i_102__1;
  wire ram_reg_0_i_116__0_n_13;
  wire ram_reg_0_i_116__0_n_14;
  wire ram_reg_0_i_116__0_n_15;
  wire ram_reg_0_i_116__0_n_16;
  wire ram_reg_0_i_149__0_n_13;
  wire ram_reg_0_i_149__0_n_14;
  wire ram_reg_0_i_149__0_n_15;
  wire ram_reg_0_i_149__0_n_16;
  wire ram_reg_0_i_178_n_13;
  wire ram_reg_0_i_179_n_13;
  wire ram_reg_0_i_180_n_13;
  wire ram_reg_0_i_181_n_13;
  wire [0:0]ram_reg_0_i_88__1;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire [3:0]NLW_ram_reg_0_i_148__0_CO_UNCONNECTED;
  wire [3:1]NLW_ram_reg_0_i_148__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[56]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[56]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[55]_i_1 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[56]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[56]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(\ap_CS_fsm[56]_i_2_n_13 ),
        .I3(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[56]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__6_n_13 ),
        .O(\ap_CS_fsm[56]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__8
       (.I0(\ap_CS_fsm[56]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__8_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__8_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__8
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[56]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__8
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__10_n_13),
        .O(ap_loop_init_int_i_1__8_n_13));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__10
       (.I0(\ap_CS_fsm[56]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__10_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__8_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[56]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\ap_CS_fsm_reg[54] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_6_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_6_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__7 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__6 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__6 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__6 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__6 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__6 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__6_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__6 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__6_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__6 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__6_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__6 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__6_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__6 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__6_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__6 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__6_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__7
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_116__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_116__0_n_13,ram_reg_0_i_116__0_n_14,ram_reg_0_i_116__0_n_15,ram_reg_0_i_116__0_n_16}),
        .CYINIT(1'b1),
        .DI(ram_reg_0_i_102__1[3:0]),
        .O(\or_ln182_14_reg_5558_reg[11] [4:1]),
        .S({ram_reg_0_i_178_n_13,ram_reg_0_i_179_n_13,ram_reg_0_i_180_n_13,ram_reg_0_i_181_n_13}));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_119__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_2 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_125__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\or_ln182_14_reg_5558_reg[11] [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_148__0
       (.CI(ram_reg_0_i_149__0_n_13),
        .CO(NLW_ram_reg_0_i_148__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_ram_reg_0_i_148__0_O_UNCONNECTED[3:1],\or_ln182_14_reg_5558_reg[11] [9]}),
        .S({1'b0,1'b0,1'b0,ram_reg_0_i_88__1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_149__0
       (.CI(ram_reg_0_i_116__0_n_13),
        .CO({ram_reg_0_i_149__0_n_13,ram_reg_0_i_149__0_n_14,ram_reg_0_i_149__0_n_15,ram_reg_0_i_149__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_102__1[7:4]),
        .O(\or_ln182_14_reg_5558_reg[11] [8:5]),
        .S(S));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_178
       (.I0(ram_reg_0_i_102__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_178_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_179
       (.I0(ram_reg_0_i_102__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_179_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_180
       (.I0(ram_reg_0_i_102__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .O(ram_reg_0_i_180_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_181
       (.I0(ram_reg_0_i_102__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_181_n_13));
  LUT6 #(
    .INIT(64'h0000FFBA000000BA)) 
    ram_reg_0_i_60__1
       (.I0(ram_reg_3),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_1),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0),
        .O(\ap_CS_fsm_reg[55] ));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    \or_ln182_13_reg_5552_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[55] ,
    \ap_CS_fsm_reg[55]_0 ,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[52] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_95__1,
    S,
    ram_reg_0_i_95__1_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0,
    ram_reg_0_i_72__1_0,
    ram_reg_0_i_72__1_1,
    ram_reg_0_i_68__1_0,
    p_0_in);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [10:0]\or_ln182_13_reg_5552_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[55] ;
  output \ap_CS_fsm_reg[55]_0 ;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[52] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg;
  input [5:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_95__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_95__1_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  input ram_reg_0_i_72__1_0;
  input ram_reg_0_i_72__1_1;
  input [0:0]ram_reg_0_i_68__1_0;
  input [0:0]p_0_in;

  wire [1:0]D;
  wire [5:0]Q;
  wire [0:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[54]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg[55]_0 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__7_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__7_n_13;
  wire ap_loop_init_int_i_2__9_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  wire \j_fu_240[7]_i_3__5_n_13 ;
  wire \j_fu_240[7]_i_4__5_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [10:0]\or_ln182_13_reg_5552_reg[11] ;
  wire [0:0]p_0_in;
  wire ram_reg_0_i_123__1_n_13;
  wire ram_reg_0_i_126__1_n_13;
  wire ram_reg_0_i_142__0_n_14;
  wire ram_reg_0_i_142__0_n_15;
  wire ram_reg_0_i_142__0_n_16;
  wire ram_reg_0_i_161__0_n_13;
  wire ram_reg_0_i_161__0_n_14;
  wire ram_reg_0_i_161__0_n_15;
  wire ram_reg_0_i_161__0_n_16;
  wire ram_reg_0_i_175_n_13;
  wire ram_reg_0_i_175_n_14;
  wire ram_reg_0_i_175_n_15;
  wire ram_reg_0_i_175_n_16;
  wire ram_reg_0_i_223_n_13;
  wire ram_reg_0_i_224_n_13;
  wire ram_reg_0_i_225_n_13;
  wire ram_reg_0_i_247_n_13;
  wire ram_reg_0_i_248_n_13;
  wire ram_reg_0_i_249_n_13;
  wire ram_reg_0_i_250_n_13;
  wire [0:0]ram_reg_0_i_68__1_0;
  wire ram_reg_0_i_72__1_0;
  wire ram_reg_0_i_72__1_1;
  wire [7:0]ram_reg_0_i_95__1;
  wire [3:0]ram_reg_0_i_95__1_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire [3:3]NLW_ram_reg_0_i_142__0_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[54]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[54]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[53]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[54]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[54]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(\ap_CS_fsm[54]_i_2_n_13 ),
        .I3(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[54]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__5_n_13 ),
        .O(\ap_CS_fsm[54]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__7
       (.I0(\ap_CS_fsm[54]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__7_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__7_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__7
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[54]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__7
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__9_n_13),
        .O(ap_loop_init_int_i_1__7_n_13));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__9
       (.I0(\ap_CS_fsm[54]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__9_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__7_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[54]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\ap_CS_fsm_reg[52] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_7_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_7_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_7_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_7_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_7_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_7_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_7_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_7_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__6 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__5 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__5 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__5 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__5 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__5 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__5_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__5 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__5_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__5 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__5_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__5 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__5_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__5 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__5_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__5 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__5_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__6
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    ram_reg_0_i_123__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0),
        .I1(ram_reg_0_i_68__1_0),
        .I2(p_0_in),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_123__1_n_13));
  LUT6 #(
    .INIT(64'h55F055F055335500)) 
    ram_reg_0_i_126__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0),
        .I1(ram_reg_0_i_72__1_0),
        .I2(ram_reg_0_i_72__1_1),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_126__1_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_142__0
       (.CI(ram_reg_0_i_161__0_n_13),
        .CO({NLW_ram_reg_0_i_142__0_CO_UNCONNECTED[3],ram_reg_0_i_142__0_n_14,ram_reg_0_i_142__0_n_15,ram_reg_0_i_142__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_95__1[7:5]}),
        .O(\or_ln182_13_reg_5552_reg[11] [10:7]),
        .S(ram_reg_0_i_95__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_161__0
       (.CI(ram_reg_0_i_175_n_13),
        .CO({ram_reg_0_i_161__0_n_13,ram_reg_0_i_161__0_n_14,ram_reg_0_i_161__0_n_15,ram_reg_0_i_161__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_95__1[4:1]),
        .O(\or_ln182_13_reg_5552_reg[11] [6:3]),
        .S({S,ram_reg_0_i_223_n_13,ram_reg_0_i_224_n_13,ram_reg_0_i_225_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_175
       (.CI(1'b0),
        .CO({ram_reg_0_i_175_n_13,ram_reg_0_i_175_n_14,ram_reg_0_i_175_n_15,ram_reg_0_i_175_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0),
        .DI({ram_reg_0_i_95__1[0],1'b1,1'b1,1'b1}),
        .O({\or_ln182_13_reg_5552_reg[11] [2:0],grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0}),
        .S({ram_reg_0_i_247_n_13,ram_reg_0_i_248_n_13,ram_reg_0_i_249_n_13,ram_reg_0_i_250_n_13}));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_223
       (.I0(ram_reg_0_i_95__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_223_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_224
       (.I0(ram_reg_0_i_95__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_224_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_225
       (.I0(ram_reg_0_i_95__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(ram_reg_0_i_225_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_247
       (.I0(ram_reg_0_i_95__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_247_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_248
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(ram_reg_0_i_248_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_249
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(ram_reg_0_i_249_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_250
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .O(ram_reg_0_i_250_n_13));
  LUT6 #(
    .INIT(64'h0000FFBA000000BA)) 
    ram_reg_0_i_68__1
       (.I0(ram_reg_0_i_123__1_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_2),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0),
        .O(\ap_CS_fsm_reg[55]_0 ));
  LUT6 #(
    .INIT(64'h0000FFBA000000BA)) 
    ram_reg_0_i_72__1
       (.I0(ram_reg_0_i_126__1_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_0),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(ram_reg_3_1),
        .O(\ap_CS_fsm_reg[55] ));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    p_0_in,
    \j_fu_240_reg[7] ,
    \or_ln182_12_reg_5546_reg[11] ,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[50] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_92__1,
    S,
    ram_reg_0_i_92__1_0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [0:0]p_0_in;
  output [7:0]\j_fu_240_reg[7] ;
  output [10:0]\or_ln182_12_reg_5546_reg[11] ;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[50] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg;
  input [1:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_92__1;
  input [1:0]S;
  input [2:0]ram_reg_0_i_92__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[52]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[50] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__6_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_13;
  wire ap_loop_init_int_i_2__8_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0;
  wire \j_fu_240[7]_i_3__4_n_13 ;
  wire \j_fu_240[7]_i_4__4_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [10:0]\or_ln182_12_reg_5546_reg[11] ;
  wire [0:0]p_0_in;
  wire ram_reg_0_i_144__0_n_15;
  wire ram_reg_0_i_144__0_n_16;
  wire ram_reg_0_i_151__0_n_13;
  wire ram_reg_0_i_151__0_n_14;
  wire ram_reg_0_i_151__0_n_15;
  wire ram_reg_0_i_151__0_n_16;
  wire ram_reg_0_i_165_n_13;
  wire ram_reg_0_i_165_n_14;
  wire ram_reg_0_i_165_n_15;
  wire ram_reg_0_i_165_n_16;
  wire ram_reg_0_i_216_n_13;
  wire ram_reg_0_i_217_n_13;
  wire ram_reg_0_i_239_n_13;
  wire ram_reg_0_i_240_n_13;
  wire ram_reg_0_i_241_n_13;
  wire ram_reg_0_i_242_n_13;
  wire [7:0]ram_reg_0_i_92__1;
  wire [2:0]ram_reg_0_i_92__1_0;
  wire [3:2]NLW_ram_reg_0_i_144__0_CO_UNCONNECTED;
  wire [3:3]NLW_ram_reg_0_i_144__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[52]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[52]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[51]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[52]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[52]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(\ap_CS_fsm[52]_i_2_n_13 ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[52]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__4_n_13 ),
        .O(\ap_CS_fsm[52]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__6
       (.I0(\ap_CS_fsm[52]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__6_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__6_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__6
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[52]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__8_n_13),
        .O(ap_loop_init_int_i_1__6_n_13));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__8
       (.I0(\ap_CS_fsm[52]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__8_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[52]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\ap_CS_fsm_reg[50] ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_8_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_8_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_8_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__5 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__4 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__4 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__4 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__4 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__4 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__4_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__4 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__4_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__4 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__4_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__4 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__4_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__4 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__4_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__4 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__4_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__5
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_144__0
       (.CI(ram_reg_0_i_151__0_n_13),
        .CO({NLW_ram_reg_0_i_144__0_CO_UNCONNECTED[3:2],ram_reg_0_i_144__0_n_15,ram_reg_0_i_144__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ram_reg_0_i_92__1[7:6]}),
        .O({NLW_ram_reg_0_i_144__0_O_UNCONNECTED[3],\or_ln182_12_reg_5546_reg[11] [10:8]}),
        .S({1'b0,ram_reg_0_i_92__1_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_151__0
       (.CI(ram_reg_0_i_165_n_13),
        .CO({ram_reg_0_i_151__0_n_13,ram_reg_0_i_151__0_n_14,ram_reg_0_i_151__0_n_15,ram_reg_0_i_151__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_92__1[5:2]),
        .O(\or_ln182_12_reg_5546_reg[11] [7:4]),
        .S({S,ram_reg_0_i_216_n_13,ram_reg_0_i_217_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_165
       (.CI(1'b0),
        .CO({ram_reg_0_i_165_n_13,ram_reg_0_i_165_n_14,ram_reg_0_i_165_n_15,ram_reg_0_i_165_n_16}),
        .CYINIT(p_0_in),
        .DI({ram_reg_0_i_92__1[1:0],1'b1,1'b1}),
        .O(\or_ln182_12_reg_5546_reg[11] [3:0]),
        .S({ram_reg_0_i_239_n_13,ram_reg_0_i_240_n_13,ram_reg_0_i_241_n_13,ram_reg_0_i_242_n_13}));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_182
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_216
       (.I0(ram_reg_0_i_92__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_216_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_217
       (.I0(ram_reg_0_i_92__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_217_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_239
       (.I0(ram_reg_0_i_92__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(ram_reg_0_i_239_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_240
       (.I0(ram_reg_0_i_92__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_240_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_241
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .O(ram_reg_0_i_241_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_242
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(ram_reg_0_i_242_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    \or_ln182_11_reg_5540_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[48] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_95__1,
    S,
    ram_reg_0_i_95__1_0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [11:0]\or_ln182_11_reg_5540_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[48] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg;
  input [1:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_95__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_95__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[50]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[48] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__5_n_13;
  wire ap_loop_init_int_i_2__7_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0;
  wire \j_fu_240[7]_i_3__3_n_13 ;
  wire \j_fu_240[7]_i_4__3_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [11:0]\or_ln182_11_reg_5540_reg[11] ;
  wire [1:1]p_0_in;
  wire ram_reg_0_i_143__0_n_14;
  wire ram_reg_0_i_143__0_n_15;
  wire ram_reg_0_i_143__0_n_16;
  wire ram_reg_0_i_162__0_n_13;
  wire ram_reg_0_i_162__0_n_14;
  wire ram_reg_0_i_162__0_n_15;
  wire ram_reg_0_i_162__0_n_16;
  wire ram_reg_0_i_176_n_13;
  wire ram_reg_0_i_176_n_14;
  wire ram_reg_0_i_176_n_15;
  wire ram_reg_0_i_176_n_16;
  wire ram_reg_0_i_227_n_13;
  wire ram_reg_0_i_228_n_13;
  wire ram_reg_0_i_229_n_13;
  wire ram_reg_0_i_251_n_13;
  wire ram_reg_0_i_252_n_13;
  wire ram_reg_0_i_253_n_13;
  wire [7:0]ram_reg_0_i_95__1;
  wire [3:0]ram_reg_0_i_95__1_0;
  wire [3:3]NLW_ram_reg_0_i_143__0_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[50]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[50]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[49]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[50]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[50]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(\ap_CS_fsm[50]_i_2_n_13 ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[50]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__3_n_13 ),
        .O(\ap_CS_fsm[50]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__5
       (.I0(\ap_CS_fsm[50]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__5
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[50]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__7_n_13),
        .O(ap_loop_init_int_i_1__5_n_13));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__7
       (.I0(\ap_CS_fsm[50]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__7_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[50]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\ap_CS_fsm_reg[48] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_9_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_9_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_9_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__4 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__3 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__3 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__3 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__3 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__3 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__3_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__3 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__3_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__3 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__3_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__3 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__3_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__3 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__3_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__3 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__3_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__4
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_143__0
       (.CI(ram_reg_0_i_162__0_n_13),
        .CO({NLW_ram_reg_0_i_143__0_CO_UNCONNECTED[3],ram_reg_0_i_143__0_n_14,ram_reg_0_i_143__0_n_15,ram_reg_0_i_143__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_95__1[7:5]}),
        .O(\or_ln182_11_reg_5540_reg[11] [11:8]),
        .S(ram_reg_0_i_95__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_162__0
       (.CI(ram_reg_0_i_176_n_13),
        .CO({ram_reg_0_i_162__0_n_13,ram_reg_0_i_162__0_n_14,ram_reg_0_i_162__0_n_15,ram_reg_0_i_162__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_95__1[4:1]),
        .O(\or_ln182_11_reg_5540_reg[11] [7:4]),
        .S({S,ram_reg_0_i_227_n_13,ram_reg_0_i_228_n_13,ram_reg_0_i_229_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_176
       (.CI(1'b0),
        .CO({ram_reg_0_i_176_n_13,ram_reg_0_i_176_n_14,ram_reg_0_i_176_n_15,ram_reg_0_i_176_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0),
        .DI({ram_reg_0_i_95__1[0],1'b1,1'b1,1'b0}),
        .O(\or_ln182_11_reg_5540_reg[11] [3:0]),
        .S({ram_reg_0_i_251_n_13,ram_reg_0_i_252_n_13,ram_reg_0_i_253_n_13,p_0_in}));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_227
       (.I0(ram_reg_0_i_95__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_227_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_228
       (.I0(ram_reg_0_i_95__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_228_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_229
       (.I0(ram_reg_0_i_95__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(ram_reg_0_i_229_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_251
       (.I0(ram_reg_0_i_95__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_251_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_252
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .O(ram_reg_0_i_252_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_253
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(ram_reg_0_i_253_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_254
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    \or_ln182_10_reg_5534_reg[11] ,
    \ap_CS_fsm_reg[47] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[47]_0 ,
    \ap_CS_fsm_reg[55] ,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[46] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_90__1,
    S,
    ram_reg_0_i_90__1_0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0,
    ram_reg_0_i_72__1,
    p_0_in,
    ram_reg_0_i_64__1_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [9:0]\or_ln182_10_reg_5534_reg[11] ;
  output \ap_CS_fsm_reg[47] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[47]_0 ;
  output \ap_CS_fsm_reg[55] ;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[46] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg;
  input [5:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_90__1;
  input [2:0]S;
  input [1:0]ram_reg_0_i_90__1_0;
  input [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  input ram_reg_0_i_72__1;
  input [0:0]p_0_in;
  input [1:0]ram_reg_0_i_64__1_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input [0:0]ram_reg_3_1;

  wire [1:0]D;
  wire [5:0]Q;
  wire [2:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[48]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[46] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[47]_0 ;
  wire \ap_CS_fsm_reg[55] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__4_n_13;
  wire ap_loop_init_int_i_2__6_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  wire \j_fu_240[7]_i_3__2_n_13 ;
  wire \j_fu_240[7]_i_4__2_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [9:0]\or_ln182_10_reg_5534_reg[11] ;
  wire [0:0]p_0_in;
  wire [2:2]p_0_in_0;
  wire ram_reg_0_i_121__1_n_13;
  wire ram_reg_0_i_145__0_n_16;
  wire ram_reg_0_i_150__0_n_13;
  wire ram_reg_0_i_150__0_n_14;
  wire ram_reg_0_i_150__0_n_15;
  wire ram_reg_0_i_150__0_n_16;
  wire ram_reg_0_i_164__0_n_13;
  wire ram_reg_0_i_164__0_n_14;
  wire ram_reg_0_i_164__0_n_15;
  wire ram_reg_0_i_164__0_n_16;
  wire ram_reg_0_i_213_n_13;
  wire ram_reg_0_i_235_n_13;
  wire ram_reg_0_i_236_n_13;
  wire ram_reg_0_i_237_n_13;
  wire ram_reg_0_i_238_n_13;
  wire [1:0]ram_reg_0_i_64__1_0;
  wire ram_reg_0_i_72__1;
  wire [7:0]ram_reg_0_i_90__1;
  wire [1:0]ram_reg_0_i_90__1_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire [0:0]ram_reg_3_1;
  wire [3:1]NLW_ram_reg_0_i_145__0_CO_UNCONNECTED;
  wire [3:2]NLW_ram_reg_0_i_145__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[48]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[48]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[47]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[48]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[4]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(\ap_CS_fsm[48]_i_2_n_13 ),
        .I3(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[48]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__2_n_13 ),
        .O(\ap_CS_fsm[48]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__4
       (.I0(\ap_CS_fsm[48]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[48]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__6_n_13),
        .O(ap_loop_init_int_i_1__4_n_13));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__6
       (.I0(\ap_CS_fsm[48]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__6_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_i_1
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[48]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\ap_CS_fsm_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_10_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_10_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_10_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__3 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__2 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__2 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__2 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__2 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__2 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__2_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__2_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__2_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__2 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__2_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__2 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__2_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__2 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__2_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__3
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_121__1
       (.I0(\j_fu_240_reg[7] [2]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[1]),
        .I2(ram_reg_0_i_64__1_0[1]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(ram_reg_0_i_121__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AA33AA00)) 
    ram_reg_0_i_124__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0),
        .I1(p_0_in),
        .I2(ram_reg_0_i_64__1_0[0]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[47]_0 ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    ram_reg_0_i_127__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0[0]),
        .I2(ram_reg_0_i_72__1),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[47] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_145__0
       (.CI(ram_reg_0_i_150__0_n_13),
        .CO({NLW_ram_reg_0_i_145__0_CO_UNCONNECTED[3:1],ram_reg_0_i_145__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ram_reg_0_i_90__1[7]}),
        .O({NLW_ram_reg_0_i_145__0_O_UNCONNECTED[3:2],\or_ln182_10_reg_5534_reg[11] [9:8]}),
        .S({1'b0,1'b0,ram_reg_0_i_90__1_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_150__0
       (.CI(ram_reg_0_i_164__0_n_13),
        .CO({ram_reg_0_i_150__0_n_13,ram_reg_0_i_150__0_n_14,ram_reg_0_i_150__0_n_15,ram_reg_0_i_150__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_90__1[6:3]),
        .O(\or_ln182_10_reg_5534_reg[11] [7:4]),
        .S({S,ram_reg_0_i_213_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_164__0
       (.CI(1'b0),
        .CO({ram_reg_0_i_164__0_n_13,ram_reg_0_i_164__0_n_14,ram_reg_0_i_164__0_n_15,ram_reg_0_i_164__0_n_16}),
        .CYINIT(p_0_in_0),
        .DI({ram_reg_0_i_90__1[2:0],1'b1}),
        .O(\or_ln182_10_reg_5534_reg[11] [3:0]),
        .S({ram_reg_0_i_235_n_13,ram_reg_0_i_236_n_13,ram_reg_0_i_237_n_13,ram_reg_0_i_238_n_13}));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_183
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_213
       (.I0(ram_reg_0_i_90__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_213_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_234
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I3(\j_fu_240_reg[4]_1 ),
        .O(p_0_in_0));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_235
       (.I0(ram_reg_0_i_90__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_235_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_236
       (.I0(ram_reg_0_i_90__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(ram_reg_0_i_236_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_237
       (.I0(ram_reg_0_i_90__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_237_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_238
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .O(ram_reg_0_i_238_n_13));
  LUT6 #(
    .INIT(64'h000000BA0000FFBA)) 
    ram_reg_0_i_64__1
       (.I0(ram_reg_3),
        .I1(ram_reg_3_0),
        .I2(ram_reg_0_i_121__1_n_13),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(ram_reg_3_1),
        .O(\ap_CS_fsm_reg[55] ));
endmodule

(* ORIG_REF_NAME = "transmitter_flow_control_loop_pipe_sequential_init" *) 
module design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60
   (D,
    ap_enable_reg_pp0_iter0_reg_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg,
    add_ln193_fu_289_p2,
    ap_loop_init_int_reg_0,
    \j_fu_240_reg[7] ,
    \or_ln182_9_reg_5528_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0,
    \j_fu_240_reg[6] ,
    \ap_CS_fsm_reg[44] ,
    \j_fu_240_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
    Q,
    ap_loop_init_int_reg_1,
    ap_enable_reg_pp0_iter0_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    \j_fu_240_reg[7]_0 ,
    \j_fu_240_reg[7]_1 ,
    \j_fu_240_reg[7]_2 ,
    \j_fu_240_reg[4] ,
    \j_fu_240_reg[7]_3 ,
    \j_fu_240_reg[4]_0 ,
    \j_fu_240_reg[4]_1 ,
    \j_fu_240_reg[4]_2 ,
    ram_reg_0_i_96__1,
    S,
    ram_reg_0_i_96__1_0);
  output [1:0]D;
  output ap_enable_reg_pp0_iter0_reg_reg;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg;
  output [5:0]add_ln193_fu_289_p2;
  output ap_loop_init_int_reg_0;
  output [7:0]\j_fu_240_reg[7] ;
  output [11:0]\or_ln182_9_reg_5528_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0;
  output \j_fu_240_reg[6] ;
  output \ap_CS_fsm_reg[44] ;
  output \j_fu_240_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg;
  input [1:0]Q;
  input [3:0]ap_loop_init_int_reg_1;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input \j_fu_240_reg[7]_0 ;
  input \j_fu_240_reg[7]_1 ;
  input \j_fu_240_reg[7]_2 ;
  input \j_fu_240_reg[4] ;
  input \j_fu_240_reg[7]_3 ;
  input \j_fu_240_reg[4]_0 ;
  input \j_fu_240_reg[4]_1 ;
  input \j_fu_240_reg[4]_2 ;
  input [7:0]ram_reg_0_i_96__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_96__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [5:0]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[46]_i_2_n_13 ;
  wire \ap_CS_fsm_reg[44] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_13;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_13;
  wire ap_loop_init_int_i_2__5_n_13;
  wire ap_loop_init_int_reg_0;
  wire [3:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0;
  wire \j_fu_240[7]_i_3__1_n_13 ;
  wire \j_fu_240[7]_i_4__1_n_13 ;
  wire \j_fu_240_reg[2] ;
  wire \j_fu_240_reg[4] ;
  wire \j_fu_240_reg[4]_0 ;
  wire \j_fu_240_reg[4]_1 ;
  wire \j_fu_240_reg[4]_2 ;
  wire \j_fu_240_reg[6] ;
  wire [7:0]\j_fu_240_reg[7] ;
  wire \j_fu_240_reg[7]_0 ;
  wire \j_fu_240_reg[7]_1 ;
  wire \j_fu_240_reg[7]_2 ;
  wire \j_fu_240_reg[7]_3 ;
  wire [11:0]\or_ln182_9_reg_5528_reg[11] ;
  wire [2:2]p_0_in;
  wire ram_reg_0_i_147__0_n_14;
  wire ram_reg_0_i_147__0_n_15;
  wire ram_reg_0_i_147__0_n_16;
  wire ram_reg_0_i_163__0_n_13;
  wire ram_reg_0_i_163__0_n_14;
  wire ram_reg_0_i_163__0_n_15;
  wire ram_reg_0_i_163__0_n_16;
  wire ram_reg_0_i_177_n_13;
  wire ram_reg_0_i_177_n_14;
  wire ram_reg_0_i_177_n_15;
  wire ram_reg_0_i_177_n_16;
  wire ram_reg_0_i_231_n_13;
  wire ram_reg_0_i_232_n_13;
  wire ram_reg_0_i_233_n_13;
  wire ram_reg_0_i_255_n_13;
  wire ram_reg_0_i_256_n_13;
  wire ram_reg_0_i_258_n_13;
  wire [7:0]ram_reg_0_i_96__1;
  wire [3:0]ram_reg_0_i_96__1_0;
  wire [3:3]NLW_ram_reg_0_i_147__0_CO_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEEEFAAAA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(\ap_CS_fsm[46]_i_2_n_13 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I4(ap_loop_init_int_reg_1[0]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\ap_CS_fsm[46]_i_2_n_13 ),
        .I3(ap_loop_init_int_reg_1[3]),
        .I4(ap_loop_init_int_reg_1[1]),
        .I5(ap_loop_init_int_reg_1[2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hBABBAAAA)) 
    \ap_CS_fsm[45]_i_1 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[46]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I3(ap_done_cache),
        .I4(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \ap_CS_fsm[46]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(\ap_CS_fsm[46]_i_2_n_13 ),
        .I3(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \ap_CS_fsm[46]_i_2 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(ap_loop_init_int),
        .I4(\j_fu_240_reg[7]_3 ),
        .I5(\j_fu_240[7]_i_3__1_n_13 ),
        .O(\ap_CS_fsm[46]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__3
       (.I0(\ap_CS_fsm[46]_i_2_n_13 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_13),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h0000E200)) 
    ap_enable_reg_pp0_iter0_reg_i_1__3
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I3(ap_rst_n),
        .I4(\ap_CS_fsm[46]_i_2_n_13 ),
        .O(ap_enable_reg_pp0_iter0_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_loop_init_int_reg_1[3]),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ap_loop_init_int_i_2__5_n_13),
        .O(ap_loop_init_int_i_1__3_n_13));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_loop_init_int_i_2__5
       (.I0(\ap_CS_fsm[46]_i_2_n_13 ),
        .I1(ap_rst_n),
        .O(ap_loop_init_int_i_2__5_n_13));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_13),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(\ap_CS_fsm[46]_i_2_n_13 ),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\ap_CS_fsm_reg[44] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[0]_i_1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\j_fu_240_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_11_reg_767[1]_i_1 
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\j_fu_240_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[2]_i_1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \j_11_reg_767[3]_i_1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\j_fu_240_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[4]_i_1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[5]_i_1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\j_fu_240_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[6]_i_1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \j_11_reg_767[7]_i_1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_240_reg[7] [7]));
  LUT4 #(
    .INIT(16'h80FF)) 
    \j_fu_240[0]_i_1__2 
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_3 ),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \j_fu_240[1]_i_1__1 
       (.I0(\j_fu_240_reg[7]_3 ),
        .I1(\j_fu_240_reg[4]_0 ),
        .I2(ap_loop_init_int),
        .O(add_ln193_fu_289_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_240[2]_i_1__1 
       (.I0(\j_fu_240_reg[4]_1 ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240_reg[2] ));
  LUT5 #(
    .INIT(32'h006A00AA)) 
    \j_fu_240[3]_i_1__1 
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(\j_fu_240_reg[4]_1 ),
        .I2(\j_fu_240_reg[4]_0 ),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_240_reg[7]_3 ),
        .O(add_ln193_fu_289_p2[1]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \j_fu_240[4]_i_1__1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(add_ln193_fu_289_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \j_fu_240[5]_i_1__1 
       (.I0(\j_fu_240_reg[7]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240[7]_i_4__1_n_13 ),
        .O(add_ln193_fu_289_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h090A)) 
    \j_fu_240[6]_i_1__1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(\j_fu_240[7]_i_4__1_n_13 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_240_reg[7]_1 ),
        .O(add_ln193_fu_289_p2[4]));
  LUT6 #(
    .INIT(64'hFFDF000000000000)) 
    \j_fu_240[7]_i_1__1 
       (.I0(\j_fu_240_reg[7]_2 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_240_reg[7]_3 ),
        .I3(\j_fu_240[7]_i_3__1_n_13 ),
        .I4(ap_loop_init_int_reg_1[0]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(\j_fu_240_reg[6] ));
  LUT5 #(
    .INIT(32'h0A060A0A)) 
    \j_fu_240[7]_i_2__1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240[7]_i_4__1_n_13 ),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(add_ln193_fu_289_p2[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \j_fu_240[7]_i_3__1 
       (.I0(\j_fu_240_reg[7]_0 ),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(\j_fu_240_reg[4]_2 ),
        .I3(\j_fu_240_reg[4]_1 ),
        .I4(\j_fu_240_reg[4] ),
        .I5(\j_fu_240_reg[4]_0 ),
        .O(\j_fu_240[7]_i_3__1_n_13 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \j_fu_240[7]_i_4__1 
       (.I0(\j_fu_240_reg[4] ),
        .I1(\j_fu_240_reg[7]_3 ),
        .I2(ap_loop_init_int_reg_0),
        .I3(\j_fu_240_reg[4]_0 ),
        .I4(\j_fu_240_reg[4]_1 ),
        .I5(\j_fu_240_reg[4]_2 ),
        .O(\j_fu_240[7]_i_4__1_n_13 ));
  LUT3 #(
    .INIT(8'h80)) 
    p_reg_reg_i_2__2
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_147__0
       (.CI(ram_reg_0_i_163__0_n_13),
        .CO({NLW_ram_reg_0_i_147__0_CO_UNCONNECTED[3],ram_reg_0_i_147__0_n_14,ram_reg_0_i_147__0_n_15,ram_reg_0_i_147__0_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,ram_reg_0_i_96__1[7:5]}),
        .O(\or_ln182_9_reg_5528_reg[11] [11:8]),
        .S(ram_reg_0_i_96__1_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_163__0
       (.CI(ram_reg_0_i_177_n_13),
        .CO({ram_reg_0_i_163__0_n_13,ram_reg_0_i_163__0_n_14,ram_reg_0_i_163__0_n_15,ram_reg_0_i_163__0_n_16}),
        .CYINIT(1'b0),
        .DI(ram_reg_0_i_96__1[4:1]),
        .O(\or_ln182_9_reg_5528_reg[11] [7:4]),
        .S({S,ram_reg_0_i_231_n_13,ram_reg_0_i_232_n_13,ram_reg_0_i_233_n_13}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 ram_reg_0_i_177
       (.CI(1'b0),
        .CO({ram_reg_0_i_177_n_13,ram_reg_0_i_177_n_14,ram_reg_0_i_177_n_15,ram_reg_0_i_177_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0),
        .DI({ram_reg_0_i_96__1[0],1'b1,1'b0,1'b1}),
        .O(\or_ln182_9_reg_5528_reg[11] [3:0]),
        .S({ram_reg_0_i_255_n_13,ram_reg_0_i_256_n_13,p_0_in,ram_reg_0_i_258_n_13}));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_231
       (.I0(ram_reg_0_i_96__1[3]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I4(\j_fu_240_reg[7]_0 ),
        .O(ram_reg_0_i_231_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_232
       (.I0(ram_reg_0_i_96__1[2]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I4(\j_fu_240_reg[7]_2 ),
        .O(ram_reg_0_i_232_n_13));
  LUT5 #(
    .INIT(32'h59999999)) 
    ram_reg_0_i_233
       (.I0(ram_reg_0_i_96__1[1]),
        .I1(\j_fu_240_reg[7]_1 ),
        .I2(ap_loop_init_int),
        .I3(ap_loop_init_int_reg_1[0]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(ram_reg_0_i_233_n_13));
  LUT5 #(
    .INIT(32'h6AAA5555)) 
    ram_reg_0_i_255
       (.I0(ram_reg_0_i_96__1[0]),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I4(\j_fu_240_reg[4] ),
        .O(ram_reg_0_i_255_n_13));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_256
       (.I0(\j_fu_240_reg[4]_2 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(ram_reg_0_i_256_n_13));
  LUT4 #(
    .INIT(16'h80FF)) 
    ram_reg_0_i_257
       (.I0(ap_loop_init_int),
        .I1(ap_loop_init_int_reg_1[0]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I3(\j_fu_240_reg[4]_1 ),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'h2AAA)) 
    ram_reg_0_i_258
       (.I0(\j_fu_240_reg[4]_0 ),
        .I1(ap_loop_init_int),
        .I2(ap_loop_init_int_reg_1[0]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .O(ram_reg_0_i_258_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (\j_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19
   (D,
    E,
    \j_3_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_3_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_3_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_3_reg_767_reg[4] (\j_3_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23
   (D,
    E,
    \j_4_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_4_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_4_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_4_reg_767_reg[4] (\j_4_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27
   (D,
    E,
    \j_5_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_5_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_5_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_5_reg_767_reg[4] (\j_5_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (\j_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (\j_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.A(A),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (\j_reg_767_reg[4] ),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]p_reg_reg;
  wire [15:0]q0;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg_0(p_reg_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61
   (D,
    E,
    ap_clk,
    SR,
    dataUpsampledI_V_q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]dataUpsampledI_V_q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]dataUpsampledI_V_q0;
  wire [7:0]p_reg_reg;

  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62 transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_U
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dataUpsampledI_V_q0(dataUpsampledI_V_q0),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__14_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__14
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__14_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__11
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__14
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__14_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_14
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U48/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__1_n_13;
  wire p_reg_reg_i_53__1_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_9_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[15],tmp_9_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__1
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_9_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__1
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_9_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__1
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_9_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__1
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_9_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__1
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_9_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__1
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_9_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__1
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_9_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__1
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__1_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__1_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__1
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_i_17__1_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_9_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__1
       (.I0(p_reg_reg_i_17__1_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_9_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U48/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__1
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__1
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__1_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__1
       (.I0(p_reg_reg_i_17__1_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_9_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__1
       (.I0(p_reg_reg_i_17__1_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_9_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__1
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_9_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__1
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_9_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__1
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U48/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_9_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_17
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U43/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__0_n_13;
  wire p_reg_reg_i_53__0_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_8_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[15],tmp_8_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__0
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_8_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__0
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_8_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__0
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_8_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__0
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_8_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__0
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_8_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__0
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_8_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__0
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_8_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__0
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__0_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__0_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__0
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_i_17__0_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_8_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__0
       (.I0(p_reg_reg_i_17__0_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_8_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U43/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__0
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__0
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__0_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__0
       (.I0(p_reg_reg_i_17__0_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_8_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__0
       (.I0(p_reg_reg_i_17__0_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_8_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__0
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_8_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__0
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_8_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__0
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U43/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_8_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_21
   (D,
    E,
    \j_3_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_3_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_3_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__8_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__8
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__8_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_3_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__12
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__8
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__8_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_25
   (D,
    E,
    \j_4_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_4_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_4_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__9_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__9
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__9_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_4_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__13
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__9
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__9_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_29
   (D,
    E,
    \j_5_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_5_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_5_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__10_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__10
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__10_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_5_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__14
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__10
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__10_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_32
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U23/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17_n_13;
  wire p_reg_reg_i_53_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_2_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[15],tmp_2_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_2_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_2_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_2_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_2_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_2_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_2_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_2_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_i_17_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_2_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_i_17_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_2_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_i_17_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_2_fu_319_p195[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U23/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_i_17_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_2_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_2_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_2_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U23/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_2_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_36
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__11_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__11
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__11_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__8
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__11
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__11_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_40
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__12_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__12
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__12_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__9
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__12
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__12_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_44
   (D,
    E,
    \j_reg_767_reg[4] ,
    ap_clk,
    SR,
    q0,
    A,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  output \j_reg_767_reg[4] ;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [13:0]A;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [6:0]p_reg_reg_0;

  wire [13:0]A;
  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \j_reg_767_reg[4] ;
  wire [6:0]p_reg_reg_0;
  wire p_reg_reg_i_53__13_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A[13],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__13
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__13_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(\j_reg_767_reg[4] ));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__10
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__13
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__13_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_47
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U78/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__7_n_13;
  wire p_reg_reg_i_53__7_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__7
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__7
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__7
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__7
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__7
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__7
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__7
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__7
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__7_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__7_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__7
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__7
       (.I0(p_reg_reg_i_17__7_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__7
       (.I0(p_reg_reg_i_17__7_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U78/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__7
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__7
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__7_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__7
       (.I0(p_reg_reg_i_17__7_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__7
       (.I0(p_reg_reg_i_17__7_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__7
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__7
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__7
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U78/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_50
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U73/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__6_n_13;
  wire p_reg_reg_i_53__6_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__6
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__6
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__6
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__6
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__6
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__6
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__6
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__6
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__6_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__6_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__6
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__6
       (.I0(p_reg_reg_i_17__6_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__6
       (.I0(p_reg_reg_i_17__6_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U73/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__6
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__6
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__6_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__6
       (.I0(p_reg_reg_i_17__6_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__6
       (.I0(p_reg_reg_i_17__6_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__6
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__6
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__6
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U73/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_53
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U68/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__5_n_13;
  wire p_reg_reg_i_53__5_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__5
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__5
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__5
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__5
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__5
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__5
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__5
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__5
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__5_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__5_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__5
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__5
       (.I0(p_reg_reg_i_17__5_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__5
       (.I0(p_reg_reg_i_17__5_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U68/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__5
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__5
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__5_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__5
       (.I0(p_reg_reg_i_17__5_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__5
       (.I0(p_reg_reg_i_17__5_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__5
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__5
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__5
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U68/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_56
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U63/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__4_n_13;
  wire p_reg_reg_i_53__4_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__4
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__4
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__4
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__4
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__4
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__4
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__4
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__4
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__4_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__4_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__4
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__4
       (.I0(p_reg_reg_i_17__4_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__4
       (.I0(p_reg_reg_i_17__4_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U63/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__4
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__4
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__4_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__4
       (.I0(p_reg_reg_i_17__4_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__4
       (.I0(p_reg_reg_i_17__4_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__4
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__4
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__4
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U63/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_59
   (D,
    E,
    ap_clk,
    SR,
    q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]\mux_1938_16_1_1_U58/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__3_n_13;
  wire p_reg_reg_i_53__3_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]q0;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[15],q0[15],q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__3
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__3
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__3
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__3
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__3
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__3
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__3
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__3
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__3_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__3_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__3
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__3
       (.I0(p_reg_reg_i_17__3_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__3
       (.I0(p_reg_reg_i_17__3_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U58/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__3
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__3
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__3_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__3
       (.I0(p_reg_reg_i_17__3_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__3
       (.I0(p_reg_reg_i_17__3_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__3
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__3
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__3
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U58/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0" *) 
module design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_DSP48_0_62
   (D,
    E,
    ap_clk,
    SR,
    dataUpsampledI_V_q0,
    Q,
    ap_enable_reg_pp0_iter1,
    p_reg_reg_0);
  output [15:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [15:0]dataUpsampledI_V_q0;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1;
  input [7:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [15:0]dataUpsampledI_V_q0;
  wire [15:0]\mux_1938_16_1_1_U53/mux_6_1__105 ;
  wire [15:0]mux_6_0;
  wire [9:0]mux_6_2;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_i_17__2_n_13;
  wire p_reg_reg_i_53__2_n_13;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_113;
  wire p_reg_reg_n_114;
  wire p_reg_reg_n_115;
  wire p_reg_reg_n_116;
  wire p_reg_reg_n_117;
  wire p_reg_reg_n_118;
  wire [15:0]tmp_s_fu_319_p195;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dataUpsampledI_V_q0[15],dataUpsampledI_V_q0[15],dataUpsampledI_V_q0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:31],D,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112,p_reg_reg_n_113,p_reg_reg_n_114,p_reg_reg_n_115,p_reg_reg_n_116,p_reg_reg_n_117,p_reg_reg_n_118}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(SR),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_10__2
       (.I0(mux_6_2[6]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [6]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[6]),
        .O(tmp_s_fu_319_p195[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_11__2
       (.I0(mux_6_2[5]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [5]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[5]),
        .O(tmp_s_fu_319_p195[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_12__2
       (.I0(mux_6_2[4]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [4]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[4]),
        .O(tmp_s_fu_319_p195[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_13__2
       (.I0(mux_6_2[3]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [3]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[3]),
        .O(tmp_s_fu_319_p195[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_14__2
       (.I0(mux_6_2[2]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [2]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[2]),
        .O(tmp_s_fu_319_p195[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_15__2
       (.I0(mux_6_2[1]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [1]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[1]),
        .O(tmp_s_fu_319_p195[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    p_reg_reg_i_16__2
       (.I0(mux_6_2[0]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [0]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[0]),
        .O(tmp_s_fu_319_p195[0]));
  LUT6 #(
    .INIT(64'h00000000E6AA55F7)) 
    p_reg_reg_i_17__2
       (.I0(p_reg_reg_0[4]),
        .I1(p_reg_reg_0[2]),
        .I2(p_reg_reg_i_53__2_n_13),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[5]),
        .I5(p_reg_reg_0[6]),
        .O(p_reg_reg_i_17__2_n_13));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    p_reg_reg_i_18__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[3]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[4]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    p_reg_reg_i_19__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_1__2
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1),
        .O(E));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    p_reg_reg_i_20__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[3]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    p_reg_reg_i_21__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    p_reg_reg_i_22__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    p_reg_reg_i_23__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    p_reg_reg_i_24__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    p_reg_reg_i_25__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    p_reg_reg_i_26__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    p_reg_reg_i_27__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    p_reg_reg_i_28__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    p_reg_reg_i_29__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_2[7]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    p_reg_reg_i_30__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[1]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    p_reg_reg_i_31__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[3]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    p_reg_reg_i_32__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    p_reg_reg_i_33__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    p_reg_reg_i_34__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[0]),
        .I2(p_reg_reg_0[4]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    p_reg_reg_i_35__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    p_reg_reg_i_36__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    p_reg_reg_i_37__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[0]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    p_reg_reg_i_38__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[0]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    p_reg_reg_i_39__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_i_17__2_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [15]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[15]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    p_reg_reg_i_40__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[2]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[3]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    p_reg_reg_i_41__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    p_reg_reg_i_42__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[1]),
        .I4(p_reg_reg_0[2]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    p_reg_reg_i_43__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    p_reg_reg_i_44__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    p_reg_reg_i_45__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    p_reg_reg_i_46__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    p_reg_reg_i_47__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    p_reg_reg_i_48__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    p_reg_reg_i_49__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_4__2
       (.I0(p_reg_reg_i_17__2_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [12]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[12]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    p_reg_reg_i_50__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    p_reg_reg_i_51__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[1]),
        .I5(p_reg_reg_0[0]),
        .O(\mux_1938_16_1_1_U53/mux_6_1__105 [0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    p_reg_reg_i_52__2
       (.I0(p_reg_reg_0[5]),
        .I1(p_reg_reg_0[4]),
        .I2(p_reg_reg_0[3]),
        .I3(p_reg_reg_0[2]),
        .I4(p_reg_reg_0[0]),
        .I5(p_reg_reg_0[1]),
        .O(mux_6_0[0]));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_53__2
       (.I0(p_reg_reg_0[1]),
        .I1(p_reg_reg_0[0]),
        .O(p_reg_reg_i_53__2_n_13));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_5__2
       (.I0(p_reg_reg_i_17__2_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [11]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_6__2
       (.I0(p_reg_reg_i_17__2_n_13),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [10]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[15]),
        .O(tmp_s_fu_319_p195[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_7__2
       (.I0(mux_6_2[9]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [9]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[9]),
        .O(tmp_s_fu_319_p195[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_8__2
       (.I0(mux_6_2[8]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [8]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[8]),
        .O(tmp_s_fu_319_p195[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    p_reg_reg_i_9__2
       (.I0(mux_6_2[7]),
        .I1(p_reg_reg_0[7]),
        .I2(\mux_1938_16_1_1_U53/mux_6_1__105 [7]),
        .I3(p_reg_reg_0[6]),
        .I4(mux_6_0[7]),
        .O(tmp_s_fu_319_p195[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_mux_1938_16_1_1" *) 
module design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43
   (A,
    Q,
    p_reg_reg);
  output [13:0]A;
  input [7:0]Q;
  input p_reg_reg;

  wire [13:0]A;
  wire [7:0]Q;
  wire [15:0]mux_6_0;
  wire [15:0]mux_6_1;
  wire [9:0]mux_6_2;
  wire p_reg_reg;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_10 
       (.I0(mux_6_2[6]),
        .I1(Q[7]),
        .I2(mux_6_1[6]),
        .I3(Q[6]),
        .I4(mux_6_0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_11 
       (.I0(mux_6_2[5]),
        .I1(Q[7]),
        .I2(mux_6_1[5]),
        .I3(Q[6]),
        .I4(mux_6_0[5]),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_12 
       (.I0(mux_6_2[4]),
        .I1(Q[7]),
        .I2(mux_6_1[4]),
        .I3(Q[6]),
        .I4(mux_6_0[4]),
        .O(A[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_13 
       (.I0(mux_6_2[3]),
        .I1(Q[7]),
        .I2(mux_6_1[3]),
        .I3(Q[6]),
        .I4(mux_6_0[3]),
        .O(A[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_14 
       (.I0(mux_6_2[2]),
        .I1(Q[7]),
        .I2(mux_6_1[2]),
        .I3(Q[6]),
        .I4(mux_6_0[2]),
        .O(A[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_15 
       (.I0(mux_6_2[1]),
        .I1(Q[7]),
        .I2(mux_6_1[1]),
        .I3(Q[6]),
        .I4(mux_6_0[1]),
        .O(A[1]));
  LUT5 #(
    .INIT(32'hFCBBFC88)) 
    \i_/p_reg_reg_i_16 
       (.I0(mux_6_2[0]),
        .I1(Q[7]),
        .I2(mux_6_1[0]),
        .I3(Q[6]),
        .I4(mux_6_0[0]),
        .O(A[0]));
  LUT6 #(
    .INIT(64'h8888000000011111)) 
    \i_/p_reg_reg_i_18 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(mux_6_1[15]));
  LUT6 #(
    .INIT(64'hAFA5AFB5AFF5A5F0)) 
    \i_/p_reg_reg_i_19 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[15]));
  LUT6 #(
    .INIT(64'hC6E6C6E667636373)) 
    \i_/p_reg_reg_i_20 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(mux_6_1[12]));
  LUT6 #(
    .INIT(64'hF0F0D2DB4B0F0F0F)) 
    \i_/p_reg_reg_i_21 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[11]));
  LUT6 #(
    .INIT(64'hAEAE88811175756D)) 
    \i_/p_reg_reg_i_22 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_1[10]));
  LUT6 #(
    .INIT(64'h38ACACAC8C8C8C8C)) 
    \i_/p_reg_reg_i_23 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[9]));
  LUT6 #(
    .INIT(64'hB331B24D8CCD81F0)) 
    \i_/p_reg_reg_i_24 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[9]));
  LUT6 #(
    .INIT(64'h0F050F150F5505F0)) 
    \i_/p_reg_reg_i_25 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[9]));
  LUT6 #(
    .INIT(64'h2B8CBBCC88C88899)) 
    \i_/p_reg_reg_i_26 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[8]));
  LUT6 #(
    .INIT(64'h542BD42A6BD6A59F)) 
    \i_/p_reg_reg_i_27 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[8]));
  LUT6 #(
    .INIT(64'h85050F350FF50550)) 
    \i_/p_reg_reg_i_28 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[8]));
  LUT6 #(
    .INIT(64'h68FEEEEADBDFDE8B)) 
    \i_/p_reg_reg_i_29 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_2[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_3 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[15]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h52B99D4ABEB7D9D3)) 
    \i_/p_reg_reg_i_30 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[7]));
  LUT6 #(
    .INIT(64'h7FAFD59F5F7F055A)) 
    \i_/p_reg_reg_i_31 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(mux_6_0[7]));
  LUT6 #(
    .INIT(64'h43D2E507F102E576)) 
    \i_/p_reg_reg_i_32 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[6]));
  LUT6 #(
    .INIT(64'h329D4002B94CE700)) 
    \i_/p_reg_reg_i_33 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[6]));
  LUT6 #(
    .INIT(64'h7262A2F2009FDF2A)) 
    \i_/p_reg_reg_i_34 
       (.I0(Q[5]),
        .I1(Q[0]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(mux_6_0[6]));
  LUT6 #(
    .INIT(64'h6615D4F7D7A3379A)) 
    \i_/p_reg_reg_i_35 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[5]));
  LUT6 #(
    .INIT(64'h46524C324A62A502)) 
    \i_/p_reg_reg_i_36 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[5]));
  LUT6 #(
    .INIT(64'hCEE25FBBAE698C66)) 
    \i_/p_reg_reg_i_37 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(mux_6_0[5]));
  LUT6 #(
    .INIT(64'h6BDD1A9834E73D73)) 
    \i_/p_reg_reg_i_38 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(mux_6_2[4]));
  LUT6 #(
    .INIT(64'hB868161DFBDFBD0F)) 
    \i_/p_reg_reg_i_39 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_4 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[12]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[12]));
  LUT6 #(
    .INIT(64'hB25DCC861BEE9B73)) 
    \i_/p_reg_reg_i_40 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(mux_6_0[4]));
  LUT6 #(
    .INIT(64'h4D2468AE23505B6D)) 
    \i_/p_reg_reg_i_41 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[3]));
  LUT6 #(
    .INIT(64'h69624696CB24D3FF)) 
    \i_/p_reg_reg_i_42 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mux_6_1[3]));
  LUT6 #(
    .INIT(64'h751624B20AC4DA6C)) 
    \i_/p_reg_reg_i_43 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[3]));
  LUT6 #(
    .INIT(64'h23C552BD2E6B5A06)) 
    \i_/p_reg_reg_i_44 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[2]));
  LUT6 #(
    .INIT(64'h1D6666B8A7E5DBF0)) 
    \i_/p_reg_reg_i_45 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[2]));
  LUT6 #(
    .INIT(64'hD674A3C4BD4A5A0A)) 
    \i_/p_reg_reg_i_46 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_0[2]));
  LUT6 #(
    .INIT(64'hA1319A90CBB2B510)) 
    \i_/p_reg_reg_i_47 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_2[1]));
  LUT6 #(
    .INIT(64'hA072E4274E058100)) 
    \i_/p_reg_reg_i_48 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_1[1]));
  LUT6 #(
    .INIT(64'h4DD309598C85AD80)) 
    \i_/p_reg_reg_i_49 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_5 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[11]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[11]));
  LUT6 #(
    .INIT(64'h31C6D29C558A8B7F)) 
    \i_/p_reg_reg_i_50 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_2[0]));
  LUT6 #(
    .INIT(64'h42A3C542EBD7DB63)) 
    \i_/p_reg_reg_i_51 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(mux_6_1[0]));
  LUT6 #(
    .INIT(64'h394B51AA638CD1EF)) 
    \i_/p_reg_reg_i_52 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(mux_6_0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \i_/p_reg_reg_i_6 
       (.I0(p_reg_reg),
        .I1(Q[7]),
        .I2(mux_6_1[10]),
        .I3(Q[6]),
        .I4(mux_6_0[15]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_7 
       (.I0(mux_6_2[9]),
        .I1(Q[7]),
        .I2(mux_6_1[9]),
        .I3(Q[6]),
        .I4(mux_6_0[9]),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_8 
       (.I0(mux_6_2[8]),
        .I1(Q[7]),
        .I2(mux_6_1[8]),
        .I3(Q[6]),
        .I4(mux_6_0[8]),
        .O(A[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \i_/p_reg_reg_i_9 
       (.I0(mux_6_2[7]),
        .I1(Q[7]),
        .I2(mux_6_1[7]),
        .I3(Q[6]),
        .I4(mux_6_0[7]),
        .O(A[7]));
endmodule

(* ORIG_REF_NAME = "transmitter_preamble_bpskI_ROM_AUTO_1R" *) 
module design_1_transmitter_0_1_transmitter_preamble_bpskI_ROM_AUTO_1R
   (DIADI,
    ap_clk,
    Q,
    ram_reg,
    \q0_reg[15]_0 ,
    zext_ln138_reg_5142_reg,
    \q0_reg[15]_1 );
  output [0:0]DIADI;
  input ap_clk;
  input [10:0]Q;
  input ram_reg;
  input \q0_reg[15]_0 ;
  input [0:0]zext_ln138_reg_5142_reg;
  input \q0_reg[15]_1 ;

  wire [0:0]DIADI;
  wire [10:0]Q;
  wire ap_clk;
  wire [15:15]q0;
  wire \q0[15]_i_1_n_13 ;
  wire \q0[15]_i_2_n_13 ;
  wire \q0[15]_i_3_n_13 ;
  wire \q0[15]_i_4_n_13 ;
  wire \q0[15]_i_5_n_13 ;
  wire \q0_reg[15]_0 ;
  wire \q0_reg[15]_1 ;
  wire ram_reg;
  wire [0:0]zext_ln138_reg_5142_reg;

  LUT6 #(
    .INIT(64'hBFBFBFFFBFBFBF00)) 
    \q0[15]_i_1 
       (.I0(\q0[15]_i_2_n_13 ),
        .I1(zext_ln138_reg_5142_reg),
        .I2(\q0[15]_i_3_n_13 ),
        .I3(Q[0]),
        .I4(\q0_reg[15]_1 ),
        .I5(q0),
        .O(\q0[15]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h111F555F5555555F)) 
    \q0[15]_i_2 
       (.I0(\q0[15]_i_4_n_13 ),
        .I1(Q[1]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\q0[15]_i_5_n_13 ),
        .I5(\q0_reg[15]_0 ),
        .O(\q0[15]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[15]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\q0[15]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    \q0[15]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .O(\q0[15]_i_4_n_13 ));
  LUT3 #(
    .INIT(8'h01)) 
    \q0[15]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .O(\q0[15]_i_5_n_13 ));
  FDRE \q0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\q0[15]_i_1_n_13 ),
        .Q(q0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_i_18
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(Q[7]),
        .I4(ram_reg),
        .I5(q0),
        .O(DIADI));
endmodule

(* ORIG_REF_NAME = "transmitter_real_output_RAM_AUTO_1R1W" *) 
module design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W
   (\ap_CS_fsm_reg[30] ,
    \or_ln182_2_reg_5486_reg[4] ,
    \or_ln182_1_reg_5480_reg[5] ,
    \or_ln182_2_reg_5486_reg[6] ,
    \or_ln182_1_reg_5480_reg[7] ,
    \or_ln182_2_reg_5486_reg[8] ,
    \or_ln182_2_reg_5486_reg[9] ,
    \or_ln182_2_reg_5486_reg[10] ,
    \or_ln182_2_reg_5486_reg[11] ,
    \or_ln182_2_reg_5486_reg[12] ,
    \ap_CS_fsm_reg[34] ,
    \ap_CS_fsm_reg[36] ,
    \ap_CS_fsm_reg[36]_0 ,
    \ap_CS_fsm_reg[36]_1 ,
    \ap_CS_fsm_reg[36]_2 ,
    \ap_CS_fsm_reg[36]_3 ,
    \ap_CS_fsm_reg[36]_4 ,
    \ap_CS_fsm_reg[36]_5 ,
    \ap_CS_fsm_reg[36]_6 ,
    \ap_CS_fsm_reg[36]_7 ,
    \ap_CS_fsm_reg[36]_8 ,
    \ap_CS_fsm_reg[40] ,
    \or_ln182_13_reg_5552_reg[12] ,
    \or_ln182_13_reg_5552_reg[11] ,
    \or_ln182_13_reg_5552_reg[9] ,
    \or_ln182_13_reg_5552_reg[8] ,
    \or_ln182_13_reg_5552_reg[7] ,
    \or_ln182_13_reg_5552_reg[6] ,
    \or_ln182_13_reg_5552_reg[5] ,
    \or_ln182_13_reg_5552_reg[4] ,
    \or_ln182_13_reg_5552_reg[10] ,
    \ap_CS_fsm_reg[42] ,
    \ap_CS_fsm_reg[56] ,
    \ap_CS_fsm_reg[50] ,
    \ap_CS_fsm_reg[46] ,
    \ap_CS_fsm_reg[48] ,
    \ap_CS_fsm_reg[32] ,
    \ap_CS_fsm_reg[38] ,
    \ap_CS_fsm_reg[46]_0 ,
    \ap_CS_fsm_reg[52] ,
    we0,
    q0,
    Q,
    ram_reg_0_i_20,
    ram_reg_0_i_20_0,
    ram_reg_0_i_20_1,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_0_i_24__0_0,
    ram_reg_0_i_24__0_1,
    ram_reg_0_i_24__0_2,
    ram_reg_0_i_24__0_3,
    ram_reg_0_i_86__0_0,
    ram_reg_0_i_86__0_1,
    ap_clk,
    dataPulseShapedI_V_ce0,
    ADDRARDADDR,
    d0);
  output \ap_CS_fsm_reg[30] ;
  output \or_ln182_2_reg_5486_reg[4] ;
  output \or_ln182_1_reg_5480_reg[5] ;
  output \or_ln182_2_reg_5486_reg[6] ;
  output \or_ln182_1_reg_5480_reg[7] ;
  output \or_ln182_2_reg_5486_reg[8] ;
  output \or_ln182_2_reg_5486_reg[9] ;
  output \or_ln182_2_reg_5486_reg[10] ;
  output \or_ln182_2_reg_5486_reg[11] ;
  output \or_ln182_2_reg_5486_reg[12] ;
  output \ap_CS_fsm_reg[34] ;
  output \ap_CS_fsm_reg[36] ;
  output \ap_CS_fsm_reg[36]_0 ;
  output \ap_CS_fsm_reg[36]_1 ;
  output \ap_CS_fsm_reg[36]_2 ;
  output \ap_CS_fsm_reg[36]_3 ;
  output \ap_CS_fsm_reg[36]_4 ;
  output \ap_CS_fsm_reg[36]_5 ;
  output \ap_CS_fsm_reg[36]_6 ;
  output \ap_CS_fsm_reg[36]_7 ;
  output \ap_CS_fsm_reg[36]_8 ;
  output \ap_CS_fsm_reg[40] ;
  output \or_ln182_13_reg_5552_reg[12] ;
  output \or_ln182_13_reg_5552_reg[11] ;
  output \or_ln182_13_reg_5552_reg[9] ;
  output \or_ln182_13_reg_5552_reg[8] ;
  output \or_ln182_13_reg_5552_reg[7] ;
  output \or_ln182_13_reg_5552_reg[6] ;
  output \or_ln182_13_reg_5552_reg[5] ;
  output \or_ln182_13_reg_5552_reg[4] ;
  output \or_ln182_13_reg_5552_reg[10] ;
  output \ap_CS_fsm_reg[42] ;
  output \ap_CS_fsm_reg[56] ;
  output \ap_CS_fsm_reg[50] ;
  output \ap_CS_fsm_reg[46] ;
  output \ap_CS_fsm_reg[48] ;
  output \ap_CS_fsm_reg[32] ;
  output \ap_CS_fsm_reg[38] ;
  output \ap_CS_fsm_reg[46]_0 ;
  output \ap_CS_fsm_reg[52] ;
  output we0;
  output [15:0]q0;
  input [15:0]Q;
  input [8:0]ram_reg_0_i_20;
  input [8:0]ram_reg_0_i_20_0;
  input [8:0]ram_reg_0_i_20_1;
  input [8:0]ram_reg_3_0;
  input [8:0]ram_reg_3_1;
  input [8:0]ram_reg_3_2;
  input [8:0]ram_reg_3_3;
  input [8:0]ram_reg_3_4;
  input [8:0]ram_reg_0_i_24__0_0;
  input [8:0]ram_reg_0_i_24__0_1;
  input [8:0]ram_reg_0_i_24__0_2;
  input [8:0]ram_reg_0_i_24__0_3;
  input [8:0]ram_reg_0_i_86__0_0;
  input [8:0]ram_reg_0_i_86__0_1;
  input ap_clk;
  input dataPulseShapedI_V_ce0;
  input [12:0]ADDRARDADDR;
  input [15:0]d0;

  wire [12:0]ADDRARDADDR;
  wire [15:0]Q;
  wire \ap_CS_fsm_reg[30] ;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[36]_0 ;
  wire \ap_CS_fsm_reg[36]_1 ;
  wire \ap_CS_fsm_reg[36]_2 ;
  wire \ap_CS_fsm_reg[36]_3 ;
  wire \ap_CS_fsm_reg[36]_4 ;
  wire \ap_CS_fsm_reg[36]_5 ;
  wire \ap_CS_fsm_reg[36]_6 ;
  wire \ap_CS_fsm_reg[36]_7 ;
  wire \ap_CS_fsm_reg[36]_8 ;
  wire \ap_CS_fsm_reg[38] ;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg[46] ;
  wire \ap_CS_fsm_reg[46]_0 ;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[56] ;
  wire ap_clk;
  wire [15:0]d0;
  wire dataPulseShapedI_V_ce0;
  wire \or_ln182_13_reg_5552_reg[10] ;
  wire \or_ln182_13_reg_5552_reg[11] ;
  wire \or_ln182_13_reg_5552_reg[12] ;
  wire \or_ln182_13_reg_5552_reg[4] ;
  wire \or_ln182_13_reg_5552_reg[5] ;
  wire \or_ln182_13_reg_5552_reg[6] ;
  wire \or_ln182_13_reg_5552_reg[7] ;
  wire \or_ln182_13_reg_5552_reg[8] ;
  wire \or_ln182_13_reg_5552_reg[9] ;
  wire \or_ln182_1_reg_5480_reg[5] ;
  wire \or_ln182_1_reg_5480_reg[7] ;
  wire \or_ln182_2_reg_5486_reg[10] ;
  wire \or_ln182_2_reg_5486_reg[11] ;
  wire \or_ln182_2_reg_5486_reg[12] ;
  wire \or_ln182_2_reg_5486_reg[4] ;
  wire \or_ln182_2_reg_5486_reg[6] ;
  wire \or_ln182_2_reg_5486_reg[8] ;
  wire \or_ln182_2_reg_5486_reg[9] ;
  wire [15:0]q0;
  wire ram_reg_0_i_101__0_n_13;
  wire ram_reg_0_i_102__0_n_13;
  wire ram_reg_0_i_105__0_n_13;
  wire ram_reg_0_i_106__0_n_13;
  wire ram_reg_0_i_108_n_13;
  wire ram_reg_0_i_109_n_13;
  wire ram_reg_0_i_111__0_n_13;
  wire ram_reg_0_i_112__0_n_13;
  wire ram_reg_0_i_125__0_n_13;
  wire ram_reg_0_i_126__0_n_13;
  wire ram_reg_0_i_127__0_n_13;
  wire ram_reg_0_i_128__0_n_13;
  wire ram_reg_0_i_129_n_13;
  wire ram_reg_0_i_130__0_n_13;
  wire ram_reg_0_i_131__0_n_13;
  wire ram_reg_0_i_132__0_n_13;
  wire ram_reg_0_i_133__0_n_13;
  wire ram_reg_0_i_134__0_n_13;
  wire ram_reg_0_i_135__0_n_13;
  wire [8:0]ram_reg_0_i_20;
  wire [8:0]ram_reg_0_i_20_0;
  wire [8:0]ram_reg_0_i_20_1;
  wire [8:0]ram_reg_0_i_24__0_0;
  wire [8:0]ram_reg_0_i_24__0_1;
  wire [8:0]ram_reg_0_i_24__0_2;
  wire [8:0]ram_reg_0_i_24__0_3;
  wire ram_reg_0_i_84_n_13;
  wire ram_reg_0_i_85_n_13;
  wire [8:0]ram_reg_0_i_86__0_0;
  wire [8:0]ram_reg_0_i_86__0_1;
  wire ram_reg_0_i_86__0_n_13;
  wire ram_reg_0_i_88__0_n_13;
  wire ram_reg_0_i_89__0_n_13;
  wire ram_reg_0_i_91_n_13;
  wire ram_reg_0_i_92__0_n_13;
  wire ram_reg_0_i_93_n_13;
  wire ram_reg_0_i_98__0_n_13;
  wire ram_reg_0_i_99__0_n_13;
  wire [8:0]ram_reg_3_0;
  wire [8:0]ram_reg_3_1;
  wire [8:0]ram_reg_3_2;
  wire [8:0]ram_reg_3_3;
  wire [8:0]ram_reg_3_4;
  wire we0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataPulseShapedI_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:4],q0[3:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dataPulseShapedI_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h000000000000FFDF)) 
    ram_reg_0_i_101__0
       (.I0(ram_reg_0_i_24__0_3[3]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(ram_reg_0_i_132__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_101__0_n_13));
  LUT6 #(
    .INIT(64'hFFEF00EFFF230023)) 
    ram_reg_0_i_102__0
       (.I0(ram_reg_0_i_24__0_2[3]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(ram_reg_0_i_24__0_1[3]),
        .I5(ram_reg_0_i_24__0_0[3]),
        .O(ram_reg_0_i_102__0_n_13));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_103
       (.I0(ram_reg_0_i_20[2]),
        .I1(ram_reg_0_i_20_0[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_1[2]),
        .O(\or_ln182_2_reg_5486_reg[6] ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    ram_reg_0_i_105__0
       (.I0(ram_reg_0_i_24__0_0[2]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(ram_reg_0_i_24__0_2[2]),
        .I4(Q[11]),
        .I5(ram_reg_0_i_24__0_1[2]),
        .O(ram_reg_0_i_105__0_n_13));
  LUT6 #(
    .INIT(64'hF0F0FFF0F0F0F8F8)) 
    ram_reg_0_i_106__0
       (.I0(Q[8]),
        .I1(ram_reg_0_i_24__0_3[2]),
        .I2(ram_reg_0_i_133__0_n_13),
        .I3(ram_reg_0_i_86__0_1[2]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(ram_reg_0_i_106__0_n_13));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D0C1D0C)) 
    ram_reg_0_i_108
       (.I0(ram_reg_0_i_24__0_0[1]),
        .I1(Q[13]),
        .I2(ram_reg_0_i_24__0_1[1]),
        .I3(Q[12]),
        .I4(ram_reg_0_i_24__0_2[1]),
        .I5(Q[11]),
        .O(ram_reg_0_i_108_n_13));
  LUT6 #(
    .INIT(64'hF0F0FFF0F0F0F8F8)) 
    ram_reg_0_i_109
       (.I0(Q[8]),
        .I1(ram_reg_0_i_24__0_3[1]),
        .I2(ram_reg_0_i_134__0_n_13),
        .I3(ram_reg_0_i_86__0_1[1]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(ram_reg_0_i_109_n_13));
  LUT6 #(
    .INIT(64'h0010FF1000DCFFDC)) 
    ram_reg_0_i_111__0
       (.I0(ram_reg_0_i_24__0_2[0]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(ram_reg_0_i_24__0_1[0]),
        .I5(ram_reg_0_i_24__0_0[0]),
        .O(ram_reg_0_i_111__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_0_i_112__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(ram_reg_0_i_24__0_3[0]),
        .I4(ram_reg_0_i_135__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_112__0_n_13));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_115__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_116__1
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[14]),
        .O(\ap_CS_fsm_reg[52] ));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_125__0
       (.I0(ram_reg_0_i_86__0_0[8]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[8]),
        .O(ram_reg_0_i_125__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_126__0
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(Q[13]),
        .O(ram_reg_0_i_126__0_n_13));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_127__0
       (.I0(ram_reg_0_i_86__0_0[7]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[7]),
        .O(ram_reg_0_i_127__0_n_13));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    ram_reg_0_i_128__0
       (.I0(ram_reg_0_i_24__0_3[6]),
        .I1(Q[8]),
        .I2(ram_reg_0_i_86__0_1[6]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(ram_reg_0_i_86__0_0[6]),
        .O(ram_reg_0_i_128__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_129
       (.I0(Q[11]),
        .I1(ram_reg_0_i_24__0_2[6]),
        .I2(ram_reg_0_i_24__0_0[6]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(ram_reg_0_i_24__0_1[6]),
        .O(ram_reg_0_i_129_n_13));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_130__0
       (.I0(ram_reg_0_i_86__0_0[5]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[5]),
        .O(ram_reg_0_i_130__0_n_13));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_131__0
       (.I0(ram_reg_0_i_86__0_0[4]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[4]),
        .O(ram_reg_0_i_131__0_n_13));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_132__0
       (.I0(ram_reg_0_i_86__0_0[3]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[3]),
        .O(ram_reg_0_i_132__0_n_13));
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_133__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(ram_reg_0_i_86__0_0[2]),
        .I4(Q[10]),
        .O(ram_reg_0_i_133__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFEFEFE)) 
    ram_reg_0_i_134__0
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(Q[12]),
        .I3(ram_reg_0_i_86__0_0[1]),
        .I4(Q[10]),
        .O(ram_reg_0_i_134__0_n_13));
  LUT4 #(
    .INIT(16'hB888)) 
    ram_reg_0_i_135__0
       (.I0(ram_reg_0_i_86__0_0[0]),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(ram_reg_0_i_86__0_1[0]),
        .O(ram_reg_0_i_135__0_n_13));
  LUT5 #(
    .INIT(32'hFDFFFFFF)) 
    ram_reg_0_i_19__1
       (.I0(\ap_CS_fsm_reg[34] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\ap_CS_fsm_reg[40] ),
        .I4(\ap_CS_fsm_reg[42] ),
        .O(we0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_21__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .O(\ap_CS_fsm_reg[40] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_22__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[8]),
        .I2(ram_reg_3_1[8]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[8]),
        .O(\ap_CS_fsm_reg[36]_7 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_0_i_23__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\ap_CS_fsm_reg[56] ),
        .I5(ram_reg_0_i_84_n_13),
        .O(\ap_CS_fsm_reg[42] ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_24__0
       (.I0(ram_reg_0_i_85_n_13),
        .I1(ram_reg_0_i_86__0_n_13),
        .I2(ram_reg_3_3[8]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[8]),
        .O(\or_ln182_13_reg_5552_reg[12] ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D0C1D0C)) 
    ram_reg_0_i_25
       (.I0(ram_reg_0_i_20[7]),
        .I1(Q[4]),
        .I2(ram_reg_0_i_20_1[7]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_0[7]),
        .I5(Q[2]),
        .O(\or_ln182_2_reg_5486_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_27__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[7]),
        .I2(ram_reg_3_1[7]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[7]),
        .O(\ap_CS_fsm_reg[36]_6 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_28
       (.I0(ram_reg_0_i_88__0_n_13),
        .I1(ram_reg_0_i_89__0_n_13),
        .I2(ram_reg_3_3[7]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[7]),
        .O(\or_ln182_13_reg_5552_reg[11] ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D0C1D0C)) 
    ram_reg_0_i_29__0
       (.I0(ram_reg_0_i_20[6]),
        .I1(Q[4]),
        .I2(ram_reg_0_i_20_1[6]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_0[6]),
        .I5(Q[2]),
        .O(\or_ln182_2_reg_5486_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_31__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[6]),
        .I2(ram_reg_3_1[6]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[6]),
        .O(\ap_CS_fsm_reg[36]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFC500C5)) 
    ram_reg_0_i_32__0
       (.I0(ram_reg_0_i_91_n_13),
        .I1(ram_reg_3_3[6]),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(ram_reg_3_4[6]),
        .O(\or_ln182_13_reg_5552_reg[10] ));
  LUT6 #(
    .INIT(64'hCCCCAA00CCCCAA0F)) 
    ram_reg_0_i_33__0
       (.I0(ram_reg_3_3[5]),
        .I1(ram_reg_3_4[5]),
        .I2(ram_reg_0_i_92__0_n_13),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_0_i_93_n_13),
        .O(\or_ln182_13_reg_5552_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_35__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[5]),
        .I2(ram_reg_3_1[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[5]),
        .O(\ap_CS_fsm_reg[36]_4 ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_37
       (.I0(Q[5]),
        .I1(ram_reg_3_0[4]),
        .I2(ram_reg_3_1[4]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[4]),
        .O(\ap_CS_fsm_reg[36]_3 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_38__0
       (.I0(ram_reg_0_i_98__0_n_13),
        .I1(ram_reg_0_i_99__0_n_13),
        .I2(ram_reg_3_3[4]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[4]),
        .O(\or_ln182_13_reg_5552_reg[8] ));
  LUT6 #(
    .INIT(64'h00F00FFF04F404F4)) 
    ram_reg_0_i_40__0
       (.I0(ram_reg_0_i_20_0[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_i_20_1[3]),
        .I4(ram_reg_0_i_20[3]),
        .I5(Q[3]),
        .O(\or_ln182_1_reg_5480_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_41
       (.I0(Q[5]),
        .I1(ram_reg_3_0[3]),
        .I2(ram_reg_3_1[3]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[3]),
        .O(\ap_CS_fsm_reg[36]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_42__0
       (.I0(ram_reg_0_i_101__0_n_13),
        .I1(ram_reg_0_i_102__0_n_13),
        .I2(ram_reg_3_3[3]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[3]),
        .O(\or_ln182_13_reg_5552_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_44__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[2]),
        .I2(ram_reg_3_1[2]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[2]),
        .O(\ap_CS_fsm_reg[36]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_45__0
       (.I0(ram_reg_0_i_105__0_n_13),
        .I1(ram_reg_0_i_106__0_n_13),
        .I2(ram_reg_3_3[2]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[2]),
        .O(\or_ln182_13_reg_5552_reg[6] ));
  LUT6 #(
    .INIT(64'h00F00FFF04F404F4)) 
    ram_reg_0_i_47__0
       (.I0(ram_reg_0_i_20_0[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(ram_reg_0_i_20_1[1]),
        .I4(ram_reg_0_i_20[1]),
        .I5(Q[3]),
        .O(\or_ln182_1_reg_5480_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_48__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[1]),
        .I2(ram_reg_3_1[1]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[1]),
        .O(\ap_CS_fsm_reg[36]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_49
       (.I0(ram_reg_0_i_108_n_13),
        .I1(ram_reg_0_i_109_n_13),
        .I2(ram_reg_3_3[1]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[1]),
        .O(\or_ln182_13_reg_5552_reg[5] ));
  LUT6 #(
    .INIT(64'h10131010DCDFDCDC)) 
    ram_reg_0_i_51__0
       (.I0(ram_reg_0_i_20[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(ram_reg_0_i_20_0[0]),
        .I4(Q[2]),
        .I5(ram_reg_0_i_20_1[0]),
        .O(\or_ln182_2_reg_5486_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_0_i_52__0
       (.I0(Q[5]),
        .I1(ram_reg_3_0[0]),
        .I2(ram_reg_3_1[0]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(ram_reg_3_2[0]),
        .O(\ap_CS_fsm_reg[36] ));
  LUT6 #(
    .INIT(64'hFFFFF0440000F044)) 
    ram_reg_0_i_53__0
       (.I0(ram_reg_0_i_111__0_n_13),
        .I1(ram_reg_0_i_112__0_n_13),
        .I2(ram_reg_3_3[0]),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(ram_reg_3_4[0]),
        .O(\or_ln182_13_reg_5552_reg[4] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_55__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\ap_CS_fsm_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_56__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(Q[14]),
        .I3(Q[15]),
        .O(\ap_CS_fsm_reg[50] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_57
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[4]),
        .O(\ap_CS_fsm_reg[36]_8 ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_58
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[8]),
        .O(\ap_CS_fsm_reg[46] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_60
       (.I0(Q[15]),
        .I1(Q[14]),
        .O(\ap_CS_fsm_reg[56] ));
  LUT6 #(
    .INIT(64'h00000000FFFF00AE)) 
    ram_reg_0_i_62__0
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[10]),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(Q[14]),
        .O(\ap_CS_fsm_reg[48] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_64__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(\ap_CS_fsm_reg[38] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_67__0
       (.I0(\ap_CS_fsm_reg[52] ),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[15]),
        .O(\ap_CS_fsm_reg[46]_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_81__0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .O(\ap_CS_fsm_reg[34] ));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_82__0
       (.I0(ram_reg_0_i_20[8]),
        .I1(ram_reg_0_i_20_0[8]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_1[8]),
        .O(\or_ln182_2_reg_5486_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_84
       (.I0(Q[13]),
        .I1(Q[12]),
        .O(ram_reg_0_i_84_n_13));
  LUT6 #(
    .INIT(64'h00F00FFF04F404F4)) 
    ram_reg_0_i_85
       (.I0(ram_reg_0_i_24__0_2[8]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(ram_reg_0_i_24__0_1[8]),
        .I4(ram_reg_0_i_24__0_0[8]),
        .I5(Q[12]),
        .O(ram_reg_0_i_85_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_0_i_86__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(ram_reg_0_i_24__0_3[8]),
        .I4(ram_reg_0_i_125__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_86__0_n_13));
  LUT6 #(
    .INIT(64'h00F00FFF04F404F4)) 
    ram_reg_0_i_88__0
       (.I0(ram_reg_0_i_24__0_2[7]),
        .I1(Q[11]),
        .I2(Q[13]),
        .I3(ram_reg_0_i_24__0_1[7]),
        .I4(ram_reg_0_i_24__0_0[7]),
        .I5(Q[12]),
        .O(ram_reg_0_i_88__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_0_i_89__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(ram_reg_0_i_24__0_3[7]),
        .I4(ram_reg_0_i_127__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_89__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    ram_reg_0_i_91
       (.I0(ram_reg_0_i_128__0_n_13),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[13]),
        .I4(ram_reg_0_i_129_n_13),
        .O(ram_reg_0_i_91_n_13));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D0C1D0C)) 
    ram_reg_0_i_92__0
       (.I0(ram_reg_0_i_24__0_0[5]),
        .I1(Q[13]),
        .I2(ram_reg_0_i_24__0_1[5]),
        .I3(Q[12]),
        .I4(ram_reg_0_i_24__0_2[5]),
        .I5(Q[11]),
        .O(ram_reg_0_i_92__0_n_13));
  LUT6 #(
    .INIT(64'h000000000000FFDF)) 
    ram_reg_0_i_93
       (.I0(ram_reg_0_i_24__0_3[5]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[10]),
        .I4(ram_reg_0_i_130__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_93_n_13));
  LUT5 #(
    .INIT(32'h0503F5F3)) 
    ram_reg_0_i_94__0
       (.I0(ram_reg_0_i_20[5]),
        .I1(ram_reg_0_i_20_0[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_1[5]),
        .O(\or_ln182_2_reg_5486_reg[9] ));
  LUT5 #(
    .INIT(32'hFAFC0A0C)) 
    ram_reg_0_i_96__0
       (.I0(ram_reg_0_i_20[4]),
        .I1(ram_reg_0_i_20_0[4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(ram_reg_0_i_20_1[4]),
        .O(\or_ln182_2_reg_5486_reg[8] ));
  LUT6 #(
    .INIT(64'h1D0C1D3F1D0C1D0C)) 
    ram_reg_0_i_98__0
       (.I0(ram_reg_0_i_24__0_0[4]),
        .I1(Q[13]),
        .I2(ram_reg_0_i_24__0_1[4]),
        .I3(Q[12]),
        .I4(ram_reg_0_i_24__0_2[4]),
        .I5(Q[11]),
        .O(ram_reg_0_i_98__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0400)) 
    ram_reg_0_i_99__0
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(ram_reg_0_i_24__0_3[4]),
        .I4(ram_reg_0_i_131__0_n_13),
        .I5(ram_reg_0_i_126__0_n_13),
        .O(ram_reg_0_i_99__0_n_13));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataPulseShapedI_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:4],q0[7:4]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dataPulseShapedI_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataPulseShapedI_V_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:4],q0[11:8]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dataPulseShapedI_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataPulseShapedI_V_U/ram_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:4],q0[15:12]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(dataPulseShapedI_V_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "transmitter_real_output_RAM_AUTO_1R1W" *) 
module design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_0
   (\ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[51] ,
    \ap_CS_fsm_reg[23]_0 ,
    \ap_CS_fsm_reg[23]_1 ,
    \ap_CS_fsm_reg[23]_2 ,
    \ap_CS_fsm_reg[23]_3 ,
    \ap_CS_fsm_reg[23]_4 ,
    \ap_CS_fsm_reg[23]_5 ,
    \ap_CS_fsm_reg[23]_6 ,
    \ap_CS_fsm_reg[55] ,
    \ap_CS_fsm_reg[45] ,
    \ap_CS_fsm_reg[53] ,
    \ap_CS_fsm_reg[53]_0 ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[39] ,
    \ap_CS_fsm_reg[33] ,
    q0,
    Q,
    dataUpsampledI_V_address0,
    i_4_fu_672_reg,
    ram_reg_0_i_24__1_0,
    ram_reg_0_i_24__1_1,
    ram_reg_0_i_24__1_2,
    ram_reg_0_i_24__1_3,
    ram_reg_0_i_24__1_4,
    ram_reg_0_i_24__1_5,
    ap_clk,
    ram_reg_3_0,
    ADDRARDADDR,
    d0);
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[51] ;
  output \ap_CS_fsm_reg[23]_0 ;
  output \ap_CS_fsm_reg[23]_1 ;
  output \ap_CS_fsm_reg[23]_2 ;
  output \ap_CS_fsm_reg[23]_3 ;
  output \ap_CS_fsm_reg[23]_4 ;
  output \ap_CS_fsm_reg[23]_5 ;
  output \ap_CS_fsm_reg[23]_6 ;
  output \ap_CS_fsm_reg[55] ;
  output \ap_CS_fsm_reg[45] ;
  output \ap_CS_fsm_reg[53] ;
  output \ap_CS_fsm_reg[53]_0 ;
  output \ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[39] ;
  output \ap_CS_fsm_reg[33] ;
  output [15:0]q0;
  input [13:0]Q;
  input [8:0]dataUpsampledI_V_address0;
  input [7:0]i_4_fu_672_reg;
  input [10:0]ram_reg_0_i_24__1_0;
  input [10:0]ram_reg_0_i_24__1_1;
  input [10:0]ram_reg_0_i_24__1_2;
  input [9:0]ram_reg_0_i_24__1_3;
  input [9:0]ram_reg_0_i_24__1_4;
  input [9:0]ram_reg_0_i_24__1_5;
  input ap_clk;
  input ram_reg_3_0;
  input [12:0]ADDRARDADDR;
  input [15:0]d0;

  wire [12:0]ADDRARDADDR;
  wire [13:0]Q;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[23]_0 ;
  wire \ap_CS_fsm_reg[23]_1 ;
  wire \ap_CS_fsm_reg[23]_2 ;
  wire \ap_CS_fsm_reg[23]_3 ;
  wire \ap_CS_fsm_reg[23]_4 ;
  wire \ap_CS_fsm_reg[23]_5 ;
  wire \ap_CS_fsm_reg[23]_6 ;
  wire \ap_CS_fsm_reg[33] ;
  wire \ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg[45] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[51] ;
  wire \ap_CS_fsm_reg[53] ;
  wire \ap_CS_fsm_reg[53]_0 ;
  wire \ap_CS_fsm_reg[55] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [8:0]dataUpsampledI_V_address0;
  wire [7:0]i_4_fu_672_reg;
  wire [15:0]q0;
  wire ram_reg_0_i_100__1_n_13;
  wire ram_reg_0_i_101__1_n_13;
  wire ram_reg_0_i_102__1_n_13;
  wire ram_reg_0_i_103__1_n_13;
  wire ram_reg_0_i_104__1_n_13;
  wire ram_reg_0_i_105__1_n_13;
  wire ram_reg_0_i_106__1_n_13;
  wire ram_reg_0_i_107__0_n_13;
  wire ram_reg_0_i_108__1_n_13;
  wire ram_reg_0_i_109__0_n_13;
  wire ram_reg_0_i_110__1_n_13;
  wire ram_reg_0_i_111__1_n_13;
  wire ram_reg_0_i_114__0_n_13;
  wire ram_reg_0_i_115__1_n_13;
  wire [10:0]ram_reg_0_i_24__1_0;
  wire [10:0]ram_reg_0_i_24__1_1;
  wire [10:0]ram_reg_0_i_24__1_2;
  wire [9:0]ram_reg_0_i_24__1_3;
  wire [9:0]ram_reg_0_i_24__1_4;
  wire [9:0]ram_reg_0_i_24__1_5;
  wire ram_reg_0_i_86__1_n_13;
  wire ram_reg_0_i_87__1_n_13;
  wire ram_reg_0_i_88__1_n_13;
  wire ram_reg_0_i_89__1_n_13;
  wire ram_reg_0_i_90__1_n_13;
  wire ram_reg_0_i_91__1_n_13;
  wire ram_reg_0_i_92__1_n_13;
  wire ram_reg_0_i_93__0_n_13;
  wire ram_reg_0_i_94__1_n_13;
  wire ram_reg_0_i_95__1_n_13;
  wire ram_reg_0_i_96__1_n_13;
  wire ram_reg_0_i_97__1_n_13;
  wire ram_reg_3_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataUpsampledI_V_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:4],q0[3:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_3_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_100__1
       (.I0(ram_reg_0_i_24__1_0[6]),
        .I1(ram_reg_0_i_24__1_1[6]),
        .I2(ram_reg_0_i_24__1_2[6]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_100__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_101__1
       (.I0(ram_reg_0_i_24__1_3[5]),
        .I1(ram_reg_0_i_24__1_4[5]),
        .I2(ram_reg_0_i_24__1_5[5]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_101__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_102__1
       (.I0(i_4_fu_672_reg[3]),
        .I1(dataUpsampledI_V_address0[4]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_102__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_103__1
       (.I0(ram_reg_0_i_24__1_0[5]),
        .I1(ram_reg_0_i_24__1_1[5]),
        .I2(ram_reg_0_i_24__1_2[5]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_103__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_104__1
       (.I0(ram_reg_0_i_24__1_3[4]),
        .I1(ram_reg_0_i_24__1_4[4]),
        .I2(ram_reg_0_i_24__1_5[4]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_104__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_105__1
       (.I0(i_4_fu_672_reg[2]),
        .I1(dataUpsampledI_V_address0[3]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_105__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_106__1
       (.I0(ram_reg_0_i_24__1_0[4]),
        .I1(ram_reg_0_i_24__1_1[4]),
        .I2(ram_reg_0_i_24__1_2[4]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_106__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_107__0
       (.I0(ram_reg_0_i_24__1_3[3]),
        .I1(ram_reg_0_i_24__1_4[3]),
        .I2(ram_reg_0_i_24__1_5[3]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_107__0_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_108__1
       (.I0(i_4_fu_672_reg[1]),
        .I1(dataUpsampledI_V_address0[2]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_108__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_109__0
       (.I0(ram_reg_0_i_24__1_0[3]),
        .I1(ram_reg_0_i_24__1_1[3]),
        .I2(ram_reg_0_i_24__1_2[3]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_109__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_110__1
       (.I0(ram_reg_0_i_24__1_3[2]),
        .I1(ram_reg_0_i_24__1_4[2]),
        .I2(ram_reg_0_i_24__1_5[2]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_110__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_111__1
       (.I0(i_4_fu_672_reg[0]),
        .I1(dataUpsampledI_V_address0[1]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_111__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_114__0
       (.I0(ram_reg_0_i_24__1_0[2]),
        .I1(ram_reg_0_i_24__1_1[2]),
        .I2(ram_reg_0_i_24__1_2[2]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_114__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_115__1
       (.I0(ram_reg_0_i_24__1_3[1]),
        .I1(ram_reg_0_i_24__1_4[1]),
        .I2(ram_reg_0_i_24__1_5[1]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_115__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_117__1
       (.I0(ram_reg_0_i_24__1_0[1]),
        .I1(ram_reg_0_i_24__1_1[1]),
        .I2(ram_reg_0_i_24__1_2[1]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\ap_CS_fsm_reg[53]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_118__0
       (.I0(ram_reg_0_i_24__1_3[0]),
        .I1(ram_reg_0_i_24__1_4[0]),
        .I2(ram_reg_0_i_24__1_5[0]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\ap_CS_fsm_reg[47] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_120__0
       (.I0(ram_reg_0_i_24__1_0[0]),
        .I1(ram_reg_0_i_24__1_1[0]),
        .I2(ram_reg_0_i_24__1_2[0]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\ap_CS_fsm_reg[53] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_16__0
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .O(\ap_CS_fsm_reg[39] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_19__0
       (.I0(\ap_CS_fsm_reg[51] ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(Q[0]),
        .I5(Q[13]),
        .O(\ap_CS_fsm_reg[45] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_24__1
       (.I0(ram_reg_0_i_86__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_87__1_n_13),
        .I5(ram_reg_0_i_88__1_n_13),
        .O(\ap_CS_fsm_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_28__1
       (.I0(ram_reg_0_i_89__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_90__1_n_13),
        .I5(ram_reg_0_i_91__1_n_13),
        .O(\ap_CS_fsm_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_32__1
       (.I0(ram_reg_0_i_92__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_93__0_n_13),
        .I5(ram_reg_0_i_94__1_n_13),
        .O(\ap_CS_fsm_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_36__1
       (.I0(ram_reg_0_i_95__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_96__1_n_13),
        .I5(ram_reg_0_i_97__1_n_13),
        .O(\ap_CS_fsm_reg[23]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_40__1
       (.I0(ram_reg_0_i_100__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_101__1_n_13),
        .I5(ram_reg_0_i_102__1_n_13),
        .O(\ap_CS_fsm_reg[23]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_44__1
       (.I0(ram_reg_0_i_103__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_104__1_n_13),
        .I5(ram_reg_0_i_105__1_n_13),
        .O(\ap_CS_fsm_reg[23]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_48__1
       (.I0(ram_reg_0_i_106__1_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_107__0_n_13),
        .I5(ram_reg_0_i_108__1_n_13),
        .O(\ap_CS_fsm_reg[23]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02030202)) 
    ram_reg_0_i_52__1
       (.I0(ram_reg_0_i_109__0_n_13),
        .I1(Q[0]),
        .I2(Q[13]),
        .I3(\ap_CS_fsm_reg[51] ),
        .I4(ram_reg_0_i_110__1_n_13),
        .I5(ram_reg_0_i_111__1_n_13),
        .O(\ap_CS_fsm_reg[23]_6 ));
  LUT6 #(
    .INIT(64'h0000FFBA000000BA)) 
    ram_reg_0_i_56__1
       (.I0(ram_reg_0_i_114__0_n_13),
        .I1(\ap_CS_fsm_reg[51] ),
        .I2(ram_reg_0_i_115__1_n_13),
        .I3(Q[13]),
        .I4(Q[0]),
        .I5(dataUpsampledI_V_address0[0]),
        .O(\ap_CS_fsm_reg[55] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_76__1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .O(\ap_CS_fsm_reg[33] ));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_80__1
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(Q[12]),
        .O(\ap_CS_fsm_reg[51] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_86__1
       (.I0(ram_reg_0_i_24__1_0[10]),
        .I1(ram_reg_0_i_24__1_1[10]),
        .I2(ram_reg_0_i_24__1_2[10]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_86__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_87__1
       (.I0(ram_reg_0_i_24__1_3[9]),
        .I1(ram_reg_0_i_24__1_4[9]),
        .I2(ram_reg_0_i_24__1_5[9]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_87__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_88__1
       (.I0(i_4_fu_672_reg[7]),
        .I1(dataUpsampledI_V_address0[8]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_88__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_89__1
       (.I0(ram_reg_0_i_24__1_0[9]),
        .I1(ram_reg_0_i_24__1_1[9]),
        .I2(ram_reg_0_i_24__1_2[9]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_89__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_90__1
       (.I0(ram_reg_0_i_24__1_3[8]),
        .I1(ram_reg_0_i_24__1_4[8]),
        .I2(ram_reg_0_i_24__1_5[8]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_90__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_91__1
       (.I0(i_4_fu_672_reg[6]),
        .I1(dataUpsampledI_V_address0[7]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_91__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_92__1
       (.I0(ram_reg_0_i_24__1_0[8]),
        .I1(ram_reg_0_i_24__1_1[8]),
        .I2(ram_reg_0_i_24__1_2[8]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_92__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_93__0
       (.I0(ram_reg_0_i_24__1_3[7]),
        .I1(ram_reg_0_i_24__1_4[7]),
        .I2(ram_reg_0_i_24__1_5[7]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_93__0_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_94__1
       (.I0(i_4_fu_672_reg[5]),
        .I1(dataUpsampledI_V_address0[6]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_94__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_95__1
       (.I0(ram_reg_0_i_24__1_0[7]),
        .I1(ram_reg_0_i_24__1_1[7]),
        .I2(ram_reg_0_i_24__1_2[7]),
        .I3(Q[12]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(ram_reg_0_i_95__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_96__1
       (.I0(ram_reg_0_i_24__1_3[6]),
        .I1(ram_reg_0_i_24__1_4[6]),
        .I2(ram_reg_0_i_24__1_5[6]),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(ram_reg_0_i_96__1_n_13));
  LUT4 #(
    .INIT(16'hACA0)) 
    ram_reg_0_i_97__1
       (.I0(i_4_fu_672_reg[4]),
        .I1(dataUpsampledI_V_address0[5]),
        .I2(Q[0]),
        .I3(Q[13]),
        .O(ram_reg_0_i_97__1_n_13));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataUpsampledI_V_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:4],q0[7:4]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_3_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataUpsampledI_V_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:4],q0[11:8]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_3_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/dataUpsampledI_V_U/ram_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ADDRARDADDR,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:4],q0[15:12]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_3_0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({Q[0],Q[0],Q[0],Q[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "transmitter_real_output_RAM_AUTO_1R1W" *) 
module design_1_transmitter_0_1_transmitter_real_output_RAM_AUTO_1R1W_1
   (\ap_CS_fsm_reg[110] ,
    \ap_CS_fsm_reg[113] ,
    \ap_CS_fsm_reg[92] ,
    \ap_CS_fsm_reg[85] ,
    \ap_CS_fsm_reg[92]_0 ,
    \ap_CS_fsm_reg[96] ,
    \ap_CS_fsm_reg[113]_0 ,
    \ap_CS_fsm_reg[85]_0 ,
    \ap_CS_fsm_reg[155] ,
    \ap_CS_fsm_reg[87] ,
    \ap_CS_fsm_reg[155]_0 ,
    \ap_CS_fsm_reg[129] ,
    \ap_CS_fsm_reg[94] ,
    \ap_CS_fsm_reg[172] ,
    \ap_CS_fsm_reg[183] ,
    \ap_CS_fsm_reg[165] ,
    \ap_CS_fsm_reg[145] ,
    \ap_CS_fsm_reg[182] ,
    \ap_CS_fsm_reg[154] ,
    \ap_CS_fsm_reg[73] ,
    \ap_CS_fsm_reg[72] ,
    \ap_CS_fsm_reg[59] ,
    \ap_CS_fsm_reg[66] ,
    \ap_CS_fsm_reg[64] ,
    \ap_CS_fsm_reg[74] ,
    \ap_CS_fsm_reg[59]_0 ,
    \ap_CS_fsm_reg[76] ,
    \ap_CS_fsm_reg[82] ,
    \ap_CS_fsm_reg[81] ,
    \ap_CS_fsm_reg[103] ,
    \ap_CS_fsm_reg[73]_0 ,
    \ap_CS_fsm_reg[105] ,
    \ap_CS_fsm_reg[183]_0 ,
    \ap_CS_fsm_reg[63] ,
    \ap_CS_fsm_reg[63]_0 ,
    \ap_CS_fsm_reg[129]_0 ,
    \ap_CS_fsm_reg[136] ,
    \ap_CS_fsm_reg[124] ,
    \ap_CS_fsm_reg[113]_1 ,
    \ap_CS_fsm_reg[120] ,
    \ap_CS_fsm_reg[122] ,
    \ap_CS_fsm_reg[113]_2 ,
    \ap_CS_fsm_reg[119] ,
    \ap_CS_fsm_reg[81]_0 ,
    q0,
    ap_CS_fsm_state111,
    ap_CS_fsm_state105,
    ap_CS_fsm_state106,
    ap_CS_fsm_state107,
    ap_CS_fsm_state108,
    ap_CS_fsm_state110,
    ap_CS_fsm_state109,
    ap_CS_fsm_state86,
    ap_CS_fsm_state85,
    ap_CS_fsm_state93,
    ap_CS_fsm_state103,
    ap_CS_fsm_state104,
    ap_CS_fsm_state95,
    ap_CS_fsm_state96,
    ap_CS_fsm_state94,
    ap_CS_fsm_state173,
    ap_CS_fsm_state174,
    ap_CS_fsm_state172,
    ap_CS_fsm_state184,
    ap_CS_fsm_state186,
    ap_CS_fsm_state185,
    ap_CS_fsm_state146,
    ap_CS_fsm_state156,
    ap_CS_fsm_state155,
    ap_CS_fsm_state183,
    ap_CS_fsm_state171,
    ap_CS_fsm_state165,
    ap_CS_fsm_state168,
    ap_CS_fsm_state167,
    ap_CS_fsm_state169,
    ap_CS_fsm_state170,
    ap_CS_fsm_state166,
    ap_CS_fsm_state74,
    ap_CS_fsm_state73,
    ap_CS_fsm_state71,
    ap_CS_fsm_state72,
    ap_CS_fsm_state69,
    ap_CS_fsm_state70,
    ap_CS_fsm_state68,
    Q,
    ap_CS_fsm_state67,
    ap_CS_fsm_state91,
    ap_CS_fsm_state92,
    ap_CS_fsm_state97,
    ap_CS_fsm_state98,
    ap_CS_fsm_state77,
    ap_CS_fsm_state78,
    ap_CS_fsm_state79,
    ap_CS_fsm_state80,
    ap_CS_fsm_state82,
    ap_CS_fsm_state81,
    ap_CS_fsm_state75,
    ap_CS_fsm_state76,
    ap_CS_fsm_state83,
    ap_CS_fsm_state84,
    ap_CS_fsm_state182,
    ap_CS_fsm_state181,
    ap_CS_fsm_state179,
    ap_CS_fsm_state180,
    ap_CS_fsm_state177,
    ap_CS_fsm_state178,
    ap_CS_fsm_state176,
    ap_CS_fsm_state175,
    ap_CS_fsm_state100,
    ap_CS_fsm_state99,
    ap_CS_fsm_state87,
    ap_CS_fsm_state88,
    ap_CS_fsm_state90,
    ap_CS_fsm_state89,
    ap_CS_fsm_state101,
    ap_CS_fsm_state102,
    ap_CS_fsm_state65,
    ap_CS_fsm_state66,
    ap_CS_fsm_state63,
    ap_CS_fsm_state64,
    ap_CS_fsm_state62,
    ap_CS_fsm_state61,
    ap_CS_fsm_state147,
    ap_CS_fsm_state148,
    ap_CS_fsm_state163,
    ap_CS_fsm_state164,
    ap_CS_fsm_state158,
    ap_CS_fsm_state157,
    ap_CS_fsm_state153,
    ap_CS_fsm_state154,
    ap_CS_fsm_state150,
    ap_CS_fsm_state149,
    ap_CS_fsm_state152,
    ap_CS_fsm_state151,
    ap_CS_fsm_state161,
    ap_CS_fsm_state162,
    ap_CS_fsm_state160,
    ap_CS_fsm_state159,
    ap_CS_fsm_state145,
    ap_CS_fsm_state141,
    ap_CS_fsm_state142,
    ap_CS_fsm_state143,
    ap_CS_fsm_state144,
    ap_CS_fsm_state140,
    ap_CS_fsm_state139,
    ap_CS_fsm_state135,
    ap_CS_fsm_state134,
    ap_CS_fsm_state136,
    ap_CS_fsm_state137,
    ap_CS_fsm_state138,
    ap_CS_fsm_state133,
    ap_CS_fsm_state130,
    ap_CS_fsm_state132,
    ap_CS_fsm_state131,
    ap_CS_fsm_state121,
    ap_CS_fsm_state122,
    ap_CS_fsm_state114,
    ap_CS_fsm_state113,
    ap_CS_fsm_state112,
    ap_CS_fsm_state120,
    ap_CS_fsm_state119,
    ap_CS_fsm_state118,
    ap_CS_fsm_state117,
    ap_CS_fsm_state116,
    ap_CS_fsm_state115,
    ap_CS_fsm_state128,
    ap_CS_fsm_state127,
    ap_CS_fsm_state129,
    ap_CS_fsm_state124,
    ap_CS_fsm_state125,
    ap_CS_fsm_state126,
    ap_CS_fsm_state123,
    ap_clk,
    real_output_ce0,
    ram_reg_3_0,
    d0,
    WEA);
  output \ap_CS_fsm_reg[110] ;
  output \ap_CS_fsm_reg[113] ;
  output \ap_CS_fsm_reg[92] ;
  output \ap_CS_fsm_reg[85] ;
  output \ap_CS_fsm_reg[92]_0 ;
  output \ap_CS_fsm_reg[96] ;
  output \ap_CS_fsm_reg[113]_0 ;
  output \ap_CS_fsm_reg[85]_0 ;
  output \ap_CS_fsm_reg[155] ;
  output \ap_CS_fsm_reg[87] ;
  output \ap_CS_fsm_reg[155]_0 ;
  output \ap_CS_fsm_reg[129] ;
  output \ap_CS_fsm_reg[94] ;
  output \ap_CS_fsm_reg[172] ;
  output \ap_CS_fsm_reg[183] ;
  output \ap_CS_fsm_reg[165] ;
  output \ap_CS_fsm_reg[145] ;
  output \ap_CS_fsm_reg[182] ;
  output \ap_CS_fsm_reg[154] ;
  output \ap_CS_fsm_reg[73] ;
  output \ap_CS_fsm_reg[72] ;
  output \ap_CS_fsm_reg[59] ;
  output \ap_CS_fsm_reg[66] ;
  output \ap_CS_fsm_reg[64] ;
  output \ap_CS_fsm_reg[74] ;
  output \ap_CS_fsm_reg[59]_0 ;
  output \ap_CS_fsm_reg[76] ;
  output \ap_CS_fsm_reg[82] ;
  output \ap_CS_fsm_reg[81] ;
  output \ap_CS_fsm_reg[103] ;
  output \ap_CS_fsm_reg[73]_0 ;
  output \ap_CS_fsm_reg[105] ;
  output \ap_CS_fsm_reg[183]_0 ;
  output \ap_CS_fsm_reg[63] ;
  output \ap_CS_fsm_reg[63]_0 ;
  output \ap_CS_fsm_reg[129]_0 ;
  output \ap_CS_fsm_reg[136] ;
  output \ap_CS_fsm_reg[124] ;
  output \ap_CS_fsm_reg[113]_1 ;
  output \ap_CS_fsm_reg[120] ;
  output \ap_CS_fsm_reg[122] ;
  output \ap_CS_fsm_reg[113]_2 ;
  output \ap_CS_fsm_reg[119] ;
  output \ap_CS_fsm_reg[81]_0 ;
  output [15:0]q0;
  input ap_CS_fsm_state111;
  input ap_CS_fsm_state105;
  input ap_CS_fsm_state106;
  input ap_CS_fsm_state107;
  input ap_CS_fsm_state108;
  input ap_CS_fsm_state110;
  input ap_CS_fsm_state109;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state93;
  input ap_CS_fsm_state103;
  input ap_CS_fsm_state104;
  input ap_CS_fsm_state95;
  input ap_CS_fsm_state96;
  input ap_CS_fsm_state94;
  input ap_CS_fsm_state173;
  input ap_CS_fsm_state174;
  input ap_CS_fsm_state172;
  input ap_CS_fsm_state184;
  input ap_CS_fsm_state186;
  input ap_CS_fsm_state185;
  input ap_CS_fsm_state146;
  input ap_CS_fsm_state156;
  input ap_CS_fsm_state155;
  input ap_CS_fsm_state183;
  input ap_CS_fsm_state171;
  input ap_CS_fsm_state165;
  input ap_CS_fsm_state168;
  input ap_CS_fsm_state167;
  input ap_CS_fsm_state169;
  input ap_CS_fsm_state170;
  input ap_CS_fsm_state166;
  input ap_CS_fsm_state74;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state69;
  input ap_CS_fsm_state70;
  input ap_CS_fsm_state68;
  input [1:0]Q;
  input ap_CS_fsm_state67;
  input ap_CS_fsm_state91;
  input ap_CS_fsm_state92;
  input ap_CS_fsm_state97;
  input ap_CS_fsm_state98;
  input ap_CS_fsm_state77;
  input ap_CS_fsm_state78;
  input ap_CS_fsm_state79;
  input ap_CS_fsm_state80;
  input ap_CS_fsm_state82;
  input ap_CS_fsm_state81;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state76;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state84;
  input ap_CS_fsm_state182;
  input ap_CS_fsm_state181;
  input ap_CS_fsm_state179;
  input ap_CS_fsm_state180;
  input ap_CS_fsm_state177;
  input ap_CS_fsm_state178;
  input ap_CS_fsm_state176;
  input ap_CS_fsm_state175;
  input ap_CS_fsm_state100;
  input ap_CS_fsm_state99;
  input ap_CS_fsm_state87;
  input ap_CS_fsm_state88;
  input ap_CS_fsm_state90;
  input ap_CS_fsm_state89;
  input ap_CS_fsm_state101;
  input ap_CS_fsm_state102;
  input ap_CS_fsm_state65;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state63;
  input ap_CS_fsm_state64;
  input ap_CS_fsm_state62;
  input ap_CS_fsm_state61;
  input ap_CS_fsm_state147;
  input ap_CS_fsm_state148;
  input ap_CS_fsm_state163;
  input ap_CS_fsm_state164;
  input ap_CS_fsm_state158;
  input ap_CS_fsm_state157;
  input ap_CS_fsm_state153;
  input ap_CS_fsm_state154;
  input ap_CS_fsm_state150;
  input ap_CS_fsm_state149;
  input ap_CS_fsm_state152;
  input ap_CS_fsm_state151;
  input ap_CS_fsm_state161;
  input ap_CS_fsm_state162;
  input ap_CS_fsm_state160;
  input ap_CS_fsm_state159;
  input ap_CS_fsm_state145;
  input ap_CS_fsm_state141;
  input ap_CS_fsm_state142;
  input ap_CS_fsm_state143;
  input ap_CS_fsm_state144;
  input ap_CS_fsm_state140;
  input ap_CS_fsm_state139;
  input ap_CS_fsm_state135;
  input ap_CS_fsm_state134;
  input ap_CS_fsm_state136;
  input ap_CS_fsm_state137;
  input ap_CS_fsm_state138;
  input ap_CS_fsm_state133;
  input ap_CS_fsm_state130;
  input ap_CS_fsm_state132;
  input ap_CS_fsm_state131;
  input ap_CS_fsm_state121;
  input ap_CS_fsm_state122;
  input ap_CS_fsm_state114;
  input ap_CS_fsm_state113;
  input ap_CS_fsm_state112;
  input ap_CS_fsm_state120;
  input ap_CS_fsm_state119;
  input ap_CS_fsm_state118;
  input ap_CS_fsm_state117;
  input ap_CS_fsm_state116;
  input ap_CS_fsm_state115;
  input ap_CS_fsm_state128;
  input ap_CS_fsm_state127;
  input ap_CS_fsm_state129;
  input ap_CS_fsm_state124;
  input ap_CS_fsm_state125;
  input ap_CS_fsm_state126;
  input ap_CS_fsm_state123;
  input ap_clk;
  input real_output_ce0;
  input [12:0]ram_reg_3_0;
  input [15:0]d0;
  input [0:0]WEA;

  wire \B_V_data_1_state[0]_i_16_n_13 ;
  wire \B_V_data_1_state[0]_i_17_n_13 ;
  wire \B_V_data_1_state[0]_i_18_n_13 ;
  wire \B_V_data_1_state[0]_i_19_n_13 ;
  wire \B_V_data_1_state[0]_i_30_n_13 ;
  wire \B_V_data_1_state[0]_i_31_n_13 ;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[103] ;
  wire \ap_CS_fsm_reg[105] ;
  wire \ap_CS_fsm_reg[110] ;
  wire \ap_CS_fsm_reg[113] ;
  wire \ap_CS_fsm_reg[113]_0 ;
  wire \ap_CS_fsm_reg[113]_1 ;
  wire \ap_CS_fsm_reg[113]_2 ;
  wire \ap_CS_fsm_reg[119] ;
  wire \ap_CS_fsm_reg[120] ;
  wire \ap_CS_fsm_reg[122] ;
  wire \ap_CS_fsm_reg[124] ;
  wire \ap_CS_fsm_reg[129] ;
  wire \ap_CS_fsm_reg[129]_0 ;
  wire \ap_CS_fsm_reg[136] ;
  wire \ap_CS_fsm_reg[145] ;
  wire \ap_CS_fsm_reg[154] ;
  wire \ap_CS_fsm_reg[155] ;
  wire \ap_CS_fsm_reg[155]_0 ;
  wire \ap_CS_fsm_reg[165] ;
  wire \ap_CS_fsm_reg[172] ;
  wire \ap_CS_fsm_reg[182] ;
  wire \ap_CS_fsm_reg[183] ;
  wire \ap_CS_fsm_reg[183]_0 ;
  wire \ap_CS_fsm_reg[59] ;
  wire \ap_CS_fsm_reg[59]_0 ;
  wire \ap_CS_fsm_reg[63] ;
  wire \ap_CS_fsm_reg[63]_0 ;
  wire \ap_CS_fsm_reg[64] ;
  wire \ap_CS_fsm_reg[66] ;
  wire \ap_CS_fsm_reg[72] ;
  wire \ap_CS_fsm_reg[73] ;
  wire \ap_CS_fsm_reg[73]_0 ;
  wire \ap_CS_fsm_reg[74] ;
  wire \ap_CS_fsm_reg[76] ;
  wire \ap_CS_fsm_reg[81] ;
  wire \ap_CS_fsm_reg[81]_0 ;
  wire \ap_CS_fsm_reg[82] ;
  wire \ap_CS_fsm_reg[85] ;
  wire \ap_CS_fsm_reg[85]_0 ;
  wire \ap_CS_fsm_reg[87] ;
  wire \ap_CS_fsm_reg[92] ;
  wire \ap_CS_fsm_reg[92]_0 ;
  wire \ap_CS_fsm_reg[94] ;
  wire \ap_CS_fsm_reg[96] ;
  wire ap_CS_fsm_state100;
  wire ap_CS_fsm_state101;
  wire ap_CS_fsm_state102;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state106;
  wire ap_CS_fsm_state107;
  wire ap_CS_fsm_state108;
  wire ap_CS_fsm_state109;
  wire ap_CS_fsm_state110;
  wire ap_CS_fsm_state111;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state164;
  wire ap_CS_fsm_state165;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state172;
  wire ap_CS_fsm_state173;
  wire ap_CS_fsm_state174;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state181;
  wire ap_CS_fsm_state182;
  wire ap_CS_fsm_state183;
  wire ap_CS_fsm_state184;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state67;
  wire ap_CS_fsm_state68;
  wire ap_CS_fsm_state69;
  wire ap_CS_fsm_state70;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state76;
  wire ap_CS_fsm_state77;
  wire ap_CS_fsm_state78;
  wire ap_CS_fsm_state79;
  wire ap_CS_fsm_state80;
  wire ap_CS_fsm_state81;
  wire ap_CS_fsm_state82;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state87;
  wire ap_CS_fsm_state88;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state90;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_CS_fsm_state93;
  wire ap_CS_fsm_state94;
  wire ap_CS_fsm_state95;
  wire ap_CS_fsm_state96;
  wire ap_CS_fsm_state97;
  wire ap_CS_fsm_state98;
  wire ap_CS_fsm_state99;
  wire ap_clk;
  wire [15:0]d0;
  wire [15:0]q0;
  wire ram_reg_0_i_102_n_13;
  wire ram_reg_0_i_103__0_n_13;
  wire ram_reg_0_i_104__0_n_13;
  wire ram_reg_0_i_105_n_13;
  wire ram_reg_0_i_106_n_13;
  wire ram_reg_0_i_107__1_n_13;
  wire ram_reg_0_i_108__0_n_13;
  wire ram_reg_0_i_109__1_n_13;
  wire ram_reg_0_i_110__0_n_13;
  wire ram_reg_0_i_111_n_13;
  wire ram_reg_0_i_112_n_13;
  wire ram_reg_0_i_113__0_n_13;
  wire ram_reg_0_i_114_n_13;
  wire ram_reg_0_i_115_n_13;
  wire ram_reg_0_i_123_n_13;
  wire ram_reg_0_i_124_n_13;
  wire ram_reg_0_i_125_n_13;
  wire ram_reg_0_i_126_n_13;
  wire ram_reg_0_i_127_n_13;
  wire ram_reg_0_i_129__0_n_13;
  wire ram_reg_0_i_130_n_13;
  wire ram_reg_0_i_131_n_13;
  wire ram_reg_0_i_132_n_13;
  wire ram_reg_0_i_133_n_13;
  wire ram_reg_0_i_134_n_13;
  wire ram_reg_0_i_135_n_13;
  wire ram_reg_0_i_136_n_13;
  wire ram_reg_0_i_137_n_13;
  wire ram_reg_0_i_141_n_13;
  wire ram_reg_0_i_142_n_13;
  wire ram_reg_0_i_143_n_13;
  wire ram_reg_0_i_144_n_13;
  wire ram_reg_0_i_145_n_13;
  wire ram_reg_0_i_146_n_13;
  wire ram_reg_0_i_147_n_13;
  wire ram_reg_0_i_148_n_13;
  wire ram_reg_0_i_149_n_13;
  wire ram_reg_0_i_150_n_13;
  wire ram_reg_0_i_151_n_13;
  wire ram_reg_0_i_152_n_13;
  wire ram_reg_0_i_153_n_13;
  wire ram_reg_0_i_154_n_13;
  wire ram_reg_0_i_155_n_13;
  wire ram_reg_0_i_156_n_13;
  wire ram_reg_0_i_159_n_13;
  wire ram_reg_0_i_160_n_13;
  wire ram_reg_0_i_162_n_13;
  wire ram_reg_0_i_163_n_13;
  wire ram_reg_0_i_164_n_13;
  wire ram_reg_0_i_56_n_13;
  wire ram_reg_0_i_57__0_n_13;
  wire ram_reg_0_i_58__0_n_13;
  wire ram_reg_0_i_59__0_n_13;
  wire ram_reg_0_i_60__0_n_13;
  wire ram_reg_0_i_61__0_n_13;
  wire ram_reg_0_i_62_n_13;
  wire ram_reg_0_i_63_n_13;
  wire ram_reg_0_i_64_n_13;
  wire ram_reg_0_i_65_n_13;
  wire ram_reg_0_i_67_n_13;
  wire ram_reg_0_i_68_n_13;
  wire ram_reg_0_i_69_n_13;
  wire ram_reg_0_i_70_n_13;
  wire ram_reg_0_i_71_n_13;
  wire ram_reg_0_i_72_n_13;
  wire ram_reg_0_i_73_n_13;
  wire ram_reg_0_i_74__0_n_13;
  wire ram_reg_0_i_75_n_13;
  wire ram_reg_0_i_76_n_13;
  wire ram_reg_0_i_77_n_13;
  wire ram_reg_0_i_78_n_13;
  wire ram_reg_0_i_79_n_13;
  wire ram_reg_0_i_80_n_13;
  wire ram_reg_0_i_81_n_13;
  wire ram_reg_0_i_82_n_13;
  wire ram_reg_0_i_83__0_n_13;
  wire ram_reg_0_i_84__0_n_13;
  wire ram_reg_0_i_85__0_n_13;
  wire ram_reg_0_i_86_n_13;
  wire ram_reg_0_i_89_n_13;
  wire ram_reg_0_i_90__0_n_13;
  wire ram_reg_0_i_91__0_n_13;
  wire ram_reg_0_i_92_n_13;
  wire ram_reg_0_i_93__1_n_13;
  wire ram_reg_0_i_94_n_13;
  wire ram_reg_0_i_95__0_n_13;
  wire ram_reg_0_i_96_n_13;
  wire ram_reg_0_i_97__0_n_13;
  wire ram_reg_0_i_98_n_13;
  wire [12:0]ram_reg_3_0;
  wire real_output_ce0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:4]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[0]_i_13 
       (.I0(ap_CS_fsm_state106),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state93),
        .I3(ap_CS_fsm_state99),
        .I4(\B_V_data_1_state[0]_i_30_n_13 ),
        .I5(\B_V_data_1_state[0]_i_31_n_13 ),
        .O(\ap_CS_fsm_reg[105] ));
  LUT2 #(
    .INIT(4'h1)) 
    \B_V_data_1_state[0]_i_14 
       (.I0(ap_CS_fsm_state97),
        .I1(ap_CS_fsm_state98),
        .O(\ap_CS_fsm_reg[96] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_state[0]_i_15 
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state68),
        .I3(ap_CS_fsm_state67),
        .O(\ap_CS_fsm_reg[73]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[0]_i_16 
       (.I0(\ap_CS_fsm_reg[81] ),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state78),
        .I3(ap_CS_fsm_state77),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state84),
        .O(\B_V_data_1_state[0]_i_16_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[0]_i_17 
       (.I0(ap_CS_fsm_state173),
        .I1(ap_CS_fsm_state174),
        .I2(ap_CS_fsm_state172),
        .I3(ap_CS_fsm_state109),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state111),
        .O(\B_V_data_1_state[0]_i_17_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_state[0]_i_18 
       (.I0(ap_CS_fsm_state70),
        .I1(ap_CS_fsm_state69),
        .I2(ap_CS_fsm_state72),
        .I3(ap_CS_fsm_state71),
        .O(\B_V_data_1_state[0]_i_18_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \B_V_data_1_state[0]_i_19 
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state164),
        .I5(ap_CS_fsm_state165),
        .O(\B_V_data_1_state[0]_i_19_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_state[0]_i_30 
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state182),
        .O(\B_V_data_1_state[0]_i_30_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \B_V_data_1_state[0]_i_31 
       (.I0(ap_CS_fsm_state87),
        .I1(ap_CS_fsm_state88),
        .O(\B_V_data_1_state[0]_i_31_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[0]_i_5 
       (.I0(\B_V_data_1_state[0]_i_16_n_13 ),
        .I1(\B_V_data_1_state[0]_i_17_n_13 ),
        .I2(ap_CS_fsm_state95),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state94),
        .I5(\B_V_data_1_state[0]_i_18_n_13 ),
        .O(\ap_CS_fsm_reg[94] ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \B_V_data_1_state[0]_i_6 
       (.I0(\ap_CS_fsm_reg[64] ),
        .I1(\B_V_data_1_state[0]_i_19_n_13 ),
        .I2(ap_CS_fsm_state184),
        .I3(ap_CS_fsm_state186),
        .I4(ap_CS_fsm_state185),
        .I5(ap_CS_fsm_state183),
        .O(\ap_CS_fsm_reg[183]_0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/real_output_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[3:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_0_DOADO_UNCONNECTED[31:4],q0[3:0]}),
        .DOBDO(NLW_ram_reg_0_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(real_output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h5555FFFC)) 
    ram_reg_0_i_100__0
       (.I0(ram_reg_0_i_141_n_13),
        .I1(ram_reg_0_i_142_n_13),
        .I2(ap_CS_fsm_state120),
        .I3(ap_CS_fsm_state119),
        .I4(ram_reg_0_i_58__0_n_13),
        .O(\ap_CS_fsm_reg[119] ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    ram_reg_0_i_101
       (.I0(ap_CS_fsm_state137),
        .I1(ap_CS_fsm_state138),
        .I2(ram_reg_0_i_61__0_n_13),
        .I3(ram_reg_0_i_143_n_13),
        .I4(ap_CS_fsm_state133),
        .I5(ap_CS_fsm_state134),
        .O(\ap_CS_fsm_reg[136] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    ram_reg_0_i_102
       (.I0(ram_reg_0_i_110__0_n_13),
        .I1(ap_CS_fsm_state91),
        .I2(ap_CS_fsm_state92),
        .I3(ram_reg_0_i_144_n_13),
        .I4(ap_CS_fsm_state93),
        .O(ram_reg_0_i_102_n_13));
  LUT5 #(
    .INIT(32'hEEEFEFEF)) 
    ram_reg_0_i_103__0
       (.I0(ap_CS_fsm_state101),
        .I1(ap_CS_fsm_state102),
        .I2(ram_reg_0_i_77_n_13),
        .I3(\ap_CS_fsm_reg[96] ),
        .I4(ram_reg_0_i_127_n_13),
        .O(ram_reg_0_i_103__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_0_i_104__0
       (.I0(ram_reg_0_i_67_n_13),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .O(ram_reg_0_i_104__0_n_13));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_i_105
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state106),
        .I2(ap_CS_fsm_state107),
        .I3(ap_CS_fsm_state108),
        .I4(ap_CS_fsm_state110),
        .I5(ap_CS_fsm_state109),
        .O(ram_reg_0_i_105_n_13));
  LUT5 #(
    .INIT(32'hBABABABB)) 
    ram_reg_0_i_106
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state185),
        .I2(ram_reg_0_i_145_n_13),
        .I3(ram_reg_0_i_146_n_13),
        .I4(ram_reg_0_i_97__0_n_13),
        .O(ram_reg_0_i_106_n_13));
  LUT6 #(
    .INIT(64'h1111FFF1FFFFFFFF)) 
    ram_reg_0_i_107__1
       (.I0(ram_reg_0_i_63_n_13),
        .I1(ram_reg_0_i_147_n_13),
        .I2(ram_reg_0_i_148_n_13),
        .I3(ap_CS_fsm_state164),
        .I4(ap_CS_fsm_state165),
        .I5(ram_reg_0_i_62_n_13),
        .O(ram_reg_0_i_107__1_n_13));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_i_108__0
       (.I0(ap_CS_fsm_state145),
        .I1(ap_CS_fsm_state144),
        .I2(ap_CS_fsm_state143),
        .I3(ap_CS_fsm_state142),
        .I4(ap_CS_fsm_state141),
        .I5(ap_CS_fsm_state140),
        .O(ram_reg_0_i_108__0_n_13));
  LUT3 #(
    .INIT(8'h45)) 
    ram_reg_0_i_109__1
       (.I0(ap_CS_fsm_state93),
        .I1(ap_CS_fsm_state92),
        .I2(ram_reg_0_i_149_n_13),
        .O(ram_reg_0_i_109__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_110__0
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state94),
        .I3(ap_CS_fsm_state97),
        .I4(ap_CS_fsm_state98),
        .I5(ram_reg_0_i_77_n_13),
        .O(ram_reg_0_i_110__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF01000101)) 
    ram_reg_0_i_111
       (.I0(ram_reg_0_i_77_n_13),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state97),
        .I3(ap_CS_fsm_state96),
        .I4(ap_CS_fsm_state95),
        .I5(ram_reg_0_i_150_n_13),
        .O(ram_reg_0_i_111_n_13));
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_0_i_112
       (.I0(ram_reg_0_i_151_n_13),
        .I1(ap_CS_fsm_state109),
        .I2(ap_CS_fsm_state110),
        .I3(ap_CS_fsm_state111),
        .I4(ram_reg_0_i_104__0_n_13),
        .O(ram_reg_0_i_112_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    ram_reg_0_i_113__0
       (.I0(ram_reg_0_i_83__0_n_13),
        .I1(ap_CS_fsm_state128),
        .I2(ap_CS_fsm_state127),
        .I3(ap_CS_fsm_state129),
        .I4(ap_CS_fsm_state122),
        .I5(ram_reg_0_i_152_n_13),
        .O(ram_reg_0_i_113__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h000045FF)) 
    ram_reg_0_i_114
       (.I0(ap_CS_fsm_state114),
        .I1(ap_CS_fsm_state113),
        .I2(ap_CS_fsm_state112),
        .I3(ram_reg_0_i_72_n_13),
        .I4(ram_reg_0_i_153_n_13),
        .O(ram_reg_0_i_114_n_13));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h1511)) 
    ram_reg_0_i_115
       (.I0(ram_reg_0_i_154_n_13),
        .I1(ram_reg_0_i_155_n_13),
        .I2(ap_CS_fsm_state132),
        .I3(ap_CS_fsm_state131),
        .O(ram_reg_0_i_115_n_13));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    ram_reg_0_i_116
       (.I0(ram_reg_0_i_156_n_13),
        .I1(ap_CS_fsm_state82),
        .I2(ap_CS_fsm_state83),
        .I3(ap_CS_fsm_state84),
        .O(\ap_CS_fsm_reg[81]_0 ));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_i_117
       (.I0(ap_CS_fsm_state73),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state70),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state68),
        .O(\ap_CS_fsm_reg[72] ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_122
       (.I0(ap_CS_fsm_state83),
        .I1(ap_CS_fsm_state84),
        .O(\ap_CS_fsm_reg[82] ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_123
       (.I0(ap_CS_fsm_state178),
        .I1(ap_CS_fsm_state177),
        .I2(ap_CS_fsm_state175),
        .I3(ap_CS_fsm_state176),
        .O(ram_reg_0_i_123_n_13));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_124
       (.I0(ap_CS_fsm_state171),
        .I1(ap_CS_fsm_state173),
        .I2(ap_CS_fsm_state174),
        .I3(ap_CS_fsm_state172),
        .O(ram_reg_0_i_124_n_13));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_125
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state153),
        .O(ram_reg_0_i_125_n_13));
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_126
       (.I0(ap_CS_fsm_state145),
        .I1(ap_CS_fsm_state146),
        .I2(ap_CS_fsm_state144),
        .I3(ap_CS_fsm_state143),
        .O(ram_reg_0_i_126_n_13));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_127
       (.I0(ap_CS_fsm_state95),
        .I1(ap_CS_fsm_state96),
        .O(ram_reg_0_i_127_n_13));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_129__0
       (.I0(ap_CS_fsm_state168),
        .I1(ap_CS_fsm_state167),
        .I2(ap_CS_fsm_state169),
        .I3(ap_CS_fsm_state170),
        .O(ram_reg_0_i_129__0_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_130
       (.I0(ap_CS_fsm_state151),
        .I1(ap_CS_fsm_state152),
        .I2(ap_CS_fsm_state153),
        .I3(ap_CS_fsm_state154),
        .O(ram_reg_0_i_130_n_13));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_131
       (.I0(ap_CS_fsm_state156),
        .I1(ap_CS_fsm_state155),
        .O(ram_reg_0_i_131_n_13));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_132
       (.I0(ap_CS_fsm_state170),
        .I1(ap_CS_fsm_state169),
        .O(ram_reg_0_i_132_n_13));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_i_133
       (.I0(ap_CS_fsm_state150),
        .I1(ap_CS_fsm_state149),
        .I2(ap_CS_fsm_state152),
        .I3(ap_CS_fsm_state151),
        .I4(ap_CS_fsm_state153),
        .I5(ap_CS_fsm_state154),
        .O(ram_reg_0_i_133_n_13));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    ram_reg_0_i_134
       (.I0(ram_reg_0_i_130_n_13),
        .I1(ap_CS_fsm_state148),
        .I2(ram_reg_0_i_159_n_13),
        .I3(ram_reg_0_i_131_n_13),
        .I4(ram_reg_0_i_91__0_n_13),
        .I5(ram_reg_0_i_160_n_13),
        .O(ram_reg_0_i_134_n_13));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_0_i_135
       (.I0(ram_reg_0_i_124_n_13),
        .I1(ap_CS_fsm_state168),
        .I2(ap_CS_fsm_state167),
        .I3(ap_CS_fsm_state169),
        .I4(ap_CS_fsm_state170),
        .I5(ap_CS_fsm_state166),
        .O(ram_reg_0_i_135_n_13));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_0_i_136
       (.I0(ap_CS_fsm_state161),
        .I1(ap_CS_fsm_state162),
        .I2(ap_CS_fsm_state158),
        .I3(ap_CS_fsm_state157),
        .I4(ap_CS_fsm_state160),
        .I5(ap_CS_fsm_state159),
        .O(ram_reg_0_i_136_n_13));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    ram_reg_0_i_137
       (.I0(ap_CS_fsm_state182),
        .I1(ap_CS_fsm_state181),
        .I2(ap_CS_fsm_state179),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state177),
        .I5(ap_CS_fsm_state178),
        .O(ram_reg_0_i_137_n_13));
  LUT6 #(
    .INIT(64'h1110111011101111)) 
    ram_reg_0_i_139
       (.I0(ap_CS_fsm_state74),
        .I1(ap_CS_fsm_state73),
        .I2(ap_CS_fsm_state71),
        .I3(ap_CS_fsm_state72),
        .I4(ap_CS_fsm_state69),
        .I5(ap_CS_fsm_state70),
        .O(\ap_CS_fsm_reg[73] ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_i_140
       (.I0(ap_CS_fsm_state77),
        .I1(ap_CS_fsm_state78),
        .I2(ap_CS_fsm_state79),
        .I3(ap_CS_fsm_state80),
        .I4(ap_CS_fsm_state82),
        .I5(ap_CS_fsm_state81),
        .O(\ap_CS_fsm_reg[76] ));
  LUT6 #(
    .INIT(64'hFEFEFEFFAAAAAAAA)) 
    ram_reg_0_i_141
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state124),
        .I4(ap_CS_fsm_state123),
        .I5(ram_reg_0_i_60__0_n_13),
        .O(ram_reg_0_i_141_n_13));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_0_i_142
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state117),
        .I2(ap_CS_fsm_state114),
        .I3(ap_CS_fsm_state113),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_0_i_142_n_13));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_0_i_143
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state132),
        .I2(ap_CS_fsm_state131),
        .O(ram_reg_0_i_143_n_13));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    ram_reg_0_i_144
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .I2(ap_CS_fsm_state87),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state90),
        .I5(ap_CS_fsm_state89),
        .O(ram_reg_0_i_144_n_13));
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_0_i_145
       (.I0(ap_CS_fsm_state181),
        .I1(ram_reg_0_i_162_n_13),
        .I2(ap_CS_fsm_state182),
        .I3(ap_CS_fsm_state183),
        .I4(ap_CS_fsm_state184),
        .O(ram_reg_0_i_145_n_13));
  LUT6 #(
    .INIT(64'h3033303230333030)) 
    ram_reg_0_i_146
       (.I0(ram_reg_0_i_163_n_13),
        .I1(ap_CS_fsm_state174),
        .I2(ap_CS_fsm_state173),
        .I3(ap_CS_fsm_state172),
        .I4(ap_CS_fsm_state171),
        .I5(ram_reg_0_i_75_n_13),
        .O(ram_reg_0_i_146_n_13));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h0000FF0E)) 
    ram_reg_0_i_147
       (.I0(ap_CS_fsm_state153),
        .I1(ram_reg_0_i_164_n_13),
        .I2(ap_CS_fsm_state154),
        .I3(ap_CS_fsm_state155),
        .I4(ap_CS_fsm_state156),
        .O(ram_reg_0_i_147_n_13));
  LUT6 #(
    .INIT(64'h00000000F2F3F2F2)) 
    ram_reg_0_i_148
       (.I0(ap_CS_fsm_state160),
        .I1(ap_CS_fsm_state161),
        .I2(ap_CS_fsm_state162),
        .I3(ap_CS_fsm_state159),
        .I4(ap_CS_fsm_state158),
        .I5(ap_CS_fsm_state163),
        .O(ram_reg_0_i_148_n_13));
  LUT6 #(
    .INIT(64'hBABBBABABABBBABB)) 
    ram_reg_0_i_149
       (.I0(ap_CS_fsm_state91),
        .I1(ap_CS_fsm_state90),
        .I2(ap_CS_fsm_state89),
        .I3(ap_CS_fsm_state88),
        .I4(ap_CS_fsm_state87),
        .I5(ap_CS_fsm_state86),
        .O(ram_reg_0_i_149_n_13));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_0_i_150
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state98),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state101),
        .I4(ap_CS_fsm_state102),
        .O(ram_reg_0_i_150_n_13));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_0_i_151
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state105),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state107),
        .I4(ap_CS_fsm_state108),
        .O(ram_reg_0_i_151_n_13));
  LUT6 #(
    .INIT(64'h0000FFFF000000F2)) 
    ram_reg_0_i_152
       (.I0(ap_CS_fsm_state124),
        .I1(ap_CS_fsm_state125),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state127),
        .I4(ap_CS_fsm_state129),
        .I5(ap_CS_fsm_state128),
        .O(ram_reg_0_i_152_n_13));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_0_i_153
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state117),
        .I4(ap_CS_fsm_state116),
        .O(ram_reg_0_i_153_n_13));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFF00F4)) 
    ram_reg_0_i_154
       (.I0(ap_CS_fsm_state135),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state137),
        .I4(ap_CS_fsm_state138),
        .O(ram_reg_0_i_154_n_13));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_i_155
       (.I0(ap_CS_fsm_state133),
        .I1(ap_CS_fsm_state134),
        .I2(ap_CS_fsm_state135),
        .I3(ap_CS_fsm_state136),
        .I4(ap_CS_fsm_state138),
        .I5(ap_CS_fsm_state137),
        .O(ram_reg_0_i_155_n_13));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFAAFB)) 
    ram_reg_0_i_156
       (.I0(ap_CS_fsm_state81),
        .I1(ap_CS_fsm_state76),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state79),
        .I5(ap_CS_fsm_state80),
        .O(ram_reg_0_i_156_n_13));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hF0FBF0FA)) 
    ram_reg_0_i_157
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state65),
        .I4(ap_CS_fsm_state62),
        .O(\ap_CS_fsm_reg[63] ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_158
       (.I0(ap_CS_fsm_state64),
        .I1(ap_CS_fsm_state63),
        .I2(ap_CS_fsm_state66),
        .I3(ap_CS_fsm_state65),
        .O(\ap_CS_fsm_reg[63]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ram_reg_0_i_159
       (.I0(ap_CS_fsm_state150),
        .I1(ap_CS_fsm_state149),
        .O(ram_reg_0_i_159_n_13));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_160
       (.I0(ap_CS_fsm_state157),
        .I1(ap_CS_fsm_state158),
        .I2(ap_CS_fsm_state164),
        .I3(ap_CS_fsm_state165),
        .I4(ap_CS_fsm_state163),
        .O(ram_reg_0_i_160_n_13));
  LUT5 #(
    .INIT(32'hBABBBABA)) 
    ram_reg_0_i_162
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state179),
        .I2(ap_CS_fsm_state178),
        .I3(ap_CS_fsm_state177),
        .I4(ap_CS_fsm_state176),
        .O(ram_reg_0_i_162_n_13));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h0000FF45)) 
    ram_reg_0_i_163
       (.I0(ap_CS_fsm_state168),
        .I1(ap_CS_fsm_state167),
        .I2(ap_CS_fsm_state166),
        .I3(ap_CS_fsm_state169),
        .I4(ap_CS_fsm_state170),
        .O(ram_reg_0_i_163_n_13));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_0_i_164
       (.I0(ap_CS_fsm_state148),
        .I1(ap_CS_fsm_state149),
        .I2(ap_CS_fsm_state150),
        .I3(ap_CS_fsm_state151),
        .I4(ap_CS_fsm_state152),
        .O(ram_reg_0_i_164_n_13));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    ram_reg_0_i_21
       (.I0(\ap_CS_fsm_reg[66] ),
        .I1(\ap_CS_fsm_reg[74] ),
        .I2(\ap_CS_fsm_reg[64] ),
        .I3(Q[1]),
        .O(\ap_CS_fsm_reg[59]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_22
       (.I0(\ap_CS_fsm_reg[87] ),
        .I1(\ap_CS_fsm_reg[155]_0 ),
        .O(\ap_CS_fsm_reg[155] ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_0_i_23
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\ap_CS_fsm_reg[66] ),
        .I3(\ap_CS_fsm_reg[64] ),
        .I4(\ap_CS_fsm_reg[74] ),
        .O(\ap_CS_fsm_reg[59] ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    ram_reg_0_i_24
       (.I0(ram_reg_0_i_56_n_13),
        .I1(ram_reg_0_i_57__0_n_13),
        .I2(\ap_CS_fsm_reg[92]_0 ),
        .I3(\ap_CS_fsm_reg[129] ),
        .I4(ram_reg_0_i_58__0_n_13),
        .I5(ram_reg_0_i_59__0_n_13),
        .O(\ap_CS_fsm_reg[87] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    ram_reg_0_i_25__0
       (.I0(ap_CS_fsm_state123),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state126),
        .I3(ap_CS_fsm_state125),
        .I4(ram_reg_0_i_60__0_n_13),
        .O(\ap_CS_fsm_reg[122] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_26__0
       (.I0(ap_CS_fsm_state130),
        .I1(ap_CS_fsm_state133),
        .I2(ap_CS_fsm_state134),
        .I3(ram_reg_0_i_61__0_n_13),
        .I4(ap_CS_fsm_state131),
        .I5(ap_CS_fsm_state132),
        .O(\ap_CS_fsm_reg[129] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_0_i_27
       (.I0(ram_reg_0_i_62_n_13),
        .I1(ram_reg_0_i_63_n_13),
        .I2(ram_reg_0_i_64_n_13),
        .I3(ap_CS_fsm_state156),
        .I4(ap_CS_fsm_state155),
        .I5(ram_reg_0_i_65_n_13),
        .O(\ap_CS_fsm_reg[155]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_28__0
       (.I0(\ap_CS_fsm_reg[113]_1 ),
        .I1(\ap_CS_fsm_reg[122] ),
        .O(\ap_CS_fsm_reg[113]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    ram_reg_0_i_29
       (.I0(ram_reg_0_i_67_n_13),
        .I1(ram_reg_0_i_68_n_13),
        .I2(ram_reg_0_i_69_n_13),
        .I3(ram_reg_0_i_70_n_13),
        .I4(ram_reg_0_i_71_n_13),
        .I5(ap_CS_fsm_state93),
        .O(\ap_CS_fsm_reg[92]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    ram_reg_0_i_30__0
       (.I0(ram_reg_0_i_72_n_13),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state112),
        .I4(ram_reg_0_i_58__0_n_13),
        .I5(\ap_CS_fsm_reg[129] ),
        .O(\ap_CS_fsm_reg[113] ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_32
       (.I0(ram_reg_0_i_62_n_13),
        .I1(ram_reg_0_i_73_n_13),
        .O(\ap_CS_fsm_reg[154] ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    ram_reg_0_i_33
       (.I0(ram_reg_0_i_74__0_n_13),
        .I1(ap_CS_fsm_state184),
        .I2(ap_CS_fsm_state186),
        .I3(ap_CS_fsm_state185),
        .I4(ram_reg_0_i_73_n_13),
        .I5(ram_reg_0_i_75_n_13),
        .O(\ap_CS_fsm_reg[183] ));
  LUT6 #(
    .INIT(64'hFFFFAAABAAAAAAAB)) 
    ram_reg_0_i_35
       (.I0(\ap_CS_fsm_reg[113] ),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_0_i_56_n_13),
        .I4(\ap_CS_fsm_reg[92]_0 ),
        .I5(ram_reg_0_i_67_n_13),
        .O(\ap_CS_fsm_reg[85]_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFFFEEEEEEEE)) 
    ram_reg_0_i_36__0
       (.I0(\ap_CS_fsm_reg[113] ),
        .I1(ram_reg_0_i_76_n_13),
        .I2(ram_reg_0_i_67_n_13),
        .I3(ram_reg_0_i_68_n_13),
        .I4(ram_reg_0_i_77_n_13),
        .I5(\ap_CS_fsm_reg[92]_0 ),
        .O(\ap_CS_fsm_reg[113]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFBAAAA)) 
    ram_reg_0_i_37__0
       (.I0(ram_reg_0_i_78_n_13),
        .I1(ram_reg_0_i_72_n_13),
        .I2(ap_CS_fsm_state121),
        .I3(ap_CS_fsm_state122),
        .I4(\ap_CS_fsm_reg[113]_1 ),
        .I5(\ap_CS_fsm_reg[122] ),
        .O(\ap_CS_fsm_reg[120] ));
  LUT5 #(
    .INIT(32'hFFF0FEFE)) 
    ram_reg_0_i_38
       (.I0(ram_reg_0_i_75_n_13),
        .I1(ram_reg_0_i_79_n_13),
        .I2(ram_reg_0_i_80_n_13),
        .I3(ram_reg_0_i_81_n_13),
        .I4(ram_reg_0_i_74__0_n_13),
        .O(\ap_CS_fsm_reg[165] ));
  LUT6 #(
    .INIT(64'hAAFFAAAAAAFFABFF)) 
    ram_reg_0_i_40
       (.I0(\ap_CS_fsm_reg[113] ),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_0_i_82_n_13),
        .I4(\ap_CS_fsm_reg[92]_0 ),
        .I5(ram_reg_0_i_56_n_13),
        .O(\ap_CS_fsm_reg[85] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07770000)) 
    ram_reg_0_i_41__0
       (.I0(ram_reg_0_i_83__0_n_13),
        .I1(ram_reg_0_i_60__0_n_13),
        .I2(ram_reg_0_i_84__0_n_13),
        .I3(ram_reg_0_i_85__0_n_13),
        .I4(\ap_CS_fsm_reg[113]_1 ),
        .I5(ram_reg_0_i_86_n_13),
        .O(\ap_CS_fsm_reg[124] ));
  LUT5 #(
    .INIT(32'hFFEAAAAA)) 
    ram_reg_0_i_43__0
       (.I0(ram_reg_0_i_89_n_13),
        .I1(ram_reg_0_i_90__0_n_13),
        .I2(ram_reg_0_i_91__0_n_13),
        .I3(ram_reg_0_i_92_n_13),
        .I4(ram_reg_0_i_62_n_13),
        .O(\ap_CS_fsm_reg[182] ));
  LUT6 #(
    .INIT(64'h00000000FFFF888A)) 
    ram_reg_0_i_44
       (.I0(ram_reg_0_i_93__1_n_13),
        .I1(ram_reg_0_i_94_n_13),
        .I2(ram_reg_0_i_95__0_n_13),
        .I3(ram_reg_0_i_96_n_13),
        .I4(ram_reg_0_i_97__0_n_13),
        .I5(ram_reg_0_i_98_n_13),
        .O(\ap_CS_fsm_reg[172] ));
  LUT6 #(
    .INIT(64'hBFFFBFFFBFFFAAAA)) 
    ram_reg_0_i_46__0
       (.I0(\ap_CS_fsm_reg[113] ),
        .I1(ram_reg_0_i_102_n_13),
        .I2(ram_reg_0_i_103__0_n_13),
        .I3(ram_reg_0_i_104__0_n_13),
        .I4(ap_CS_fsm_state111),
        .I5(ram_reg_0_i_105_n_13),
        .O(\ap_CS_fsm_reg[110] ));
  LUT5 #(
    .INIT(32'h8A888A8A)) 
    ram_reg_0_i_47
       (.I0(ram_reg_0_i_106_n_13),
        .I1(ram_reg_0_i_107__1_n_13),
        .I2(ram_reg_0_i_96_n_13),
        .I3(ap_CS_fsm_state146),
        .I4(ram_reg_0_i_108__0_n_13),
        .O(\ap_CS_fsm_reg[145] ));
  LUT6 #(
    .INIT(64'h000000000E000F0F)) 
    ram_reg_0_i_48
       (.I0(ram_reg_0_i_109__1_n_13),
        .I1(ram_reg_0_i_110__0_n_13),
        .I2(\ap_CS_fsm_reg[113] ),
        .I3(ram_reg_0_i_111_n_13),
        .I4(ram_reg_0_i_104__0_n_13),
        .I5(ram_reg_0_i_112_n_13),
        .O(\ap_CS_fsm_reg[92] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11111110)) 
    ram_reg_0_i_49__0
       (.I0(\ap_CS_fsm_reg[129] ),
        .I1(ram_reg_0_i_113__0_n_13),
        .I2(ram_reg_0_i_58__0_n_13),
        .I3(ram_reg_0_i_59__0_n_13),
        .I4(ram_reg_0_i_114_n_13),
        .I5(ram_reg_0_i_115_n_13),
        .O(\ap_CS_fsm_reg[129]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_52
       (.I0(\ap_CS_fsm_reg[73]_0 ),
        .I1(ap_CS_fsm_state104),
        .I2(ap_CS_fsm_state103),
        .I3(ap_CS_fsm_state98),
        .I4(ap_CS_fsm_state97),
        .I5(\ap_CS_fsm_reg[105] ),
        .O(\ap_CS_fsm_reg[103] ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_53
       (.I0(ap_CS_fsm_state67),
        .I1(ap_CS_fsm_state68),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state74),
        .I4(\B_V_data_1_state[0]_i_18_n_13 ),
        .O(\ap_CS_fsm_reg[66] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_i_54__0
       (.I0(ap_CS_fsm_state75),
        .I1(\ap_CS_fsm_reg[82] ),
        .I2(ap_CS_fsm_state77),
        .I3(ap_CS_fsm_state78),
        .I4(ap_CS_fsm_state76),
        .I5(\ap_CS_fsm_reg[81] ),
        .O(\ap_CS_fsm_reg[74] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_55
       (.I0(ap_CS_fsm_state65),
        .I1(ap_CS_fsm_state66),
        .I2(ap_CS_fsm_state63),
        .I3(ap_CS_fsm_state64),
        .I4(ap_CS_fsm_state62),
        .I5(ap_CS_fsm_state61),
        .O(\ap_CS_fsm_reg[64] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_56
       (.I0(ap_CS_fsm_state88),
        .I1(ap_CS_fsm_state87),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state89),
        .O(ram_reg_0_i_56_n_13));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_57__0
       (.I0(ap_CS_fsm_state86),
        .I1(ap_CS_fsm_state85),
        .O(ram_reg_0_i_57__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_58__0
       (.I0(ap_CS_fsm_state121),
        .I1(ap_CS_fsm_state122),
        .I2(ap_CS_fsm_state129),
        .I3(ap_CS_fsm_state127),
        .I4(ap_CS_fsm_state128),
        .I5(ram_reg_0_i_83__0_n_13),
        .O(ram_reg_0_i_58__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ram_reg_0_i_59__0
       (.I0(ram_reg_0_i_72_n_13),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state112),
        .O(ram_reg_0_i_59__0_n_13));
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_60__0
       (.I0(ap_CS_fsm_state129),
        .I1(ap_CS_fsm_state127),
        .I2(ap_CS_fsm_state128),
        .O(ram_reg_0_i_60__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_61__0
       (.I0(ap_CS_fsm_state137),
        .I1(ap_CS_fsm_state138),
        .I2(ap_CS_fsm_state136),
        .I3(ap_CS_fsm_state135),
        .O(ram_reg_0_i_61__0_n_13));
  LUT5 #(
    .INIT(32'h00000010)) 
    ram_reg_0_i_62
       (.I0(ram_reg_0_i_81_n_13),
        .I1(ram_reg_0_i_123_n_13),
        .I2(ram_reg_0_i_124_n_13),
        .I3(ram_reg_0_i_80_n_13),
        .I4(ram_reg_0_i_75_n_13),
        .O(ram_reg_0_i_62_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_63
       (.I0(ram_reg_0_i_91__0_n_13),
        .I1(ap_CS_fsm_state163),
        .I2(ap_CS_fsm_state165),
        .I3(ap_CS_fsm_state164),
        .I4(ap_CS_fsm_state158),
        .I5(ap_CS_fsm_state157),
        .O(ram_reg_0_i_63_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_64
       (.I0(ap_CS_fsm_state150),
        .I1(ap_CS_fsm_state149),
        .I2(ap_CS_fsm_state148),
        .I3(ram_reg_0_i_125_n_13),
        .I4(ap_CS_fsm_state152),
        .I5(ap_CS_fsm_state151),
        .O(ram_reg_0_i_64_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_0_i_65
       (.I0(ap_CS_fsm_state147),
        .I1(ap_CS_fsm_state140),
        .I2(ap_CS_fsm_state139),
        .I3(ap_CS_fsm_state141),
        .I4(ap_CS_fsm_state142),
        .I5(ram_reg_0_i_126_n_13),
        .O(ram_reg_0_i_65_n_13));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    ram_reg_0_i_66
       (.I0(ram_reg_0_i_72_n_13),
        .I1(ap_CS_fsm_state114),
        .I2(ap_CS_fsm_state113),
        .I3(ap_CS_fsm_state112),
        .I4(ram_reg_0_i_58__0_n_13),
        .I5(\ap_CS_fsm_reg[129] ),
        .O(\ap_CS_fsm_reg[113]_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_67
       (.I0(ap_CS_fsm_state108),
        .I1(ap_CS_fsm_state107),
        .I2(ap_CS_fsm_state109),
        .I3(ap_CS_fsm_state110),
        .I4(ap_CS_fsm_state111),
        .O(ram_reg_0_i_67_n_13));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_68
       (.I0(ap_CS_fsm_state104),
        .I1(ap_CS_fsm_state103),
        .I2(ap_CS_fsm_state106),
        .I3(ap_CS_fsm_state105),
        .O(ram_reg_0_i_68_n_13));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_69
       (.I0(ap_CS_fsm_state94),
        .I1(ap_CS_fsm_state96),
        .I2(ap_CS_fsm_state95),
        .O(ram_reg_0_i_69_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_70
       (.I0(ap_CS_fsm_state99),
        .I1(ap_CS_fsm_state100),
        .I2(ap_CS_fsm_state101),
        .I3(ap_CS_fsm_state102),
        .I4(ap_CS_fsm_state98),
        .I5(ap_CS_fsm_state97),
        .O(ram_reg_0_i_70_n_13));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_0_i_71
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state91),
        .O(ram_reg_0_i_71_n_13));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_0_i_72
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(ap_CS_fsm_state117),
        .I3(ap_CS_fsm_state118),
        .I4(ap_CS_fsm_state116),
        .I5(ap_CS_fsm_state115),
        .O(ram_reg_0_i_72_n_13));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hFFFCFFFD)) 
    ram_reg_0_i_73
       (.I0(ram_reg_0_i_65_n_13),
        .I1(ram_reg_0_i_63_n_13),
        .I2(ap_CS_fsm_state155),
        .I3(ap_CS_fsm_state156),
        .I4(ram_reg_0_i_64_n_13),
        .O(ram_reg_0_i_73_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    ram_reg_0_i_74__0
       (.I0(ram_reg_0_i_81_n_13),
        .I1(ap_CS_fsm_state178),
        .I2(ap_CS_fsm_state177),
        .I3(ap_CS_fsm_state175),
        .I4(ap_CS_fsm_state176),
        .I5(ram_reg_0_i_124_n_13),
        .O(ram_reg_0_i_74__0_n_13));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_75
       (.I0(ap_CS_fsm_state166),
        .I1(ap_CS_fsm_state170),
        .I2(ap_CS_fsm_state169),
        .I3(ap_CS_fsm_state167),
        .I4(ap_CS_fsm_state168),
        .O(ram_reg_0_i_75_n_13));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_0_i_76
       (.I0(\ap_CS_fsm_reg[92]_0 ),
        .I1(ap_CS_fsm_state86),
        .I2(ap_CS_fsm_state85),
        .I3(ram_reg_0_i_56_n_13),
        .O(ram_reg_0_i_76_n_13));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_77
       (.I0(ap_CS_fsm_state102),
        .I1(ap_CS_fsm_state101),
        .I2(ap_CS_fsm_state100),
        .I3(ap_CS_fsm_state99),
        .O(ram_reg_0_i_77_n_13));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_78
       (.I0(ap_CS_fsm_state132),
        .I1(ap_CS_fsm_state131),
        .I2(ram_reg_0_i_61__0_n_13),
        .I3(ap_CS_fsm_state134),
        .I4(ap_CS_fsm_state133),
        .O(ram_reg_0_i_78_n_13));
  LUT6 #(
    .INIT(64'h55555555555F555D)) 
    ram_reg_0_i_79
       (.I0(ram_reg_0_i_90__0_n_13),
        .I1(ap_CS_fsm_state147),
        .I2(ap_CS_fsm_state155),
        .I3(ap_CS_fsm_state156),
        .I4(ram_reg_0_i_64_n_13),
        .I5(ram_reg_0_i_63_n_13),
        .O(ram_reg_0_i_79_n_13));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_0_i_80
       (.I0(ap_CS_fsm_state184),
        .I1(ap_CS_fsm_state186),
        .I2(ap_CS_fsm_state185),
        .O(ram_reg_0_i_80_n_13));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_81
       (.I0(ap_CS_fsm_state181),
        .I1(ap_CS_fsm_state182),
        .I2(ap_CS_fsm_state183),
        .I3(ap_CS_fsm_state180),
        .I4(ap_CS_fsm_state179),
        .O(ram_reg_0_i_81_n_13));
  LUT6 #(
    .INIT(64'hFFFFAAFBAAAAAAAA)) 
    ram_reg_0_i_82
       (.I0(ap_CS_fsm_state111),
        .I1(\ap_CS_fsm_reg[96] ),
        .I2(ram_reg_0_i_127_n_13),
        .I3(ram_reg_0_i_77_n_13),
        .I4(ram_reg_0_i_68_n_13),
        .I5(ram_reg_0_i_67_n_13),
        .O(ram_reg_0_i_82_n_13));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_83__0
       (.I0(ap_CS_fsm_state125),
        .I1(ap_CS_fsm_state126),
        .I2(ap_CS_fsm_state124),
        .I3(ap_CS_fsm_state123),
        .O(ram_reg_0_i_83__0_n_13));
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_0_i_84__0
       (.I0(ap_CS_fsm_state120),
        .I1(ap_CS_fsm_state119),
        .I2(\ap_CS_fsm_reg[122] ),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state121),
        .O(ram_reg_0_i_84__0_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_85__0
       (.I0(ap_CS_fsm_state115),
        .I1(ap_CS_fsm_state116),
        .I2(ap_CS_fsm_state118),
        .I3(ap_CS_fsm_state117),
        .O(ram_reg_0_i_85__0_n_13));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    ram_reg_0_i_86
       (.I0(ram_reg_0_i_61__0_n_13),
        .I1(ap_CS_fsm_state130),
        .I2(ap_CS_fsm_state132),
        .I3(ap_CS_fsm_state131),
        .I4(ap_CS_fsm_state134),
        .I5(ap_CS_fsm_state133),
        .O(ram_reg_0_i_86_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_87__0
       (.I0(ap_CS_fsm_state82),
        .I1(ap_CS_fsm_state81),
        .I2(ap_CS_fsm_state80),
        .I3(ap_CS_fsm_state79),
        .O(\ap_CS_fsm_reg[81] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F8)) 
    ram_reg_0_i_89
       (.I0(ram_reg_0_i_124_n_13),
        .I1(ram_reg_0_i_129__0_n_13),
        .I2(ram_reg_0_i_123_n_13),
        .I3(ram_reg_0_i_81_n_13),
        .I4(ap_CS_fsm_state183),
        .I5(ram_reg_0_i_80_n_13),
        .O(ram_reg_0_i_89_n_13));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h01)) 
    ram_reg_0_i_90__0
       (.I0(ap_CS_fsm_state163),
        .I1(ap_CS_fsm_state165),
        .I2(ap_CS_fsm_state164),
        .O(ram_reg_0_i_90__0_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_91__0
       (.I0(ap_CS_fsm_state159),
        .I1(ap_CS_fsm_state160),
        .I2(ap_CS_fsm_state161),
        .I3(ap_CS_fsm_state162),
        .O(ram_reg_0_i_91__0_n_13));
  LUT6 #(
    .INIT(64'h000000000A0A0A0B)) 
    ram_reg_0_i_92
       (.I0(ram_reg_0_i_130_n_13),
        .I1(ram_reg_0_i_64_n_13),
        .I2(ram_reg_0_i_131_n_13),
        .I3(ram_reg_0_i_126_n_13),
        .I4(ap_CS_fsm_state147),
        .I5(ram_reg_0_i_63_n_13),
        .O(ram_reg_0_i_92_n_13));
  LUT6 #(
    .INIT(64'hEEEEEEFEFEFEFEFE)) 
    ram_reg_0_i_93__1
       (.I0(ap_CS_fsm_state173),
        .I1(ap_CS_fsm_state174),
        .I2(ram_reg_0_i_124_n_13),
        .I3(ap_CS_fsm_state167),
        .I4(ap_CS_fsm_state168),
        .I5(ram_reg_0_i_132_n_13),
        .O(ram_reg_0_i_93__1_n_13));
  LUT6 #(
    .INIT(64'hF4FFF4FFFFFFF4FF)) 
    ram_reg_0_i_94
       (.I0(ram_reg_0_i_133_n_13),
        .I1(ram_reg_0_i_134_n_13),
        .I2(ap_CS_fsm_state165),
        .I3(ram_reg_0_i_135_n_13),
        .I4(ram_reg_0_i_90__0_n_13),
        .I5(ram_reg_0_i_136_n_13),
        .O(ram_reg_0_i_94_n_13));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_0_i_95__0
       (.I0(ap_CS_fsm_state145),
        .I1(ap_CS_fsm_state146),
        .I2(ap_CS_fsm_state141),
        .I3(ap_CS_fsm_state142),
        .I4(ap_CS_fsm_state143),
        .I5(ap_CS_fsm_state144),
        .O(ram_reg_0_i_95__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    ram_reg_0_i_96
       (.I0(ap_CS_fsm_state147),
        .I1(ram_reg_0_i_65_n_13),
        .I2(ram_reg_0_i_63_n_13),
        .I3(ram_reg_0_i_64_n_13),
        .I4(ap_CS_fsm_state156),
        .I5(ap_CS_fsm_state155),
        .O(ram_reg_0_i_96_n_13));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_0_i_97__0
       (.I0(ap_CS_fsm_state176),
        .I1(ap_CS_fsm_state175),
        .I2(ap_CS_fsm_state177),
        .I3(ap_CS_fsm_state178),
        .I4(ram_reg_0_i_81_n_13),
        .O(ram_reg_0_i_97__0_n_13));
  LUT4 #(
    .INIT(16'hFBAA)) 
    ram_reg_0_i_98
       (.I0(ap_CS_fsm_state184),
        .I1(ram_reg_0_i_137_n_13),
        .I2(ap_CS_fsm_state183),
        .I3(ram_reg_0_i_97__0_n_13),
        .O(ram_reg_0_i_98_n_13));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/real_output_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[7:4]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_1_DOADO_UNCONNECTED[31:4],q0[7:4]}),
        .DOBDO(NLW_ram_reg_1_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(real_output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/real_output_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[11:8]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_2_DOADO_UNCONNECTED[31:4],q0[11:8]}),
        .DOBDO(NLW_ram_reg_2_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(real_output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "83968" *) 
  (* RTL_RAM_NAME = "inst/real_output_U/ram_reg_3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(0)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,ram_reg_3_0,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:12]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({NLW_ram_reg_3_DOADO_UNCONNECTED[31:4],q0[15:12]}),
        .DOBDO(NLW_ram_reg_3_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(real_output_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both
   (input_i_TREADY,
    input_i_TREADY_int_regslice,
    ap_rst_n_inv,
    ap_clk,
    input_i_TVALID,
    \i_fu_560_reg[0] ,
    Q,
    icmp_ln33_fu_2472_p2);
  output input_i_TREADY;
  output input_i_TREADY_int_regslice;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TVALID;
  input \i_fu_560_reg[0] ;
  input [0:0]Q;
  input icmp_ln33_fu_2472_p2;

  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__9_n_13 ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \i_fu_560_reg[0] ;
  wire icmp_ln33_fu_2472_p2;
  wire input_i_TREADY;
  wire input_i_TREADY_int_regslice;
  wire input_i_TVALID;
  wire input_i_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__9 
       (.I0(input_i_TREADY),
        .I1(input_i_TVALID),
        .I2(input_i_TVALID_int_regslice),
        .I3(input_i_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__9_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(input_i_TVALID_int_regslice),
        .I1(input_i_TREADY_int_regslice),
        .I2(input_i_TVALID),
        .I3(input_i_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__9_n_13 ),
        .Q(input_i_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(input_i_TREADY),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0080)) 
    \i_fu_560[5]_i_2 
       (.I0(input_i_TVALID_int_regslice),
        .I1(\i_fu_560_reg[0] ),
        .I2(Q),
        .I3(icmp_ln33_fu_2472_p2),
        .O(input_i_TREADY_int_regslice));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both_4
   (input_q_TREADY,
    \B_V_data_1_state_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    input_i_TREADY_int_regslice,
    input_q_TVALID);
  output input_q_TREADY;
  output \B_V_data_1_state_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TREADY_int_regslice;
  input input_q_TVALID;

  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__8_n_13 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire input_i_TREADY_int_regslice;
  wire input_q_TREADY;
  wire input_q_TVALID;

  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__8 
       (.I0(input_q_TREADY),
        .I1(input_q_TVALID),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(input_i_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__8_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__8 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(input_i_TREADY_int_regslice),
        .I2(input_q_TVALID),
        .I3(input_q_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__8_n_13 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(input_q_TREADY),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both_5
   (output_i_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    real_output_ce0,
    ap_NS_fsm15_out,
    ap_done,
    output_i_TVALID_int_regslice,
    vld_in7,
    output_i_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
    WEA,
    output_i_TREADY,
    \i_7_fu_680_reg[7] ,
    ap_start,
    ap_CS_fsm_state186,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    ram_reg_3,
    ram_reg_3_0,
    ap_CS_fsm_state146,
    ap_CS_fsm_state149,
    ap_CS_fsm_state89,
    ap_CS_fsm_state159,
    ap_CS_fsm_state144,
    ap_CS_fsm_state169,
    ap_CS_fsm_state121,
    ap_CS_fsm_state142,
    ap_CS_fsm_state92,
    ap_CS_fsm_state156,
    ap_CS_fsm_state130,
    ap_CS_fsm_state177,
    ap_CS_fsm_state127,
    ap_CS_fsm_state137,
    ap_CS_fsm_state143,
    ap_CS_fsm_state168,
    ap_CS_fsm_state180,
    ap_CS_fsm_state166,
    ap_CS_fsm_state147,
    ap_CS_fsm_state117,
    ap_CS_fsm_state118,
    ap_CS_fsm_state179,
    ap_CS_fsm_state122,
    ap_CS_fsm_state152,
    ap_CS_fsm_state116,
    ap_CS_fsm_state126,
    ap_CS_fsm_state119,
    ap_CS_fsm_state161,
    ap_CS_fsm_state135,
    ap_CS_fsm_state91,
    ap_CS_fsm_state86,
    ap_CS_fsm_state125,
    ap_CS_fsm_state131,
    ap_CS_fsm_state150,
    ap_CS_fsm_state171,
    ap_CS_fsm_state123,
    ap_CS_fsm_state128,
    ap_CS_fsm_state113,
    ap_CS_fsm_state160,
    ap_CS_fsm_state85,
    ap_CS_fsm_state162,
    ap_CS_fsm_state134,
    ap_CS_fsm_state114,
    ap_CS_fsm_state153,
    ap_CS_fsm_state139,
    ap_CS_fsm_state145,
    ap_CS_fsm_state167,
    ap_CS_fsm_state140,
    ap_CS_fsm_state151,
    ap_CS_fsm_state148,
    ap_CS_fsm_state141,
    ap_CS_fsm_state170,
    ap_CS_fsm_state157,
    ap_CS_fsm_state154,
    ap_CS_fsm_state176,
    ap_CS_fsm_state120,
    ap_CS_fsm_state133,
    \B_V_data_1_payload_A_reg[15]_0 );
  output output_i_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [4:0]D;
  output real_output_ce0;
  output ap_NS_fsm15_out;
  output ap_done;
  output output_i_TVALID_int_regslice;
  output vld_in7;
  output [15:0]output_i_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]Q;
  input grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  input [0:0]WEA;
  input output_i_TREADY;
  input \i_7_fu_680_reg[7] ;
  input ap_start;
  input ap_CS_fsm_state186;
  input \B_V_data_1_state_reg[0]_1 ;
  input \B_V_data_1_state_reg[0]_2 ;
  input \B_V_data_1_state_reg[0]_3 ;
  input ram_reg_3;
  input ram_reg_3_0;
  input ap_CS_fsm_state146;
  input ap_CS_fsm_state149;
  input ap_CS_fsm_state89;
  input ap_CS_fsm_state159;
  input ap_CS_fsm_state144;
  input ap_CS_fsm_state169;
  input ap_CS_fsm_state121;
  input ap_CS_fsm_state142;
  input ap_CS_fsm_state92;
  input ap_CS_fsm_state156;
  input ap_CS_fsm_state130;
  input ap_CS_fsm_state177;
  input ap_CS_fsm_state127;
  input ap_CS_fsm_state137;
  input ap_CS_fsm_state143;
  input ap_CS_fsm_state168;
  input ap_CS_fsm_state180;
  input ap_CS_fsm_state166;
  input ap_CS_fsm_state147;
  input ap_CS_fsm_state117;
  input ap_CS_fsm_state118;
  input ap_CS_fsm_state179;
  input ap_CS_fsm_state122;
  input ap_CS_fsm_state152;
  input ap_CS_fsm_state116;
  input ap_CS_fsm_state126;
  input ap_CS_fsm_state119;
  input ap_CS_fsm_state161;
  input ap_CS_fsm_state135;
  input ap_CS_fsm_state91;
  input ap_CS_fsm_state86;
  input ap_CS_fsm_state125;
  input ap_CS_fsm_state131;
  input ap_CS_fsm_state150;
  input ap_CS_fsm_state171;
  input ap_CS_fsm_state123;
  input ap_CS_fsm_state128;
  input ap_CS_fsm_state113;
  input ap_CS_fsm_state160;
  input ap_CS_fsm_state85;
  input ap_CS_fsm_state162;
  input ap_CS_fsm_state134;
  input ap_CS_fsm_state114;
  input ap_CS_fsm_state153;
  input ap_CS_fsm_state139;
  input ap_CS_fsm_state145;
  input ap_CS_fsm_state167;
  input ap_CS_fsm_state140;
  input ap_CS_fsm_state151;
  input ap_CS_fsm_state148;
  input ap_CS_fsm_state141;
  input ap_CS_fsm_state170;
  input ap_CS_fsm_state157;
  input ap_CS_fsm_state154;
  input ap_CS_fsm_state176;
  input ap_CS_fsm_state120;
  input ap_CS_fsm_state133;
  input [15:0]\B_V_data_1_payload_A_reg[15]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [15:0]\B_V_data_1_payload_A_reg[15]_0 ;
  wire \B_V_data_1_payload_A_reg_n_13_[0] ;
  wire \B_V_data_1_payload_A_reg_n_13_[10] ;
  wire \B_V_data_1_payload_A_reg_n_13_[11] ;
  wire \B_V_data_1_payload_A_reg_n_13_[12] ;
  wire \B_V_data_1_payload_A_reg_n_13_[13] ;
  wire \B_V_data_1_payload_A_reg_n_13_[14] ;
  wire \B_V_data_1_payload_A_reg_n_13_[15] ;
  wire \B_V_data_1_payload_A_reg_n_13_[1] ;
  wire \B_V_data_1_payload_A_reg_n_13_[2] ;
  wire \B_V_data_1_payload_A_reg_n_13_[3] ;
  wire \B_V_data_1_payload_A_reg_n_13_[4] ;
  wire \B_V_data_1_payload_A_reg_n_13_[5] ;
  wire \B_V_data_1_payload_A_reg_n_13_[6] ;
  wire \B_V_data_1_payload_A_reg_n_13_[7] ;
  wire \B_V_data_1_payload_A_reg_n_13_[8] ;
  wire \B_V_data_1_payload_A_reg_n_13_[9] ;
  wire \B_V_data_1_payload_B_reg_n_13_[0] ;
  wire \B_V_data_1_payload_B_reg_n_13_[10] ;
  wire \B_V_data_1_payload_B_reg_n_13_[11] ;
  wire \B_V_data_1_payload_B_reg_n_13_[12] ;
  wire \B_V_data_1_payload_B_reg_n_13_[13] ;
  wire \B_V_data_1_payload_B_reg_n_13_[14] ;
  wire \B_V_data_1_payload_B_reg_n_13_[15] ;
  wire \B_V_data_1_payload_B_reg_n_13_[1] ;
  wire \B_V_data_1_payload_B_reg_n_13_[2] ;
  wire \B_V_data_1_payload_B_reg_n_13_[3] ;
  wire \B_V_data_1_payload_B_reg_n_13_[4] ;
  wire \B_V_data_1_payload_B_reg_n_13_[5] ;
  wire \B_V_data_1_payload_B_reg_n_13_[6] ;
  wire \B_V_data_1_payload_B_reg_n_13_[7] ;
  wire \B_V_data_1_payload_B_reg_n_13_[8] ;
  wire \B_V_data_1_payload_B_reg_n_13_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__7_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_10_n_13 ;
  wire \B_V_data_1_state[0]_i_11_n_13 ;
  wire \B_V_data_1_state[0]_i_12_n_13 ;
  wire \B_V_data_1_state[0]_i_1__2_n_13 ;
  wire \B_V_data_1_state[0]_i_20_n_13 ;
  wire \B_V_data_1_state[0]_i_21_n_13 ;
  wire \B_V_data_1_state[0]_i_22_n_13 ;
  wire \B_V_data_1_state[0]_i_23_n_13 ;
  wire \B_V_data_1_state[0]_i_24_n_13 ;
  wire \B_V_data_1_state[0]_i_25_n_13 ;
  wire \B_V_data_1_state[0]_i_26_n_13 ;
  wire \B_V_data_1_state[0]_i_27_n_13 ;
  wire \B_V_data_1_state[0]_i_28_n_13 ;
  wire \B_V_data_1_state[0]_i_29_n_13 ;
  wire \B_V_data_1_state[0]_i_3_n_13 ;
  wire \B_V_data_1_state[0]_i_7_n_13 ;
  wire \B_V_data_1_state[0]_i_8_n_13 ;
  wire \B_V_data_1_state[0]_i_9_n_13 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[0]_3 ;
  wire [4:0]D;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm[58]_i_2_n_13 ;
  wire ap_CS_fsm_state113;
  wire ap_CS_fsm_state114;
  wire ap_CS_fsm_state116;
  wire ap_CS_fsm_state117;
  wire ap_CS_fsm_state118;
  wire ap_CS_fsm_state119;
  wire ap_CS_fsm_state120;
  wire ap_CS_fsm_state121;
  wire ap_CS_fsm_state122;
  wire ap_CS_fsm_state123;
  wire ap_CS_fsm_state125;
  wire ap_CS_fsm_state126;
  wire ap_CS_fsm_state127;
  wire ap_CS_fsm_state128;
  wire ap_CS_fsm_state130;
  wire ap_CS_fsm_state131;
  wire ap_CS_fsm_state133;
  wire ap_CS_fsm_state134;
  wire ap_CS_fsm_state135;
  wire ap_CS_fsm_state137;
  wire ap_CS_fsm_state139;
  wire ap_CS_fsm_state140;
  wire ap_CS_fsm_state141;
  wire ap_CS_fsm_state142;
  wire ap_CS_fsm_state143;
  wire ap_CS_fsm_state144;
  wire ap_CS_fsm_state145;
  wire ap_CS_fsm_state146;
  wire ap_CS_fsm_state147;
  wire ap_CS_fsm_state148;
  wire ap_CS_fsm_state149;
  wire ap_CS_fsm_state150;
  wire ap_CS_fsm_state151;
  wire ap_CS_fsm_state152;
  wire ap_CS_fsm_state153;
  wire ap_CS_fsm_state154;
  wire ap_CS_fsm_state156;
  wire ap_CS_fsm_state157;
  wire ap_CS_fsm_state159;
  wire ap_CS_fsm_state160;
  wire ap_CS_fsm_state161;
  wire ap_CS_fsm_state162;
  wire ap_CS_fsm_state166;
  wire ap_CS_fsm_state167;
  wire ap_CS_fsm_state168;
  wire ap_CS_fsm_state169;
  wire ap_CS_fsm_state170;
  wire ap_CS_fsm_state171;
  wire ap_CS_fsm_state176;
  wire ap_CS_fsm_state177;
  wire ap_CS_fsm_state179;
  wire ap_CS_fsm_state180;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state85;
  wire ap_CS_fsm_state86;
  wire ap_CS_fsm_state89;
  wire ap_CS_fsm_state91;
  wire ap_CS_fsm_state92;
  wire ap_NS_fsm15_out;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n_inv;
  wire ap_start;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  wire \i_7_fu_680_reg[7] ;
  wire [15:0]output_i_TDATA;
  wire output_i_TREADY;
  wire output_i_TREADY_int_regslice;
  wire output_i_TVALID_int_regslice;
  wire ram_reg_0_i_20__0_n_13;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire real_output_ce0;
  wire vld_in7;

  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(Q[4]),
        .I1(output_i_TREADY_int_regslice),
        .O(vld_in7));
  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(output_i_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[15]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_13_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(output_i_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[15]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_13_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__7
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__7_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__7_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(output_i_TVALID_int_regslice),
        .I1(output_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \B_V_data_1_state[0]_i_10 
       (.I0(\B_V_data_1_state[0]_i_25_n_13 ),
        .I1(\B_V_data_1_state[0]_i_26_n_13 ),
        .I2(\B_V_data_1_state[0]_i_27_n_13 ),
        .I3(\B_V_data_1_state[0]_i_28_n_13 ),
        .O(\B_V_data_1_state[0]_i_10_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_11 
       (.I0(ap_CS_fsm_state116),
        .I1(ap_CS_fsm_state126),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state119),
        .I4(ap_CS_fsm_state161),
        .O(\B_V_data_1_state[0]_i_11_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \B_V_data_1_state[0]_i_12 
       (.I0(ap_CS_fsm_state180),
        .I1(ap_CS_fsm_state166),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state147),
        .I4(ap_CS_fsm_state117),
        .I5(\B_V_data_1_state[0]_i_29_n_13 ),
        .O(\B_V_data_1_state[0]_i_12_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_i_TREADY),
        .I3(output_i_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__2_n_13 ));
  LUT6 #(
    .INIT(64'hFCFCFCECFCFCFCFC)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q[4]),
        .I1(\B_V_data_1_state[0]_i_3_n_13 ),
        .I2(output_i_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_1 ),
        .I4(\B_V_data_1_state_reg[0]_2 ),
        .I5(\B_V_data_1_state_reg[0]_3 ),
        .O(output_i_TVALID_int_regslice));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_20 
       (.I0(ap_CS_fsm_state113),
        .I1(ap_CS_fsm_state160),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state85),
        .I4(ap_CS_fsm_state162),
        .O(\B_V_data_1_state[0]_i_20_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_21 
       (.I0(Q[3]),
        .I1(ap_CS_fsm_state86),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state125),
        .I4(ap_CS_fsm_state131),
        .O(\B_V_data_1_state[0]_i_21_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_22 
       (.I0(ap_CS_fsm_state150),
        .I1(ap_CS_fsm_state171),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state123),
        .I4(ap_CS_fsm_state128),
        .O(\B_V_data_1_state[0]_i_22_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_23 
       (.I0(ap_CS_fsm_state154),
        .I1(ap_CS_fsm_state176),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state120),
        .I4(ap_CS_fsm_state133),
        .O(\B_V_data_1_state[0]_i_23_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_24 
       (.I0(ap_CS_fsm_state145),
        .I1(ap_CS_fsm_state167),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state140),
        .I4(ap_CS_fsm_state151),
        .O(\B_V_data_1_state[0]_i_24_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_25 
       (.I0(ap_CS_fsm_state92),
        .I1(ap_CS_fsm_state156),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state130),
        .I4(ap_CS_fsm_state177),
        .O(\B_V_data_1_state[0]_i_25_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_26 
       (.I0(ap_CS_fsm_state127),
        .I1(ap_CS_fsm_state137),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state143),
        .I4(ap_CS_fsm_state168),
        .O(\B_V_data_1_state[0]_i_26_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_27 
       (.I0(ap_CS_fsm_state146),
        .I1(ap_CS_fsm_state149),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state89),
        .I4(ap_CS_fsm_state159),
        .O(\B_V_data_1_state[0]_i_27_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_28 
       (.I0(ap_CS_fsm_state144),
        .I1(ap_CS_fsm_state169),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state121),
        .I4(ap_CS_fsm_state142),
        .O(\B_V_data_1_state[0]_i_28_n_13 ));
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \B_V_data_1_state[0]_i_29 
       (.I0(ap_CS_fsm_state118),
        .I1(ap_CS_fsm_state179),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state122),
        .I4(ap_CS_fsm_state152),
        .O(\B_V_data_1_state[0]_i_29_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(\B_V_data_1_state[0]_i_7_n_13 ),
        .I1(\B_V_data_1_state[0]_i_8_n_13 ),
        .I2(\B_V_data_1_state[0]_i_9_n_13 ),
        .I3(\B_V_data_1_state[0]_i_10_n_13 ),
        .I4(\B_V_data_1_state[0]_i_11_n_13 ),
        .I5(\B_V_data_1_state[0]_i_12_n_13 ),
        .O(\B_V_data_1_state[0]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAA)) 
    \B_V_data_1_state[0]_i_7 
       (.I0(\B_V_data_1_state[0]_i_20_n_13 ),
        .I1(ap_CS_fsm_state135),
        .I2(ap_CS_fsm_state91),
        .I3(output_i_TREADY_int_regslice),
        .I4(\B_V_data_1_state[0]_i_21_n_13 ),
        .I5(\B_V_data_1_state[0]_i_22_n_13 ),
        .O(\B_V_data_1_state[0]_i_7_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \B_V_data_1_state[0]_i_8 
       (.I0(ap_CS_fsm_state148),
        .I1(ap_CS_fsm_state141),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state170),
        .I4(ap_CS_fsm_state157),
        .I5(\B_V_data_1_state[0]_i_23_n_13 ),
        .O(\B_V_data_1_state[0]_i_8_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F0F0E0)) 
    \B_V_data_1_state[0]_i_9 
       (.I0(ap_CS_fsm_state134),
        .I1(ap_CS_fsm_state114),
        .I2(output_i_TREADY_int_regslice),
        .I3(ap_CS_fsm_state153),
        .I4(ap_CS_fsm_state139),
        .I5(\B_V_data_1_state[0]_i_24_n_13 ),
        .O(\B_V_data_1_state[0]_i_9_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(output_i_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(output_i_TREADY_int_regslice),
        .I3(output_i_TVALID_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_13 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(output_i_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_done),
        .I1(Q[0]),
        .I2(ap_start),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h8F000000)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(output_i_TREADY_int_regslice),
        .I1(output_i_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\i_7_fu_680_reg[7] ),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_CS_fsm[186]_i_1 
       (.I0(Q[4]),
        .I1(output_i_TREADY_int_regslice),
        .I2(ap_CS_fsm_state186),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \ap_CS_fsm[187]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(output_i_TREADY_int_regslice),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \ap_CS_fsm[58]_i_1 
       (.I0(Q[2]),
        .I1(\ap_CS_fsm[58]_i_2_n_13 ),
        .I2(output_i_TREADY_int_regslice),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_CS_fsm[58]_i_2 
       (.I0(output_i_TREADY_int_regslice),
        .I1(output_i_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(\ap_CS_fsm[58]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h5555DF5500008F00)) 
    \ap_CS_fsm[59]_i_1 
       (.I0(output_i_TREADY_int_regslice),
        .I1(output_i_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\i_7_fu_680_reg[7] ),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00008F00)) 
    \i_7_fu_680[7]_i_2 
       (.I0(output_i_TREADY_int_regslice),
        .I1(output_i_TREADY),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(\i_7_fu_680_reg[7] ),
        .O(ap_NS_fsm15_out));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[0] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[10] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[11] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[12] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[13] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[14] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[15] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[1] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[2] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[3] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[4] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[5] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[6] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[7] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[8] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \output_i_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_13_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_13_[9] ),
        .I2(B_V_data_1_sel),
        .O(output_i_TDATA[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEAEAEAE)) 
    ram_reg_0_i_1__0
       (.I0(WEA),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(output_i_TREADY),
        .I4(output_i_TREADY_int_regslice),
        .I5(ram_reg_0_i_20__0_n_13),
        .O(real_output_ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFD0000)) 
    ram_reg_0_i_20__0
       (.I0(\B_V_data_1_state_reg[0]_3 ),
        .I1(\B_V_data_1_state_reg[0]_2 ),
        .I2(ram_reg_3),
        .I3(ram_reg_3_0),
        .I4(output_i_TREADY_int_regslice),
        .I5(\B_V_data_1_state[0]_i_3_n_13 ),
        .O(ram_reg_0_i_20__0_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0
   (D,
    ap_rst_n_inv,
    ap_clk,
    input_i_TREADY_int_regslice,
    input_i_TVALID,
    input_i_TKEEP);
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TREADY_int_regslice;
  input input_i_TVALID;
  input [1:0]input_i_TKEEP;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__7_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__6_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [1:0]input_i_TKEEP;
  wire input_i_TREADY_int_regslice;
  wire input_i_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(input_i_TKEEP[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(input_i_TKEEP[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(input_i_TKEEP[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(input_i_TKEEP[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__7
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(input_i_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__7_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__7_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__6 
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(input_i_TVALID),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(input_i_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__6 
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(input_i_TVALID),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__6_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_fu_556[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_keep_V_fu_556[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_10
   (output_i_TUSER,
    ap_rst_n_inv,
    ap_clk,
    output_i_TVALID_int_regslice,
    output_i_TREADY,
    Q);
  output [1:0]output_i_TUSER;
  input ap_rst_n_inv;
  input ap_clk;
  input output_i_TVALID_int_regslice;
  input output_i_TREADY;
  input [1:0]Q;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__10_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire output_i_TREADY;
  wire [1:0]output_i_TUSER;
  wire output_i_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__10
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__10_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__10_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(output_i_TREADY),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(output_i_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_i_TUSER[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TUSER[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_i_TUSER[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_2
   (D,
    ap_rst_n_inv,
    ap_clk,
    input_i_TREADY_int_regslice,
    input_i_TVALID,
    input_i_TSTRB);
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TREADY_int_regslice;
  input input_i_TVALID;
  input [1:0]input_i_TSTRB;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__6_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__7_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire input_i_TREADY_int_regslice;
  wire [1:0]input_i_TSTRB;
  wire input_i_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(input_i_TSTRB[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(input_i_TSTRB[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(input_i_TSTRB[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(input_i_TSTRB[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__6
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(input_i_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__6_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__6_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__7 
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(input_i_TVALID),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(input_i_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__7 
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(input_i_TVALID),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__7_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_fu_552[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_strb_V_fu_552[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_3
   (D,
    ap_rst_n_inv,
    ap_clk,
    input_i_TVALID,
    input_i_TREADY_int_regslice,
    input_i_TUSER);
  output [1:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TVALID;
  input input_i_TREADY_int_regslice;
  input [1:0]input_i_TUSER;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__10_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__10_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire input_i_TREADY_int_regslice;
  wire [1:0]input_i_TUSER;
  wire input_i_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(input_i_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(input_i_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(input_i_TUSER[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(input_i_TUSER[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__10
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__10_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__10_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__10 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(input_i_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__10_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__9 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(input_i_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__10_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_fu_548[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_user_V_fu_548[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_8
   (output_i_TKEEP,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_i_TREADY,
    output_i_TVALID_int_regslice,
    Q);
  output [1:0]output_i_TKEEP;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_i_TREADY;
  input output_i_TVALID_int_regslice;
  input [1:0]Q;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__6_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]output_i_TKEEP;
  wire output_i_TREADY;
  wire output_i_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__6
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__6_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__6_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(output_i_TVALID_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(output_i_TREADY),
        .I4(output_i_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(output_i_TREADY),
        .I1(output_i_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TKEEP[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_i_TKEEP[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TKEEP[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_i_TKEEP[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized0_9
   (output_i_TSTRB,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_i_TREADY,
    output_i_TVALID_int_regslice,
    Q);
  output [1:0]output_i_TSTRB;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_i_TREADY;
  input output_i_TVALID_int_regslice;
  input [1:0]Q;

  wire [1:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_A[1]_i_1_n_13 ;
  wire [1:0]B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire \B_V_data_1_payload_B[1]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__5_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [1:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire output_i_TREADY;
  wire [1:0]output_i_TSTRB;
  wire output_i_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[0]),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_A[1]),
        .O(\B_V_data_1_payload_A[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(Q[0]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[0]),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[1]_i_1 
       (.I0(Q[1]),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .I4(B_V_data_1_payload_B[1]),
        .O(\B_V_data_1_payload_B[1]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[1]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__5
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__5_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__5_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(output_i_TVALID_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(output_i_TREADY),
        .I4(output_i_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(output_i_TREADY),
        .I1(output_i_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TSTRB[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_i_TSTRB[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TSTRB[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_i_TSTRB[1]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized1
   (output_i_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    output_i_TREADY,
    output_i_TVALID_int_regslice,
    real_sample_pkt_last_V_reg_6353,
    vld_in7);
  output [0:0]output_i_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input output_i_TREADY;
  input output_i_TVALID_int_regslice;
  input real_sample_pkt_last_V_reg_6353;
  input vld_in7;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_13 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_13 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [0:0]output_i_TLAST;
  wire output_i_TREADY;
  wire output_i_TVALID_int_regslice;
  wire real_sample_pkt_last_V_reg_6353;
  wire vld_in7;

  LUT6 #(
    .INIT(64'hF8FFF8F808000808)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(real_sample_pkt_last_V_reg_6353),
        .I1(vld_in7),
        .I2(B_V_data_1_sel_wr),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .I4(\B_V_data_1_state_reg_n_13_[0] ),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFF8F8F80008080)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(real_sample_pkt_last_V_reg_6353),
        .I1(vld_in7),
        .I2(B_V_data_1_sel_wr),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .I4(\B_V_data_1_state_reg_n_13_[0] ),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_13 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_13 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg_n_13_[1] ),
        .I1(output_i_TVALID_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(output_i_TREADY),
        .I4(output_i_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(output_i_TREADY),
        .I1(output_i_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg_n_13_[1] ),
        .I3(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(output_i_TLAST));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized2
   (D,
    ap_rst_n_inv,
    ap_clk,
    input_i_TVALID,
    input_i_TREADY_int_regslice,
    input_i_TID);
  output [4:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input input_i_TVALID;
  input input_i_TREADY_int_regslice;
  input [4:0]input_i_TID;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__9_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__11_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [4:0]D;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]input_i_TID;
  wire input_i_TREADY_int_regslice;
  wire input_i_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TID[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TID[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TID[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TID[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TID[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[4]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TID[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TID[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TID[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TID[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TID[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__9
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__9_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__9_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__11 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(input_i_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__11_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__10 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(input_i_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__11_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_fu_544[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_fu_544[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_fu_544[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_fu_544[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_id_V_fu_544[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized2_7
   (output_i_TID,
    ap_rst_n_inv,
    ap_clk,
    output_i_TVALID_int_regslice,
    output_i_TREADY,
    Q);
  output [4:0]output_i_TID;
  input ap_rst_n_inv;
  input ap_clk;
  input output_i_TVALID_int_regslice;
  input output_i_TREADY;
  input [4:0]Q;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [4:0]B_V_data_1_payload_A;
  wire [4:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__9_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [4:0]output_i_TID;
  wire output_i_TREADY;
  wire output_i_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[4]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__9
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__9_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__9_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(output_i_TREADY),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(output_i_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TID[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_i_TID[0]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TID[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_i_TID[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TID[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_i_TID[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TID[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_i_TID[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TID[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(output_i_TID[4]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized3
   (icmp_ln33_fu_2472_p2,
    D,
    ap_rst_n_inv,
    ap_clk,
    Q,
    input_i_TVALID,
    input_i_TREADY_int_regslice,
    input_i_TDEST);
  output icmp_ln33_fu_2472_p2;
  output [5:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]Q;
  input input_i_TVALID;
  input input_i_TREADY_int_regslice;
  input [5:0]input_i_TDEST;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__8_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__12_n_13 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [5:0]D;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire icmp_ln33_fu_2472_p2;
  wire [5:0]input_i_TDEST;
  wire input_i_TREADY_int_regslice;
  wire input_i_TVALID;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(input_i_TDEST[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[5]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(input_i_TDEST[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(input_i_TREADY_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__8
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__8_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__8_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__12 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(input_i_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__12_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__11 
       (.I0(input_i_TVALID),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(input_i_TREADY_int_regslice),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__12_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(icmp_ln33_fu_2472_p2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_dest_V_fu_540[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "transmitter_regslice_both" *) 
module design_1_transmitter_0_1_transmitter_regslice_both__parameterized3_6
   (\ap_CS_fsm_reg[102] ,
    \ap_CS_fsm_reg[131] ,
    output_i_TDEST,
    ap_rst_n_inv,
    ap_clk,
    \B_V_data_1_state[0]_i_2 ,
    \B_V_data_1_state[0]_i_2_0 ,
    ap_CS_fsm_state103,
    ap_CS_fsm_state104,
    \B_V_data_1_state[0]_i_2_1 ,
    ap_CS_fsm_state132,
    ap_CS_fsm_state136,
    ap_CS_fsm_state138,
    ap_CS_fsm_state112,
    ap_CS_fsm_state155,
    ap_CS_fsm_state115,
    ap_CS_fsm_state75,
    ap_CS_fsm_state175,
    ap_CS_fsm_state124,
    ap_CS_fsm_state90,
    ap_CS_fsm_state158,
    ap_CS_fsm_state105,
    ap_CS_fsm_state163,
    ap_CS_fsm_state178,
    ap_CS_fsm_state129,
    output_i_TVALID_int_regslice,
    output_i_TREADY,
    Q);
  output \ap_CS_fsm_reg[102] ;
  output \ap_CS_fsm_reg[131] ;
  output [5:0]output_i_TDEST;
  input ap_rst_n_inv;
  input ap_clk;
  input \B_V_data_1_state[0]_i_2 ;
  input \B_V_data_1_state[0]_i_2_0 ;
  input ap_CS_fsm_state103;
  input ap_CS_fsm_state104;
  input \B_V_data_1_state[0]_i_2_1 ;
  input ap_CS_fsm_state132;
  input ap_CS_fsm_state136;
  input ap_CS_fsm_state138;
  input ap_CS_fsm_state112;
  input ap_CS_fsm_state155;
  input ap_CS_fsm_state115;
  input ap_CS_fsm_state75;
  input ap_CS_fsm_state175;
  input ap_CS_fsm_state124;
  input ap_CS_fsm_state90;
  input ap_CS_fsm_state158;
  input ap_CS_fsm_state105;
  input ap_CS_fsm_state163;
  input ap_CS_fsm_state178;
  input ap_CS_fsm_state129;
  input output_i_TVALID_int_regslice;
  input output_i_TREADY;
  input [5:0]Q;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [5:0]B_V_data_1_payload_A;
  wire [5:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__8_n_13;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__5_n_13;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__5_n_13 ;
  wire \B_V_data_1_state[0]_i_2 ;
  wire \B_V_data_1_state[0]_i_2_0 ;
  wire \B_V_data_1_state[0]_i_2_1 ;
  wire \B_V_data_1_state_reg_n_13_[0] ;
  wire \B_V_data_1_state_reg_n_13_[1] ;
  wire [5:0]Q;
  wire \ap_CS_fsm_reg[102] ;
  wire \ap_CS_fsm_reg[131] ;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state105;
  wire ap_CS_fsm_state112;
  wire ap_CS_fsm_state115;
  wire ap_CS_fsm_state124;
  wire ap_CS_fsm_state129;
  wire ap_CS_fsm_state132;
  wire ap_CS_fsm_state136;
  wire ap_CS_fsm_state138;
  wire ap_CS_fsm_state155;
  wire ap_CS_fsm_state158;
  wire ap_CS_fsm_state163;
  wire ap_CS_fsm_state175;
  wire ap_CS_fsm_state178;
  wire ap_CS_fsm_state75;
  wire ap_CS_fsm_state90;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [5:0]output_i_TDEST;
  wire output_i_TREADY;
  wire output_i_TVALID_int_regslice;
  wire ram_reg_0_i_119_n_13;
  wire ram_reg_0_i_120_n_13;
  wire ram_reg_0_i_121_n_13;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(Q[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[5]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(Q[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__8
       (.I0(\B_V_data_1_state_reg_n_13_[0] ),
        .I1(output_i_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__8_n_13));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__8_n_13),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__5
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__5_n_13));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__5_n_13),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__5 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[0] ),
        .I2(output_i_TREADY),
        .I3(\B_V_data_1_state_reg_n_13_[1] ),
        .O(\B_V_data_1_state[0]_i_1__5_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \B_V_data_1_state[0]_i_4 
       (.I0(\ap_CS_fsm_reg[131] ),
        .I1(\B_V_data_1_state[0]_i_2 ),
        .I2(\B_V_data_1_state[0]_i_2_0 ),
        .I3(ap_CS_fsm_state103),
        .I4(ap_CS_fsm_state104),
        .I5(\B_V_data_1_state[0]_i_2_1 ),
        .O(\ap_CS_fsm_reg[102] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \B_V_data_1_state[1]_i_1__5 
       (.I0(output_i_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg_n_13_[1] ),
        .I2(\B_V_data_1_state_reg_n_13_[0] ),
        .I3(output_i_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__5_n_13 ),
        .Q(\B_V_data_1_state_reg_n_13_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[0]),
        .O(output_i_TDEST[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[1]),
        .O(output_i_TDEST[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[2]),
        .O(output_i_TDEST[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[3]),
        .O(output_i_TDEST[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[4]),
        .O(output_i_TDEST[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \output_i_TDEST[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A[5]),
        .O(output_i_TDEST[5]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_119
       (.I0(ap_CS_fsm_state175),
        .I1(ap_CS_fsm_state124),
        .I2(ap_CS_fsm_state90),
        .I3(ap_CS_fsm_state158),
        .O(ram_reg_0_i_119_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_120
       (.I0(ap_CS_fsm_state105),
        .I1(ap_CS_fsm_state163),
        .I2(ap_CS_fsm_state178),
        .I3(ap_CS_fsm_state129),
        .O(ram_reg_0_i_120_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_0_i_121
       (.I0(ap_CS_fsm_state112),
        .I1(ap_CS_fsm_state155),
        .I2(ap_CS_fsm_state115),
        .I3(ap_CS_fsm_state75),
        .O(ram_reg_0_i_121_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_reg_0_i_51
       (.I0(ram_reg_0_i_119_n_13),
        .I1(ram_reg_0_i_120_n_13),
        .I2(ram_reg_0_i_121_n_13),
        .I3(ap_CS_fsm_state132),
        .I4(ap_CS_fsm_state136),
        .I5(ap_CS_fsm_state138),
        .O(\ap_CS_fsm_reg[131] ));
endmodule

(* ORIG_REF_NAME = "transmitter_symbolsI_V_RAM_AUTO_1R1W" *) 
module design_1_transmitter_0_1_transmitter_symbolsI_V_RAM_AUTO_1R1W
   (d0,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[21] ,
    ap_clk,
    DIADI,
    zext_ln141_1_reg_5323,
    ram_reg_0,
    Q,
    zext_ln138_2_reg_5169_reg,
    zext_ln138_4_reg_5189,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    zext_ln138_reg_5142_reg,
    i_3_fu_664_reg,
    zext_ln138_12_reg_5269,
    zext_ln138_14_reg_5289_reg,
    zext_ln138_6_reg_5209_reg,
    zext_ln138_8_reg_5229,
    zext_ln138_10_reg_5249);
  output [15:0]d0;
  output \ap_CS_fsm_reg[6] ;
  output \ap_CS_fsm_reg[9] ;
  output \ap_CS_fsm_reg[21] ;
  input ap_clk;
  input [0:0]DIADI;
  input [2:0]zext_ln141_1_reg_5323;
  input ram_reg_0;
  input [16:0]Q;
  input [1:0]zext_ln138_2_reg_5169_reg;
  input [1:0]zext_ln138_4_reg_5189;
  input ram_reg_1;
  input ram_reg_2;
  input [7:0]ram_reg_3;
  input [1:0]zext_ln138_reg_5142_reg;
  input [2:0]i_3_fu_664_reg;
  input [1:0]zext_ln138_12_reg_5269;
  input [1:0]zext_ln138_14_reg_5289_reg;
  input [1:0]zext_ln138_6_reg_5209_reg;
  input [1:0]zext_ln138_8_reg_5229;
  input [1:0]zext_ln138_10_reg_5249;

  wire [0:0]DIADI;
  wire [16:0]Q;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[6] ;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire [15:0]d0;
  wire [2:0]i_3_fu_664_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_10_n_13;
  wire ram_reg_i_11_n_13;
  wire ram_reg_i_12_n_13;
  wire ram_reg_i_13_n_13;
  wire ram_reg_i_14_n_13;
  wire ram_reg_i_15_n_13;
  wire ram_reg_i_16_n_13;
  wire ram_reg_i_17_n_13;
  wire ram_reg_i_20_n_13;
  wire ram_reg_i_21_n_13;
  wire ram_reg_i_22_n_13;
  wire ram_reg_i_23_n_13;
  wire ram_reg_i_24_n_13;
  wire ram_reg_i_25_n_13;
  wire ram_reg_i_26_n_13;
  wire ram_reg_i_27_n_13;
  wire ram_reg_i_29_n_13;
  wire ram_reg_i_30_n_13;
  wire ram_reg_i_31_n_13;
  wire ram_reg_i_33_n_13;
  wire ram_reg_i_34_n_13;
  wire ram_reg_i_35_n_13;
  wire ram_reg_i_36_n_13;
  wire ram_reg_i_37_n_13;
  wire ram_reg_i_38_n_13;
  wire ram_reg_i_39_n_13;
  wire ram_reg_i_3_n_13;
  wire ram_reg_i_40_n_13;
  wire ram_reg_i_41_n_13;
  wire ram_reg_i_42_n_13;
  wire ram_reg_i_4_n_13;
  wire ram_reg_i_5_n_13;
  wire ram_reg_i_6_n_13;
  wire ram_reg_i_7_n_13;
  wire ram_reg_i_8_n_13;
  wire ram_reg_i_9_n_13;
  wire symbolsI_V_ce0;
  wire symbolsI_V_ce1;
  wire [1:0]zext_ln138_10_reg_5249;
  wire [1:0]zext_ln138_12_reg_5269;
  wire [1:0]zext_ln138_14_reg_5289_reg;
  wire [1:0]zext_ln138_2_reg_5169_reg;
  wire [1:0]zext_ln138_4_reg_5189;
  wire [1:0]zext_ln138_6_reg_5209_reg;
  wire [1:0]zext_ln138_8_reg_5229;
  wire [1:0]zext_ln138_reg_5142_reg;
  wire [2:0]zext_ln141_1_reg_5323;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2624" *) 
  (* RTL_RAM_NAME = "inst/symbolsI_V_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,ram_reg_i_3_n_13,ram_reg_i_4_n_13,ram_reg_i_5_n_13,ram_reg_i_6_n_13,ram_reg_i_7_n_13,ram_reg_i_8_n_13,ram_reg_i_9_n_13,ram_reg_i_10_n_13,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram_reg_i_11_n_13,ram_reg_i_12_n_13,ram_reg_i_13_n_13,ram_reg_i_14_n_13,ram_reg_i_15_n_13,ram_reg_i_16_n_13,ram_reg_i_17_n_13,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({DIADI,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(d0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(symbolsI_V_ce0),
        .ENBWREN(symbolsI_V_ce1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({symbolsI_V_ce1,symbolsI_V_ce1}),
        .WEBWE({1'b0,1'b0,1'b1,1'b1}));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_1
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(ram_reg_i_20_n_13),
        .I2(Q[8]),
        .I3(Q[7]),
        .I4(Q[16]),
        .O(symbolsI_V_ce0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_10
       (.I0(ram_reg_3[0]),
        .I1(Q[16]),
        .O(ram_reg_i_10_n_13));
  LUT4 #(
    .INIT(16'h8F80)) 
    ram_reg_i_11
       (.I0(i_3_fu_664_reg[2]),
        .I1(Q[8]),
        .I2(ram_reg_i_20_n_13),
        .I3(zext_ln141_1_reg_5323[2]),
        .O(ram_reg_i_11_n_13));
  LUT6 #(
    .INIT(64'hD0000000DDDDDDDD)) 
    ram_reg_i_12
       (.I0(zext_ln141_1_reg_5323[2]),
        .I1(ram_reg_i_20_n_13),
        .I2(ram_reg_i_27_n_13),
        .I3(\ap_CS_fsm_reg[6] ),
        .I4(ram_reg_2),
        .I5(ram_reg_i_29_n_13),
        .O(ram_reg_i_12_n_13));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_13
       (.I0(ram_reg_i_22_n_13),
        .I1(ram_reg_i_30_n_13),
        .I2(ram_reg_i_20_n_13),
        .I3(zext_ln141_1_reg_5323[1]),
        .O(ram_reg_i_13_n_13));
  LUT4 #(
    .INIT(16'hEFE0)) 
    ram_reg_i_14
       (.I0(ram_reg_i_24_n_13),
        .I1(ram_reg_i_31_n_13),
        .I2(ram_reg_i_20_n_13),
        .I3(zext_ln141_1_reg_5323[0]),
        .O(ram_reg_i_14_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    ram_reg_i_15
       (.I0(\ap_CS_fsm_reg[21] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(ram_reg_i_33_n_13),
        .O(ram_reg_i_15_n_13));
  LUT4 #(
    .INIT(16'hABAA)) 
    ram_reg_i_16
       (.I0(ram_reg_i_25_n_13),
        .I1(Q[8]),
        .I2(ram_reg_i_26_n_13),
        .I3(ram_reg_i_20_n_13),
        .O(ram_reg_i_16_n_13));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    ram_reg_i_17
       (.I0(ram_reg_i_34_n_13),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(Q[13]),
        .I4(ram_reg_i_35_n_13),
        .I5(ram_reg_i_20_n_13),
        .O(ram_reg_i_17_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    ram_reg_i_19
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\ap_CS_fsm_reg[6] ),
        .I5(Q[0]),
        .O(\ap_CS_fsm_reg[9] ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    ram_reg_i_2
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(ram_reg_i_20_n_13),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(symbolsI_V_ce1));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_20
       (.I0(\ap_CS_fsm_reg[21] ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(ram_reg_i_20_n_13));
  LUT6 #(
    .INIT(64'hAAA8A0A80A080008)) 
    ram_reg_i_21
       (.I0(ram_reg_i_27_n_13),
        .I1(zext_ln138_reg_5142_reg[1]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(zext_ln138_2_reg_5169_reg[1]),
        .I5(zext_ln138_4_reg_5189[1]),
        .O(ram_reg_i_21_n_13));
  MUXF7 ram_reg_i_22
       (.I0(ram_reg_i_37_n_13),
        .I1(ram_reg_i_38_n_13),
        .O(ram_reg_i_22_n_13),
        .S(ram_reg_i_36_n_13));
  LUT6 #(
    .INIT(64'h55FF5D5D55FF7F7F)) 
    ram_reg_i_23
       (.I0(ram_reg_i_27_n_13),
        .I1(Q[1]),
        .I2(zext_ln138_2_reg_5169_reg[0]),
        .I3(zext_ln138_4_reg_5189[0]),
        .I4(Q[2]),
        .I5(zext_ln138_reg_5142_reg[0]),
        .O(ram_reg_i_23_n_13));
  MUXF7 ram_reg_i_24
       (.I0(ram_reg_i_39_n_13),
        .I1(ram_reg_i_40_n_13),
        .O(ram_reg_i_24_n_13),
        .S(ram_reg_i_36_n_13));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEFFFE)) 
    ram_reg_i_25
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(ram_reg_i_25_n_13));
  LUT6 #(
    .INIT(64'h1111111111110001)) 
    ram_reg_i_26
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(ram_reg_i_26_n_13));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ram_reg_i_27
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[6]),
        .O(ram_reg_i_27_n_13));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_i_28
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\ap_CS_fsm_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_29
       (.I0(ram_reg_i_20_n_13),
        .I1(i_3_fu_664_reg[2]),
        .I2(Q[8]),
        .O(ram_reg_i_29_n_13));
  LUT6 #(
    .INIT(64'hB888BBBBB8888888)) 
    ram_reg_i_3
       (.I0(ram_reg_3[7]),
        .I1(Q[16]),
        .I2(i_3_fu_664_reg[2]),
        .I3(Q[8]),
        .I4(ram_reg_i_20_n_13),
        .I5(zext_ln141_1_reg_5323[2]),
        .O(ram_reg_i_3_n_13));
  LUT6 #(
    .INIT(64'hAAA8A0A80A080008)) 
    ram_reg_i_30
       (.I0(ram_reg_i_27_n_13),
        .I1(ram_reg_1),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(zext_ln138_2_reg_5169_reg[1]),
        .I5(zext_ln138_4_reg_5189[1]),
        .O(ram_reg_i_30_n_13));
  LUT6 #(
    .INIT(64'hAAA8A0A80A080008)) 
    ram_reg_i_31
       (.I0(ram_reg_i_27_n_13),
        .I1(ram_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(zext_ln138_2_reg_5169_reg[0]),
        .I5(zext_ln138_4_reg_5189[0]),
        .O(ram_reg_i_31_n_13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_reg_i_32
       (.I0(Q[15]),
        .I1(Q[14]),
        .I2(Q[13]),
        .I3(Q[12]),
        .O(\ap_CS_fsm_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    ram_reg_i_33
       (.I0(Q[8]),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(Q[9]),
        .O(ram_reg_i_33_n_13));
  LUT6 #(
    .INIT(64'h0100010101000100)) 
    ram_reg_i_34
       (.I0(Q[14]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[11]),
        .I4(Q[10]),
        .I5(Q[9]),
        .O(ram_reg_i_34_n_13));
  LUT6 #(
    .INIT(64'h8A888A888A888A8A)) 
    ram_reg_i_35
       (.I0(ram_reg_i_41_n_13),
        .I1(ram_reg_i_36_n_13),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(ram_reg_i_42_n_13),
        .O(ram_reg_i_35_n_13));
  LUT3 #(
    .INIT(8'hFE)) 
    ram_reg_i_36
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[8]),
        .O(ram_reg_i_36_n_13));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_37
       (.I0(Q[3]),
        .I1(zext_ln138_6_reg_5209_reg[1]),
        .I2(zext_ln138_8_reg_5229[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(zext_ln138_10_reg_5249[1]),
        .O(ram_reg_i_37_n_13));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    ram_reg_i_38
       (.I0(zext_ln138_12_reg_5269[1]),
        .I1(i_3_fu_664_reg[1]),
        .I2(Q[8]),
        .I3(zext_ln138_14_reg_5289_reg[1]),
        .I4(Q[7]),
        .O(ram_reg_i_38_n_13));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    ram_reg_i_39
       (.I0(Q[3]),
        .I1(zext_ln138_6_reg_5209_reg[0]),
        .I2(zext_ln138_8_reg_5229[0]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(zext_ln138_10_reg_5249[0]),
        .O(ram_reg_i_39_n_13));
  LUT6 #(
    .INIT(64'h8888BB888B8B8B8B)) 
    ram_reg_i_4
       (.I0(ram_reg_3[6]),
        .I1(Q[16]),
        .I2(zext_ln141_1_reg_5323[2]),
        .I3(Q[8]),
        .I4(i_3_fu_664_reg[2]),
        .I5(ram_reg_i_20_n_13),
        .O(ram_reg_i_4_n_13));
  LUT5 #(
    .INIT(32'hCFC0CACA)) 
    ram_reg_i_40
       (.I0(zext_ln138_12_reg_5269[0]),
        .I1(i_3_fu_664_reg[0]),
        .I2(Q[8]),
        .I3(zext_ln138_14_reg_5289_reg[0]),
        .I4(Q[7]),
        .O(ram_reg_i_40_n_13));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_41
       (.I0(Q[8]),
        .I1(Q[7]),
        .O(ram_reg_i_41_n_13));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_42
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(ram_reg_i_42_n_13));
  LUT6 #(
    .INIT(64'hFFFFEFE00000EFE0)) 
    ram_reg_i_5
       (.I0(ram_reg_i_21_n_13),
        .I1(ram_reg_i_22_n_13),
        .I2(ram_reg_i_20_n_13),
        .I3(zext_ln141_1_reg_5323[1]),
        .I4(Q[16]),
        .I5(ram_reg_3[5]),
        .O(ram_reg_i_5_n_13));
  LUT6 #(
    .INIT(64'hFFFFDFD00000DFD0)) 
    ram_reg_i_6
       (.I0(ram_reg_i_23_n_13),
        .I1(ram_reg_i_24_n_13),
        .I2(ram_reg_i_20_n_13),
        .I3(zext_ln141_1_reg_5323[0]),
        .I4(Q[16]),
        .I5(ram_reg_3[4]),
        .O(ram_reg_i_6_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_7
       (.I0(ram_reg_3[3]),
        .I1(Q[16]),
        .I2(ram_reg_i_15_n_13),
        .O(ram_reg_i_7_n_13));
  LUT6 #(
    .INIT(64'hFFFF0000ABAAABAA)) 
    ram_reg_i_8
       (.I0(ram_reg_i_25_n_13),
        .I1(Q[8]),
        .I2(ram_reg_i_26_n_13),
        .I3(ram_reg_i_20_n_13),
        .I4(ram_reg_3[2]),
        .I5(Q[16]),
        .O(ram_reg_i_8_n_13));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_9
       (.I0(ram_reg_3[1]),
        .I1(Q[16]),
        .I2(ram_reg_i_17_n_13),
        .O(ram_reg_i_9_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_9" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_9
   (\i_11_reg_5443_reg[11] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[24] ,
    D,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg,
    ram_reg_0_i_17__0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
    ram_reg_0_i_17__0_0,
    \ap_CS_fsm_reg[25]_0 );
  output [11:0]\i_11_reg_5443_reg[11] ;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[24] ;
  output [1:0]D;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg;
  input [3:0]ram_reg_0_i_17__0;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  input [0:0]ram_reg_0_i_17__0_0;
  input \ap_CS_fsm_reg[25]_0 ;

  wire [1:0]D;
  wire [8:0]Q;
  wire \ap_CS_fsm[26]_i_3_n_13 ;
  wire \ap_CS_fsm[26]_i_4_n_13 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__15_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0;
  wire [11:0]\i_11_reg_5443_reg[11] ;
  wire \j_1_fu_240_reg_n_13_[0] ;
  wire \j_1_fu_240_reg_n_13_[1] ;
  wire \j_1_fu_240_reg_n_13_[2] ;
  wire \j_1_fu_240_reg_n_13_[3] ;
  wire \j_1_fu_240_reg_n_13_[4] ;
  wire \j_1_fu_240_reg_n_13_[5] ;
  wire \j_1_fu_240_reg_n_13_[6] ;
  wire \j_1_fu_240_reg_n_13_[7] ;
  wire [7:0]j_reg_767;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_13;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_14;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_15;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_16;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_17;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_18;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_19;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_20;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_21;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_22;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_23;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_24;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_25;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_26;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_27;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_28;
  wire mac_muladd_16s_16s_31ns_31_4_1_U2_n_30;
  wire [15:0]q0;
  wire [3:0]ram_reg_0_i_17__0;
  wire [0:0]ram_reg_0_i_17__0_0;
  wire sub_ln198_fu_299_p2_carry__0_i_1__2_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__2_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2__2_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_3__1_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_4__0_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_14;
  wire sub_ln198_fu_299_p2_carry__1_n_15;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_1_fu_319_p195;
  wire [3:3]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[26]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .O(\ap_CS_fsm[26]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[26]_i_4 
       (.I0(\j_1_fu_240_reg_n_13_[6] ),
        .I1(\j_1_fu_240_reg_n_13_[7] ),
        .I2(\j_1_fu_240_reg_n_13_[4] ),
        .I3(\j_1_fu_240_reg_n_13_[5] ),
        .O(\ap_CS_fsm[26]_i_4_n_13 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__15
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__15_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__15_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_11 flow_control_loop_pipe_sequential_init_U
       (.D(ap_NS_fsm),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[25] (D),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm[26]_i_3_n_13 ),
        .\ap_CS_fsm_reg[26]_0 (\ap_CS_fsm[26]_i_4_n_13 ),
        .\ap_CS_fsm_reg[26]_1 (ram_reg_0_i_17__0[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_26),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_40),
        .\i_11_reg_5443_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\j_1_fu_240_reg[1] (flow_control_loop_pipe_sequential_init_U_n_27),
        .\j_1_fu_240_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_28),
        .\j_1_fu_240_reg[3] (flow_control_loop_pipe_sequential_init_U_n_18),
        .\j_1_fu_240_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_20),
        .\j_1_fu_240_reg[3]_1 (\j_1_fu_240_reg_n_13_[3] ),
        .\j_1_fu_240_reg[3]_2 (\j_1_fu_240_reg_n_13_[0] ),
        .\j_1_fu_240_reg[3]_3 (\j_1_fu_240_reg_n_13_[2] ),
        .\j_1_fu_240_reg[3]_4 (\j_1_fu_240_reg_n_13_[1] ),
        .\j_1_fu_240_reg[4] (\j_1_fu_240_reg_n_13_[4] ),
        .\j_1_fu_240_reg[5] (flow_control_loop_pipe_sequential_init_U_n_25),
        .\j_1_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_16),
        .\j_1_fu_240_reg[7] ({ap_sig_allocacmp_j,grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0}),
        .\j_1_fu_240_reg[7]_0 (\j_1_fu_240_reg_n_13_[6] ),
        .\j_1_fu_240_reg[7]_1 (\j_1_fu_240_reg_n_13_[7] ),
        .\j_1_fu_240_reg[7]_2 (\j_1_fu_240_reg_n_13_[5] ),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_1_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(\ap_CS_fsm_reg[0]_0 ),
        .Q(\j_1_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\j_1_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\j_1_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_1_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\j_1_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\j_1_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\j_1_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_1_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\j_1_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \j_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0),
        .Q(j_reg_767[0]),
        .R(1'b0));
  FDRE \j_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[1]),
        .Q(j_reg_767[1]),
        .R(1'b0));
  FDRE \j_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[2]),
        .Q(j_reg_767[2]),
        .R(1'b0));
  FDRE \j_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[3]),
        .Q(j_reg_767[3]),
        .R(1'b0));
  FDRE \j_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[4]),
        .Q(j_reg_767[4]),
        .R(1'b0));
  FDRE \j_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[5]),
        .Q(j_reg_767[5]),
        .R(1'b0));
  FDRE \j_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[6]),
        .Q(j_reg_767[6]),
        .R(1'b0));
  FDRE \j_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[7]),
        .Q(j_reg_767[7]),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_28),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_18),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_17),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_16),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_15),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_14),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_13),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_27),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_26),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_25),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_24),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_23),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_22),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_21),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_20),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U2_n_19),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_17));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1 mac_muladd_16s_16s_31ns_31_4_1_U2
       (.A({tmp_1_fu_319_p195[15],tmp_1_fu_319_p195[12:0]}),
        .D({mac_muladd_16s_16s_31ns_31_4_1_U2_n_13,mac_muladd_16s_16s_31ns_31_4_1_U2_n_14,mac_muladd_16s_16s_31ns_31_4_1_U2_n_15,mac_muladd_16s_16s_31ns_31_4_1_U2_n_16,mac_muladd_16s_16s_31ns_31_4_1_U2_n_17,mac_muladd_16s_16s_31ns_31_4_1_U2_n_18,mac_muladd_16s_16s_31ns_31_4_1_U2_n_19,mac_muladd_16s_16s_31ns_31_4_1_U2_n_20,mac_muladd_16s_16s_31ns_31_4_1_U2_n_21,mac_muladd_16s_16s_31ns_31_4_1_U2_n_22,mac_muladd_16s_16s_31ns_31_4_1_U2_n_23,mac_muladd_16s_16s_31ns_31_4_1_U2_n_24,mac_muladd_16s_16s_31ns_31_4_1_U2_n_25,mac_muladd_16s_16s_31ns_31_4_1_U2_n_26,mac_muladd_16s_16s_31ns_31_4_1_U2_n_27,mac_muladd_16s_16s_31ns_31_4_1_U2_n_28}),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_17),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U2_n_30),
        .p_reg_reg(j_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1 mux_1938_16_1_1_U1
       (.A({tmp_1_fu_319_p195[15],tmp_1_fu_319_p195[12:0]}),
        .Q(j_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U2_n_30));
  LUT6 #(
    .INIT(64'h0F00000004040404)) 
    ram_reg_0_i_75__1
       (.I0(\ap_CS_fsm[26]_i_3_n_13 ),
        .I1(ram_reg_0_i_17__0[1]),
        .I2(ram_reg_0_i_17__0[3]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I4(ram_reg_0_i_17__0_0),
        .I5(ram_reg_0_i_17__0[2]),
        .O(\ap_CS_fsm_reg[25] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(\ap_CS_fsm_reg[0]_0 ),
        .DI({Q[0],1'b0,1'b0,1'b0}),
        .O(\i_11_reg_5443_reg[11] [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(\i_11_reg_5443_reg[11] [7:4]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__2_n_13,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__2
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__2_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3],sub_ln198_fu_299_p2_carry__1_n_14,sub_ln198_fu_299_p2_carry__1_n_15,sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(\i_11_reg_5443_reg[11] [11:8]),
        .S({sub_ln198_fu_299_p2_carry__1_i_1__2_n_13,sub_ln198_fu_299_p2_carry__1_i_2__2_n_13,sub_ln198_fu_299_p2_carry__1_i_3__1_n_13,sub_ln198_fu_299_p2_carry__1_i_4__0_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__2
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__2_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2__2
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2__2_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_3__1
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__1_i_3__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_4__0
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__1_i_4__0_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_91" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_91
   (grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    \j_2_fu_240_reg[1]_0 ,
    \ap_CS_fsm_reg[26] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[27] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg,
    ap_rst_n);
  output [10:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0;
  output [1:0]D;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [1:0]\j_2_fu_240_reg[1]_0 ;
  output \ap_CS_fsm_reg[26] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input [1:0]\ap_CS_fsm_reg[27] ;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  input ap_rst_n;

  wire [1:0]D;
  wire [8:0]Q;
  wire ap_CS_fsm_pp0_stage3;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire [1:0]\ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__14_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg;
  wire [10:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0;
  wire j_2_fu_240;
  wire [1:0]\j_2_fu_240_reg[1]_0 ;
  wire \j_2_fu_240_reg_n_13_[0] ;
  wire \j_2_fu_240_reg_n_13_[1] ;
  wire \j_2_fu_240_reg_n_13_[2] ;
  wire \j_2_fu_240_reg_n_13_[3] ;
  wire \j_2_fu_240_reg_n_13_[4] ;
  wire \j_2_fu_240_reg_n_13_[5] ;
  wire \j_2_fu_240_reg_n_13_[6] ;
  wire \j_2_fu_240_reg_n_13_[7] ;
  wire [7:0]j_reg_767;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_13;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_14;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_15;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_16;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_17;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_18;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_19;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_20;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_21;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_22;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_23;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_24;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_25;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_26;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_27;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_28;
  wire mac_muladd_16s_16s_31ns_31_4_1_U9_n_30;
  wire [15:0]q0;
  wire sub_ln198_fu_299_p2_carry__0_i_1__1_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_2__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__1_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2__1_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_3__0_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_15;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_5_fu_319_p195;
  wire [3:2]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__14
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__14_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__14_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_41 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,\ap_CS_fsm_reg[0]_0 }),
        .S({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_19),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_29),
        .ap_loop_init_int_reg_2(flow_control_loop_pipe_sequential_init_U_n_31),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_ap_start_reg_reg(ap_NS_fsm),
        .j_2_fu_240(j_2_fu_240),
        .\j_2_fu_240_reg[1] (\j_2_fu_240_reg[1]_0 ),
        .\j_2_fu_240_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_32),
        .\j_2_fu_240_reg[1]_1 (flow_control_loop_pipe_sequential_init_U_n_33),
        .\j_2_fu_240_reg[3] (flow_control_loop_pipe_sequential_init_U_n_20),
        .\j_2_fu_240_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_23),
        .\j_2_fu_240_reg[3]_1 (\j_2_fu_240_reg_n_13_[0] ),
        .\j_2_fu_240_reg[3]_2 (\j_2_fu_240_reg_n_13_[1] ),
        .\j_2_fu_240_reg[3]_3 (\j_2_fu_240_reg_n_13_[2] ),
        .\j_2_fu_240_reg[3]_4 (\j_2_fu_240_reg_n_13_[3] ),
        .\j_2_fu_240_reg[4] (\j_2_fu_240_reg_n_13_[4] ),
        .\j_2_fu_240_reg[5] (flow_control_loop_pipe_sequential_init_U_n_30),
        .\j_2_fu_240_reg[7] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\j_2_fu_240_reg[7]_0 ({ap_sig_allocacmp_j[7:2],ap_sig_allocacmp_j[0]}),
        .\j_2_fu_240_reg[7]_1 (\j_2_fu_240_reg_n_13_[7] ),
        .\j_2_fu_240_reg[7]_2 (\j_2_fu_240_reg_n_13_[6] ),
        .\j_2_fu_240_reg[7]_3 (\j_2_fu_240_reg_n_13_[5] ),
        .\or_ln182_reg_5474_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_2_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(\j_2_fu_240_reg[1]_0 [0]),
        .Q(\j_2_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\j_2_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\j_2_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\j_2_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\j_2_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\j_2_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\j_2_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_2_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(j_2_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\j_2_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \j_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[0]),
        .Q(j_reg_767[0]),
        .R(1'b0));
  FDRE \j_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(\j_2_fu_240_reg[1]_0 [1]),
        .Q(j_reg_767[1]),
        .R(1'b0));
  FDRE \j_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[2]),
        .Q(j_reg_767[2]),
        .R(1'b0));
  FDRE \j_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[3]),
        .Q(j_reg_767[3]),
        .R(1'b0));
  FDRE \j_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[4]),
        .Q(j_reg_767[4]),
        .R(1'b0));
  FDRE \j_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[5]),
        .Q(j_reg_767[5]),
        .R(1'b0));
  FDRE \j_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[6]),
        .Q(j_reg_767[6]),
        .R(1'b0));
  FDRE \j_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(ap_sig_allocacmp_j[7]),
        .Q(j_reg_767[7]),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_28),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_18),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_17),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_16),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_15),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_14),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_13),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_27),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_26),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_25),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_24),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_23),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_22),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_21),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_20),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U9_n_19),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_19));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_42 mac_muladd_16s_16s_31ns_31_4_1_U9
       (.A({tmp_5_fu_319_p195[15],tmp_5_fu_319_p195[12:0]}),
        .D({mac_muladd_16s_16s_31ns_31_4_1_U9_n_13,mac_muladd_16s_16s_31ns_31_4_1_U9_n_14,mac_muladd_16s_16s_31ns_31_4_1_U9_n_15,mac_muladd_16s_16s_31ns_31_4_1_U9_n_16,mac_muladd_16s_16s_31ns_31_4_1_U9_n_17,mac_muladd_16s_16s_31ns_31_4_1_U9_n_18,mac_muladd_16s_16s_31ns_31_4_1_U9_n_19,mac_muladd_16s_16s_31ns_31_4_1_U9_n_20,mac_muladd_16s_16s_31ns_31_4_1_U9_n_21,mac_muladd_16s_16s_31ns_31_4_1_U9_n_22,mac_muladd_16s_16s_31ns_31_4_1_U9_n_23,mac_muladd_16s_16s_31ns_31_4_1_U9_n_24,mac_muladd_16s_16s_31ns_31_4_1_U9_n_25,mac_muladd_16s_16s_31ns_31_4_1_U9_n_26,mac_muladd_16s_16s_31ns_31_4_1_U9_n_27,mac_muladd_16s_16s_31ns_31_4_1_U9_n_28}),
        .E(lhs_fu_236),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .SR(flow_control_loop_pipe_sequential_init_U_n_19),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U9_n_30),
        .p_reg_reg(j_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_43 mux_1938_16_1_1_U8
       (.A({tmp_5_fu_319_p195[15],tmp_5_fu_319_p195[12:0]}),
        .Q(j_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U9_n_30));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(flow_control_loop_pipe_sequential_init_U_n_29),
        .DI({Q[1:0],1'b0,1'b0}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[7:4]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__1_n_13,sub_ln198_fu_299_p2_carry__0_i_2__0_n_13,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__1
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_2__0
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_2__0_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3:2],sub_ln198_fu_299_p2_carry__1_n_15,sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[7:6]}),
        .O({NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED[3],grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[10:8]}),
        .S({1'b0,sub_ln198_fu_299_p2_carry__1_i_1__1_n_13,sub_ln198_fu_299_p2_carry__1_i_2__1_n_13,sub_ln198_fu_299_p2_carry__1_i_3__0_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__1
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2__1
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_3__0
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__1_i_3__0_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_910" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_910
   (D,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg,
    \or_ln182_9_reg_5528_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[44] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    dataUpsampledI_V_q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_96__1,
    S,
    ram_reg_0_i_96__1_0);
  output [1:0]D;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg;
  output [11:0]\or_ln182_9_reg_5528_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[44] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]dataUpsampledI_V_q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_96__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_96__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[44] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j_11;
  wire [15:0]dataUpsampledI_V_q0;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0;
  wire [7:0]j_11_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [11:0]\or_ln182_9_reg_5528_reg[11] ;
  wire [15:0]p_1_in;
  wire [7:0]ram_reg_0_i_96__1;
  wire [3:0]ram_reg_0_i_96__1_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_60 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[44] (\ap_CS_fsm_reg[44] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_48),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_11,grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_9_reg_5528_reg[11] (\or_ln182_9_reg_5528_reg[11] ),
        .ram_reg_0_i_96__1(ram_reg_0_i_96__1),
        .ram_reg_0_i_96__1_0(ram_reg_0_i_96__1_0));
  FDRE \j_11_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_dataUpsampledI_V_address0),
        .Q(j_11_reg_767[0]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[1]),
        .Q(j_11_reg_767[1]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[2]),
        .Q(j_11_reg_767[2]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[3]),
        .Q(j_11_reg_767[3]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[4]),
        .Q(j_11_reg_767[4]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[5]),
        .Q(j_11_reg_767[5]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[6]),
        .Q(j_11_reg_767[6]),
        .R(1'b0));
  FDRE \j_11_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_11[7]),
        .Q(j_11_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg_0),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_61 mac_muladd_16s_16s_31ns_31_4_1_U54
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .dataUpsampledI_V_q0(dataUpsampledI_V_q0),
        .p_reg_reg(j_11_reg_767));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_133__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_910_fu_2408_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_911" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_911
   (D,
    \or_ln182_10_reg_5534_reg[11] ,
    \ap_CS_fsm_reg[47] ,
    \ap_CS_fsm_reg[47]_0 ,
    \ap_CS_fsm_reg[47]_1 ,
    \ap_CS_fsm_reg[55] ,
    \lhs_fu_236_reg[0]_0 ,
    \lhs_fu_236_reg[1]_0 ,
    \lhs_fu_236_reg[2]_0 ,
    \lhs_fu_236_reg[3]_0 ,
    \lhs_fu_236_reg[4]_0 ,
    \lhs_fu_236_reg[5]_0 ,
    \lhs_fu_236_reg[6]_0 ,
    \lhs_fu_236_reg[7]_0 ,
    \lhs_fu_236_reg[8]_0 ,
    \lhs_fu_236_reg[9]_0 ,
    \lhs_fu_236_reg[10]_0 ,
    \lhs_fu_236_reg[11]_0 ,
    \lhs_fu_236_reg[12]_0 ,
    \lhs_fu_236_reg[13]_0 ,
    \lhs_fu_236_reg[14]_0 ,
    \lhs_fu_236_reg[15]_0 ,
    \ap_CS_fsm_reg[46] ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_90__1,
    S,
    ram_reg_0_i_90__1_0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0,
    ram_reg_0_i_72__1,
    p_0_in,
    ram_reg_0_i_64__1,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0,
    ram_reg_0_i_20__1,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_i_8,
    ram_reg_3_i_8_0);
  output [1:0]D;
  output [9:0]\or_ln182_10_reg_5534_reg[11] ;
  output \ap_CS_fsm_reg[47] ;
  output \ap_CS_fsm_reg[47]_0 ;
  output \ap_CS_fsm_reg[47]_1 ;
  output \ap_CS_fsm_reg[55] ;
  output \lhs_fu_236_reg[0]_0 ;
  output \lhs_fu_236_reg[1]_0 ;
  output \lhs_fu_236_reg[2]_0 ;
  output \lhs_fu_236_reg[3]_0 ;
  output \lhs_fu_236_reg[4]_0 ;
  output \lhs_fu_236_reg[5]_0 ;
  output \lhs_fu_236_reg[6]_0 ;
  output \lhs_fu_236_reg[7]_0 ;
  output \lhs_fu_236_reg[8]_0 ;
  output \lhs_fu_236_reg[9]_0 ;
  output \lhs_fu_236_reg[10]_0 ;
  output \lhs_fu_236_reg[11]_0 ;
  output \lhs_fu_236_reg[12]_0 ;
  output \lhs_fu_236_reg[13]_0 ;
  output \lhs_fu_236_reg[14]_0 ;
  output \lhs_fu_236_reg[15]_0 ;
  output \ap_CS_fsm_reg[46] ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg;
  input [7:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_90__1;
  input [2:0]S;
  input [1:0]ram_reg_0_i_90__1_0;
  input [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  input ram_reg_0_i_72__1;
  input [0:0]p_0_in;
  input [1:0]ram_reg_0_i_64__1;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0;
  input ram_reg_0_i_20__1;
  input ram_reg_3;
  input ram_reg_3_0;
  input [0:0]ram_reg_3_1;
  input [15:0]ram_reg_3_i_8;
  input [15:0]ram_reg_3_i_8_0;

  wire [1:0]D;
  wire [7:0]Q;
  wire [2:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[46] ;
  wire \ap_CS_fsm_reg[47] ;
  wire \ap_CS_fsm_reg[47]_0 ;
  wire \ap_CS_fsm_reg[47]_1 ;
  wire \ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_10;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out;
  wire [2:2]grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0;
  wire [7:0]j_10_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire \lhs_fu_236_reg[0]_0 ;
  wire \lhs_fu_236_reg[10]_0 ;
  wire \lhs_fu_236_reg[11]_0 ;
  wire \lhs_fu_236_reg[12]_0 ;
  wire \lhs_fu_236_reg[13]_0 ;
  wire \lhs_fu_236_reg[14]_0 ;
  wire \lhs_fu_236_reg[15]_0 ;
  wire \lhs_fu_236_reg[1]_0 ;
  wire \lhs_fu_236_reg[2]_0 ;
  wire \lhs_fu_236_reg[3]_0 ;
  wire \lhs_fu_236_reg[4]_0 ;
  wire \lhs_fu_236_reg[5]_0 ;
  wire \lhs_fu_236_reg[6]_0 ;
  wire \lhs_fu_236_reg[7]_0 ;
  wire \lhs_fu_236_reg[8]_0 ;
  wire \lhs_fu_236_reg[9]_0 ;
  wire [9:0]\or_ln182_10_reg_5534_reg[11] ;
  wire [0:0]p_0_in;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire ram_reg_0_i_131__1_n_13;
  wire ram_reg_0_i_20__1;
  wire [1:0]ram_reg_0_i_64__1;
  wire ram_reg_0_i_72__1;
  wire [7:0]ram_reg_0_i_90__1;
  wire [1:0]ram_reg_0_i_90__1_0;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire [0:0]ram_reg_3_1;
  wire [15:0]ram_reg_3_i_8;
  wire [15:0]ram_reg_3_i_8_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_57 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[7],Q[5:3],Q[1:0]}),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[46] (\ap_CS_fsm_reg[46] ),
        .\ap_CS_fsm_reg[47] (\ap_CS_fsm_reg[47] ),
        .\ap_CS_fsm_reg[47]_0 (\ap_CS_fsm_reg[47]_0 ),
        .\ap_CS_fsm_reg[55] (\ap_CS_fsm_reg[55] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_44),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_47),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_10[7:3],grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0,ap_sig_allocacmp_j_10[1:0]}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_10_reg_5534_reg[11] (\or_ln182_10_reg_5534_reg[11] ),
        .p_0_in(p_0_in),
        .ram_reg_0_i_64__1_0(ram_reg_0_i_64__1),
        .ram_reg_0_i_72__1(ram_reg_0_i_72__1),
        .ram_reg_0_i_90__1(ram_reg_0_i_90__1),
        .ram_reg_0_i_90__1_0(ram_reg_0_i_90__1_0),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_1));
  FDRE \j_10_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[0]),
        .Q(j_10_reg_767[0]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[1]),
        .Q(j_10_reg_767[1]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataUpsampledI_V_address0),
        .Q(j_10_reg_767[2]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[3]),
        .Q(j_10_reg_767[3]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[4]),
        .Q(j_10_reg_767[4]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[5]),
        .Q(j_10_reg_767[5]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[6]),
        .Q(j_10_reg_767[6]),
        .R(1'b0));
  FDRE \j_10_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_10[7]),
        .Q(j_10_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_58 mac_muladd_16s_16s_31ns_31_4_1_U59
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_10_reg_767),
        .q0(q0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_118__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[3]),
        .I1(ram_reg_3_i_8[3]),
        .I2(ram_reg_3_i_8_0[3]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_120__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[2]),
        .I1(ram_reg_3_i_8[2]),
        .I2(ram_reg_3_i_8_0[2]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_122__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[1]),
        .I1(ram_reg_3_i_8[1]),
        .I2(ram_reg_3_i_8_0[1]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_124__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[0]),
        .I1(ram_reg_3_i_8[0]),
        .I2(ram_reg_3_i_8_0[0]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_131__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_131__1_n_13));
  LUT6 #(
    .INIT(64'h550F550F55CC5500)) 
    ram_reg_0_i_82__1
       (.I0(ram_reg_0_i_131__1_n_13),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0),
        .I2(ram_reg_0_i_20__1),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\ap_CS_fsm_reg[47]_1 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_22
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[7]),
        .I1(ram_reg_3_i_8[7]),
        .I2(ram_reg_3_i_8_0[7]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_24
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[6]),
        .I1(ram_reg_3_i_8[6]),
        .I2(ram_reg_3_i_8_0[6]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_26
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[5]),
        .I1(ram_reg_3_i_8[5]),
        .I2(ram_reg_3_i_8_0[5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_28
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[4]),
        .I1(ram_reg_3_i_8[4]),
        .I2(ram_reg_3_i_8_0[4]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_22
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[11]),
        .I1(ram_reg_3_i_8[11]),
        .I2(ram_reg_3_i_8_0[11]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_24
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[10]),
        .I1(ram_reg_3_i_8[10]),
        .I2(ram_reg_3_i_8_0[10]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_26
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[9]),
        .I1(ram_reg_3_i_8[9]),
        .I2(ram_reg_3_i_8_0[9]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_28
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[8]),
        .I1(ram_reg_3_i_8[8]),
        .I2(ram_reg_3_i_8_0[8]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_22
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[15]),
        .I1(ram_reg_3_i_8[15]),
        .I2(ram_reg_3_i_8_0[15]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_24
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[14]),
        .I1(ram_reg_3_i_8[14]),
        .I2(ram_reg_3_i_8_0[14]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_26
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[13]),
        .I1(ram_reg_3_i_8[13]),
        .I2(ram_reg_3_i_8_0[13]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_28
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_911_fu_2415_dataPSI_acc_V_54_out[12]),
        .I1(ram_reg_3_i_8[12]),
        .I2(ram_reg_3_i_8_0[12]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\lhs_fu_236_reg[12]_0 ));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_912" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_912
   (D,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg,
    \or_ln182_11_reg_5540_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[48] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_95__1,
    S,
    ram_reg_0_i_95__1_0);
  output [1:0]D;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg;
  output [11:0]\or_ln182_11_reg_5540_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[48] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_95__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_95__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[48] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j_9;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0;
  wire [7:0]j_9_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [11:0]\or_ln182_11_reg_5540_reg[11] ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_95__1;
  wire [3:0]ram_reg_0_i_95__1_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_54 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[48] (\ap_CS_fsm_reg[48] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_48),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_9,grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_11_reg_5540_reg[11] (\or_ln182_11_reg_5540_reg[11] ),
        .ram_reg_0_i_95__1(ram_reg_0_i_95__1),
        .ram_reg_0_i_95__1_0(ram_reg_0_i_95__1_0));
  FDRE \j_9_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_dataUpsampledI_V_address0),
        .Q(j_9_reg_767[0]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[1]),
        .Q(j_9_reg_767[1]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[2]),
        .Q(j_9_reg_767[2]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[3]),
        .Q(j_9_reg_767[3]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[4]),
        .Q(j_9_reg_767[4]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[5]),
        .Q(j_9_reg_767[5]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[6]),
        .Q(j_9_reg_767[6]),
        .R(1'b0));
  FDRE \j_9_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_9[7]),
        .Q(j_9_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg_0),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_55 mac_muladd_16s_16s_31ns_31_4_1_U64
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_9_reg_767),
        .q0(q0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_129__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_912_fu_2422_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_913" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_913
   (D,
    p_0_in,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg,
    \or_ln182_12_reg_5546_reg[11] ,
    \ap_CS_fsm_reg[50] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_92__1,
    S,
    ram_reg_0_i_92__1_0);
  output [1:0]D;
  output [0:0]p_0_in;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg;
  output [10:0]\or_ln182_12_reg_5546_reg[11] ;
  output \ap_CS_fsm_reg[50] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_92__1;
  input [1:0]S;
  input [2:0]ram_reg_0_i_92__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[50] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_8;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0;
  wire [7:0]j_8_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [10:0]\or_ln182_12_reg_5546_reg[11] ;
  wire [0:0]p_0_in;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_92__1;
  wire [2:0]ram_reg_0_i_92__1_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_51 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[50] (\ap_CS_fsm_reg[50] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_48),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_45),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_8[7:2],grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0,ap_sig_allocacmp_j_8[0]}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_12_reg_5546_reg[11] (\or_ln182_12_reg_5546_reg[11] ),
        .p_0_in(p_0_in),
        .ram_reg_0_i_92__1(ram_reg_0_i_92__1),
        .ram_reg_0_i_92__1_0(ram_reg_0_i_92__1_0));
  FDRE \j_8_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[0]),
        .Q(j_8_reg_767[0]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_dataUpsampledI_V_address0),
        .Q(j_8_reg_767[1]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[2]),
        .Q(j_8_reg_767[2]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[3]),
        .Q(j_8_reg_767[3]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[4]),
        .Q(j_8_reg_767[4]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[5]),
        .Q(j_8_reg_767[5]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[6]),
        .Q(j_8_reg_767[6]),
        .R(1'b0));
  FDRE \j_8_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_8[7]),
        .Q(j_8_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg_0),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_45),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_52 mac_muladd_16s_16s_31ns_31_4_1_U69
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_8_reg_767),
        .q0(q0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_130__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_913_fu_2429_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_914" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_914
   (D,
    \or_ln182_13_reg_5552_reg[11] ,
    \ap_CS_fsm_reg[56] ,
    \ap_CS_fsm_reg[56]_0 ,
    \ap_CS_fsm_reg[56]_1 ,
    \ap_CS_fsm_reg[56]_2 ,
    \ap_CS_fsm_reg[56]_3 ,
    \ap_CS_fsm_reg[56]_4 ,
    \ap_CS_fsm_reg[56]_5 ,
    \ap_CS_fsm_reg[56]_6 ,
    \ap_CS_fsm_reg[56]_7 ,
    \ap_CS_fsm_reg[56]_8 ,
    \ap_CS_fsm_reg[56]_9 ,
    \ap_CS_fsm_reg[56]_10 ,
    \ap_CS_fsm_reg[56]_11 ,
    \ap_CS_fsm_reg[56]_12 ,
    \ap_CS_fsm_reg[56]_13 ,
    \ap_CS_fsm_reg[56]_14 ,
    \ap_CS_fsm_reg[55] ,
    \ap_CS_fsm_reg[55]_0 ,
    \ap_CS_fsm_reg[55]_1 ,
    \ap_CS_fsm_reg[52] ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_95__1,
    S,
    ram_reg_0_i_95__1_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_3_i_8_0,
    ram_reg_3_i_8_1,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0,
    ram_reg_3_9,
    ram_reg_3_10,
    ram_reg_0_i_20__1_0,
    ram_reg_0_i_20__1_1,
    ram_reg_0_i_72__1,
    ram_reg_0_i_72__1_0,
    ram_reg_0_i_68__1,
    p_0_in);
  output [1:0]D;
  output [10:0]\or_ln182_13_reg_5552_reg[11] ;
  output \ap_CS_fsm_reg[56] ;
  output \ap_CS_fsm_reg[56]_0 ;
  output \ap_CS_fsm_reg[56]_1 ;
  output \ap_CS_fsm_reg[56]_2 ;
  output \ap_CS_fsm_reg[56]_3 ;
  output \ap_CS_fsm_reg[56]_4 ;
  output \ap_CS_fsm_reg[56]_5 ;
  output \ap_CS_fsm_reg[56]_6 ;
  output \ap_CS_fsm_reg[56]_7 ;
  output \ap_CS_fsm_reg[56]_8 ;
  output \ap_CS_fsm_reg[56]_9 ;
  output \ap_CS_fsm_reg[56]_10 ;
  output \ap_CS_fsm_reg[56]_11 ;
  output \ap_CS_fsm_reg[56]_12 ;
  output \ap_CS_fsm_reg[56]_13 ;
  output \ap_CS_fsm_reg[56]_14 ;
  output \ap_CS_fsm_reg[55] ;
  output \ap_CS_fsm_reg[55]_0 ;
  output \ap_CS_fsm_reg[55]_1 ;
  output \ap_CS_fsm_reg[52] ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg;
  input [8:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_95__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_95__1_0;
  input ram_reg_3;
  input ram_reg_3_0;
  input [15:0]ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_3_4;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input [15:0]ram_reg_3_i_8_0;
  input [15:0]ram_reg_3_i_8_1;
  input ram_reg_3_5;
  input ram_reg_3_6;
  input ram_reg_3_7;
  input ram_reg_3_8;
  input [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  input ram_reg_3_9;
  input ram_reg_3_10;
  input ram_reg_0_i_20__1_0;
  input ram_reg_0_i_20__1_1;
  input ram_reg_0_i_72__1;
  input ram_reg_0_i_72__1_0;
  input [0:0]ram_reg_0_i_68__1;
  input [0:0]p_0_in;

  wire [1:0]D;
  wire [8:0]Q;
  wire [0:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[52] ;
  wire \ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg[55]_0 ;
  wire \ap_CS_fsm_reg[55]_1 ;
  wire \ap_CS_fsm_reg[56] ;
  wire \ap_CS_fsm_reg[56]_0 ;
  wire \ap_CS_fsm_reg[56]_1 ;
  wire \ap_CS_fsm_reg[56]_10 ;
  wire \ap_CS_fsm_reg[56]_11 ;
  wire \ap_CS_fsm_reg[56]_12 ;
  wire \ap_CS_fsm_reg[56]_13 ;
  wire \ap_CS_fsm_reg[56]_14 ;
  wire \ap_CS_fsm_reg[56]_2 ;
  wire \ap_CS_fsm_reg[56]_3 ;
  wire \ap_CS_fsm_reg[56]_4 ;
  wire \ap_CS_fsm_reg[56]_5 ;
  wire \ap_CS_fsm_reg[56]_6 ;
  wire \ap_CS_fsm_reg[56]_7 ;
  wire \ap_CS_fsm_reg[56]_8 ;
  wire \ap_CS_fsm_reg[56]_9 ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j_7;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0;
  wire [7:0]j_7_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [10:0]\or_ln182_13_reg_5552_reg[11] ;
  wire [0:0]p_0_in;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_2;
  wire ram_reg_0_i_117__0_n_13;
  wire ram_reg_0_i_119__1_n_13;
  wire ram_reg_0_i_121__0_n_13;
  wire ram_reg_0_i_123__0_n_13;
  wire ram_reg_0_i_128__1_n_13;
  wire ram_reg_0_i_20__1_0;
  wire ram_reg_0_i_20__1_1;
  wire [0:0]ram_reg_0_i_68__1;
  wire ram_reg_0_i_72__1;
  wire ram_reg_0_i_72__1_0;
  wire ram_reg_0_i_81__1_n_13;
  wire [7:0]ram_reg_0_i_95__1;
  wire [3:0]ram_reg_0_i_95__1_0;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_2;
  wire ram_reg_1_i_21_n_13;
  wire ram_reg_1_i_23_n_13;
  wire ram_reg_1_i_25_n_13;
  wire ram_reg_1_i_27_n_13;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_2;
  wire ram_reg_2_i_21_n_13;
  wire ram_reg_2_i_23_n_13;
  wire ram_reg_2_i_25_n_13;
  wire ram_reg_2_i_27_n_13;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire [15:0]ram_reg_3_1;
  wire ram_reg_3_10;
  wire ram_reg_3_2;
  wire ram_reg_3_3;
  wire ram_reg_3_4;
  wire ram_reg_3_5;
  wire ram_reg_3_6;
  wire ram_reg_3_7;
  wire ram_reg_3_8;
  wire ram_reg_3_9;
  wire ram_reg_3_i_21_n_13;
  wire ram_reg_3_i_23_n_13;
  wire ram_reg_3_i_25_n_13;
  wire ram_reg_3_i_27_n_13;
  wire [15:0]ram_reg_3_i_8_0;
  wire [15:0]ram_reg_3_i_8_1;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_48 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[7],Q[5:3],Q[1:0]}),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[52] (\ap_CS_fsm_reg[52] ),
        .\ap_CS_fsm_reg[55] (\ap_CS_fsm_reg[55] ),
        .\ap_CS_fsm_reg[55]_0 (\ap_CS_fsm_reg[55]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_44),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_dataUpsampledI_V_address0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_47),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_7,grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_13_reg_5552_reg[11] (\or_ln182_13_reg_5552_reg[11] ),
        .p_0_in(p_0_in),
        .ram_reg_0_i_68__1_0(ram_reg_0_i_68__1),
        .ram_reg_0_i_72__1_0(ram_reg_0_i_72__1),
        .ram_reg_0_i_72__1_1(ram_reg_0_i_72__1_0),
        .ram_reg_0_i_95__1(ram_reg_0_i_95__1),
        .ram_reg_0_i_95__1_0(ram_reg_0_i_95__1_0),
        .ram_reg_3(ram_reg_3_5),
        .ram_reg_3_0(ram_reg_3_6),
        .ram_reg_3_1(ram_reg_3_7),
        .ram_reg_3_2(ram_reg_3_8));
  FDRE \j_7_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataUpsampledI_V_address0),
        .Q(j_7_reg_767[0]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[1]),
        .Q(j_7_reg_767[1]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[2]),
        .Q(j_7_reg_767[2]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[3]),
        .Q(j_7_reg_767[3]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[4]),
        .Q(j_7_reg_767[4]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[5]),
        .Q(j_7_reg_767[5]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[6]),
        .Q(j_7_reg_767[6]),
        .R(1'b0));
  FDRE \j_7_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_7[7]),
        .Q(j_7_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_49 mac_muladd_16s_16s_31ns_31_4_1_U74
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_7_reg_767),
        .q0(q0));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_117__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[3]),
        .I1(ram_reg_3_i_8_0[3]),
        .I2(ram_reg_3_i_8_1[3]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_0_i_117__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_119__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[2]),
        .I1(ram_reg_3_i_8_0[2]),
        .I2(ram_reg_3_i_8_1[2]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_0_i_119__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_121__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[1]),
        .I1(ram_reg_3_i_8_0[1]),
        .I2(ram_reg_3_i_8_1[1]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_0_i_121__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_123__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[0]),
        .I1(ram_reg_3_i_8_0[0]),
        .I2(ram_reg_3_i_8_1[0]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_0_i_123__0_n_13));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_128__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_128__1_n_13));
  LUT6 #(
    .INIT(64'hFFFF00BAFFFFFFBA)) 
    ram_reg_0_i_20__1
       (.I0(ram_reg_0_i_81__1_n_13),
        .I1(ram_reg_3_5),
        .I2(ram_reg_3_9),
        .I3(Q[7]),
        .I4(Q[0]),
        .I5(ram_reg_3_10),
        .O(\ap_CS_fsm_reg[55]_1 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_0_i_68__0
       (.I0(ram_reg_0_i_117__0_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_0),
        .I3(Q[8]),
        .I4(ram_reg_3_1[3]),
        .O(\ap_CS_fsm_reg[56]_11 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_0_i_72__0
       (.I0(ram_reg_0_i_119__1_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_0_0),
        .I3(Q[8]),
        .I4(ram_reg_3_1[2]),
        .O(\ap_CS_fsm_reg[56]_12 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_0_i_76__0
       (.I0(ram_reg_0_i_121__0_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_0_1),
        .I3(Q[8]),
        .I4(ram_reg_3_1[1]),
        .O(\ap_CS_fsm_reg[56]_13 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_0_i_80__0
       (.I0(ram_reg_0_i_123__0_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_0_2),
        .I3(Q[8]),
        .I4(ram_reg_3_1[0]),
        .O(\ap_CS_fsm_reg[56]_14 ));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    ram_reg_0_i_81__1
       (.I0(ram_reg_0_i_128__1_n_13),
        .I1(ram_reg_0_i_20__1_0),
        .I2(ram_reg_0_i_20__1_1),
        .I3(Q[5]),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(ram_reg_0_i_81__1_n_13));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_1_i_12
       (.I0(ram_reg_1_i_23_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_1_0),
        .I3(Q[8]),
        .I4(ram_reg_3_1[6]),
        .O(\ap_CS_fsm_reg[56]_8 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_1_i_16
       (.I0(ram_reg_1_i_25_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_1_1),
        .I3(Q[8]),
        .I4(ram_reg_3_1[5]),
        .O(\ap_CS_fsm_reg[56]_9 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_1_i_20
       (.I0(ram_reg_1_i_27_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_1_2),
        .I3(Q[8]),
        .I4(ram_reg_3_1[4]),
        .O(\ap_CS_fsm_reg[56]_10 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_21
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[7]),
        .I1(ram_reg_3_i_8_0[7]),
        .I2(ram_reg_3_i_8_1[7]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_1_i_21_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_23
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[6]),
        .I1(ram_reg_3_i_8_0[6]),
        .I2(ram_reg_3_i_8_1[6]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_1_i_23_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_25
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[5]),
        .I1(ram_reg_3_i_8_0[5]),
        .I2(ram_reg_3_i_8_1[5]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_1_i_25_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_1_i_27
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[4]),
        .I1(ram_reg_3_i_8_0[4]),
        .I2(ram_reg_3_i_8_1[4]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_1_i_27_n_13));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_1_i_8
       (.I0(ram_reg_1_i_21_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_1),
        .I3(Q[8]),
        .I4(ram_reg_3_1[7]),
        .O(\ap_CS_fsm_reg[56]_7 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_2_i_12
       (.I0(ram_reg_2_i_23_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_2_0),
        .I3(Q[8]),
        .I4(ram_reg_3_1[10]),
        .O(\ap_CS_fsm_reg[56]_4 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_2_i_16
       (.I0(ram_reg_2_i_25_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_2_1),
        .I3(Q[8]),
        .I4(ram_reg_3_1[9]),
        .O(\ap_CS_fsm_reg[56]_5 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_2_i_20
       (.I0(ram_reg_2_i_27_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_2_2),
        .I3(Q[8]),
        .I4(ram_reg_3_1[8]),
        .O(\ap_CS_fsm_reg[56]_6 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_21
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[11]),
        .I1(ram_reg_3_i_8_0[11]),
        .I2(ram_reg_3_i_8_1[11]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_2_i_21_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_23
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[10]),
        .I1(ram_reg_3_i_8_0[10]),
        .I2(ram_reg_3_i_8_1[10]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_2_i_23_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_25
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[9]),
        .I1(ram_reg_3_i_8_0[9]),
        .I2(ram_reg_3_i_8_1[9]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_2_i_25_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_2_i_27
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[8]),
        .I1(ram_reg_3_i_8_0[8]),
        .I2(ram_reg_3_i_8_1[8]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_2_i_27_n_13));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_2_i_8
       (.I0(ram_reg_2_i_21_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_2),
        .I3(Q[8]),
        .I4(ram_reg_3_1[11]),
        .O(\ap_CS_fsm_reg[56]_3 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_3_i_12
       (.I0(ram_reg_3_i_23_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_2),
        .I3(Q[8]),
        .I4(ram_reg_3_1[14]),
        .O(\ap_CS_fsm_reg[56]_0 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_3_i_16
       (.I0(ram_reg_3_i_25_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_3),
        .I3(Q[8]),
        .I4(ram_reg_3_1[13]),
        .O(\ap_CS_fsm_reg[56]_1 ));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_3_i_20
       (.I0(ram_reg_3_i_27_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_4),
        .I3(Q[8]),
        .I4(ram_reg_3_1[12]),
        .O(\ap_CS_fsm_reg[56]_2 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_21
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[15]),
        .I1(ram_reg_3_i_8_0[15]),
        .I2(ram_reg_3_i_8_1[15]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_3_i_21_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_23
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[14]),
        .I1(ram_reg_3_i_8_0[14]),
        .I2(ram_reg_3_i_8_1[14]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_3_i_23_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_25
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[13]),
        .I1(ram_reg_3_i_8_0[13]),
        .I2(ram_reg_3_i_8_1[13]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_3_i_25_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_3_i_27
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_914_fu_2436_dataPSI_acc_V_57_out[12]),
        .I1(ram_reg_3_i_8_0[12]),
        .I2(ram_reg_3_i_8_1[12]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(ram_reg_3_i_27_n_13));
  LUT5 #(
    .INIT(32'hFFBA00BA)) 
    ram_reg_3_i_8
       (.I0(ram_reg_3_i_21_n_13),
        .I1(ram_reg_3),
        .I2(ram_reg_3_0),
        .I3(Q[8]),
        .I4(ram_reg_3_1[15]),
        .O(\ap_CS_fsm_reg[56] ));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_915" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_915
   (D,
    \or_ln182_14_reg_5558_reg[11] ,
    \j_fu_240_reg[2]_0 ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg,
    \ap_CS_fsm_reg[55] ,
    \ap_CS_fsm_reg[54] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_102__1,
    S,
    ram_reg_0_i_88__1,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1);
  output [1:0]D;
  output [9:0]\or_ln182_14_reg_5558_reg[11] ;
  output [0:0]\j_fu_240_reg[2]_0 ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg;
  output \ap_CS_fsm_reg[55] ;
  output \ap_CS_fsm_reg[54] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg;
  input [2:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_102__1;
  input [3:0]S;
  input [0:0]ram_reg_0_i_88__1;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;

  wire [1:0]D;
  wire [2:0]Q;
  wire [3:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[54] ;
  wire \ap_CS_fsm_reg[55] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__8_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_6;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0;
  wire [7:0]j_6_reg_767;
  wire [0:0]\j_fu_240_reg[2]_0 ;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [9:0]\or_ln182_14_reg_5558_reg[11] ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_102__1;
  wire [0:0]ram_reg_0_i_88__1;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__8
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__8_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__8_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_45 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[54] (\ap_CS_fsm_reg[54] ),
        .\ap_CS_fsm_reg[55] (\ap_CS_fsm_reg[55] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_47),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_44),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_6[7:3],\j_fu_240_reg[2]_0 ,ap_sig_allocacmp_j_6[1:0]}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_14_reg_5558_reg[11] (\or_ln182_14_reg_5558_reg[11] ),
        .ram_reg_0_i_102__1(ram_reg_0_i_102__1),
        .ram_reg_0_i_88__1(ram_reg_0_i_88__1),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_1));
  FDRE \j_6_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[0]),
        .Q(j_6_reg_767[0]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[1]),
        .Q(j_6_reg_767[1]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_fu_240_reg[2]_0 ),
        .Q(j_6_reg_767[2]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[3]),
        .Q(j_6_reg_767[3]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[4]),
        .Q(j_6_reg_767[4]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[5]),
        .Q(j_6_reg_767[5]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[6]),
        .Q(j_6_reg_767[6]),
        .R(1'b0));
  FDRE \j_6_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_6[7]),
        .Q(j_6_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg_0),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_44),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_46 mac_muladd_16s_16s_31ns_31_4_1_U79
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_6_reg_767),
        .q0(q0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_83__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_915_fu_2443_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_92" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_92
   (D,
    \lhs_fu_236_reg[15]_0 ,
    \lhs_fu_236_reg[14]_0 ,
    \lhs_fu_236_reg[13]_0 ,
    \lhs_fu_236_reg[12]_0 ,
    \lhs_fu_236_reg[11]_0 ,
    \lhs_fu_236_reg[10]_0 ,
    \lhs_fu_236_reg[9]_0 ,
    \lhs_fu_236_reg[8]_0 ,
    \lhs_fu_236_reg[7]_0 ,
    \lhs_fu_236_reg[6]_0 ,
    \lhs_fu_236_reg[5]_0 ,
    \lhs_fu_236_reg[4]_0 ,
    \lhs_fu_236_reg[3]_0 ,
    \lhs_fu_236_reg[2]_0 ,
    \lhs_fu_236_reg[1]_0 ,
    \lhs_fu_236_reg[0]_0 ,
    \ap_CS_fsm_reg[28] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg,
    \ap_CS_fsm_reg[29] ,
    \ap_CS_fsm_reg[29]_0 ,
    \ap_CS_fsm_reg[29]_1 ,
    \ap_CS_fsm_reg[29]_2 ,
    \ap_CS_fsm_reg[29]_3 ,
    \ap_CS_fsm_reg[29]_4 ,
    \ap_CS_fsm_reg[29]_5 ,
    \ap_CS_fsm_reg[29]_6 ,
    \ap_CS_fsm_reg[29]_7 ,
    \ap_CS_fsm_reg[29]_8 ,
    \ap_CS_fsm_reg[29]_9 ,
    \ap_CS_fsm_reg[29]_10 ,
    \ap_CS_fsm_reg[29]_11 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    ram_reg_3,
    grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg,
    ap_rst_n,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0);
  output [1:0]D;
  output \lhs_fu_236_reg[15]_0 ;
  output \lhs_fu_236_reg[14]_0 ;
  output \lhs_fu_236_reg[13]_0 ;
  output \lhs_fu_236_reg[12]_0 ;
  output \lhs_fu_236_reg[11]_0 ;
  output \lhs_fu_236_reg[10]_0 ;
  output \lhs_fu_236_reg[9]_0 ;
  output \lhs_fu_236_reg[8]_0 ;
  output \lhs_fu_236_reg[7]_0 ;
  output \lhs_fu_236_reg[6]_0 ;
  output \lhs_fu_236_reg[5]_0 ;
  output \lhs_fu_236_reg[4]_0 ;
  output \lhs_fu_236_reg[3]_0 ;
  output \lhs_fu_236_reg[2]_0 ;
  output \lhs_fu_236_reg[1]_0 ;
  output \lhs_fu_236_reg[0]_0 ;
  output \ap_CS_fsm_reg[28] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg;
  output \ap_CS_fsm_reg[29] ;
  output \ap_CS_fsm_reg[29]_0 ;
  output \ap_CS_fsm_reg[29]_1 ;
  output \ap_CS_fsm_reg[29]_2 ;
  output \ap_CS_fsm_reg[29]_3 ;
  output \ap_CS_fsm_reg[29]_4 ;
  output \ap_CS_fsm_reg[29]_5 ;
  output \ap_CS_fsm_reg[29]_6 ;
  output \ap_CS_fsm_reg[29]_7 ;
  output \ap_CS_fsm_reg[29]_8 ;
  output \ap_CS_fsm_reg[29]_9 ;
  output \ap_CS_fsm_reg[29]_10 ;
  output \ap_CS_fsm_reg[29]_11 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input [3:0]ram_reg_3;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg;
  input ap_rst_n;
  input [15:0]ram_reg_3_0;
  input [15:0]ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_3_4;
  input ram_reg_3_5;
  input [1:0]ram_reg_3_6;
  input [11:0]grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0;
  input [10:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0;

  wire [1:0]D;
  wire [8:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[28] ;
  wire \ap_CS_fsm_reg[29] ;
  wire \ap_CS_fsm_reg[29]_0 ;
  wire \ap_CS_fsm_reg[29]_1 ;
  wire \ap_CS_fsm_reg[29]_10 ;
  wire \ap_CS_fsm_reg[29]_11 ;
  wire \ap_CS_fsm_reg[29]_2 ;
  wire \ap_CS_fsm_reg[29]_3 ;
  wire \ap_CS_fsm_reg[29]_4 ;
  wire \ap_CS_fsm_reg[29]_5 ;
  wire \ap_CS_fsm_reg[29]_6 ;
  wire \ap_CS_fsm_reg[29]_7 ;
  wire \ap_CS_fsm_reg[29]_8 ;
  wire \ap_CS_fsm_reg[29]_9 ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__13_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire [10:0]grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0;
  wire [11:0]grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0;
  wire j_3_fu_240;
  wire \j_3_fu_240_reg_n_13_[0] ;
  wire \j_3_fu_240_reg_n_13_[1] ;
  wire \j_3_fu_240_reg_n_13_[2] ;
  wire \j_3_fu_240_reg_n_13_[3] ;
  wire \j_3_fu_240_reg_n_13_[4] ;
  wire \j_3_fu_240_reg_n_13_[5] ;
  wire \j_3_fu_240_reg_n_13_[6] ;
  wire \j_3_fu_240_reg_n_13_[7] ;
  wire [7:0]j_reg_767;
  wire lhs_fu_236;
  wire \lhs_fu_236_reg[0]_0 ;
  wire \lhs_fu_236_reg[10]_0 ;
  wire \lhs_fu_236_reg[11]_0 ;
  wire \lhs_fu_236_reg[12]_0 ;
  wire \lhs_fu_236_reg[13]_0 ;
  wire \lhs_fu_236_reg[14]_0 ;
  wire \lhs_fu_236_reg[15]_0 ;
  wire \lhs_fu_236_reg[1]_0 ;
  wire \lhs_fu_236_reg[2]_0 ;
  wire \lhs_fu_236_reg[3]_0 ;
  wire \lhs_fu_236_reg[4]_0 ;
  wire \lhs_fu_236_reg[5]_0 ;
  wire \lhs_fu_236_reg[6]_0 ;
  wire \lhs_fu_236_reg[7]_0 ;
  wire \lhs_fu_236_reg[8]_0 ;
  wire \lhs_fu_236_reg[9]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_13;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_14;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_15;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_16;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_17;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_18;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_19;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_20;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_21;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_22;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_23;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_24;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_25;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_26;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_27;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_28;
  wire mac_muladd_16s_16s_31ns_31_4_1_U14_n_30;
  wire [15:0]q0;
  wire [3:0]ram_reg_3;
  wire [15:0]ram_reg_3_0;
  wire [15:0]ram_reg_3_1;
  wire ram_reg_3_2;
  wire ram_reg_3_3;
  wire ram_reg_3_4;
  wire ram_reg_3_5;
  wire [1:0]ram_reg_3_6;
  wire sub_ln198_fu_299_p2_carry__0_i_1__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__0_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2__0_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_3_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_4_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_14;
  wire sub_ln198_fu_299_p2_carry__1_n_15;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_7_fu_319_p195;
  wire [3:3]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__13
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__13_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__13_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_37 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}),
        .\ap_CS_fsm_reg[0] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\ap_CS_fsm_reg[28] (\ap_CS_fsm_reg[28] ),
        .\ap_CS_fsm_reg[29] (\ap_CS_fsm_reg[29] ),
        .\ap_CS_fsm_reg[29]_0 (ram_reg_3[2:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_18),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_37),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg(ap_NS_fsm),
        .j_3_fu_240(j_3_fu_240),
        .\j_3_fu_240_reg[1] (flow_control_loop_pipe_sequential_init_U_n_38),
        .\j_3_fu_240_reg[1]_0 (flow_control_loop_pipe_sequential_init_U_n_39),
        .\j_3_fu_240_reg[3] (flow_control_loop_pipe_sequential_init_U_n_21),
        .\j_3_fu_240_reg[3]_0 (flow_control_loop_pipe_sequential_init_U_n_23),
        .\j_3_fu_240_reg[3]_1 (\j_3_fu_240_reg_n_13_[0] ),
        .\j_3_fu_240_reg[3]_2 (\j_3_fu_240_reg_n_13_[1] ),
        .\j_3_fu_240_reg[3]_3 (\j_3_fu_240_reg_n_13_[2] ),
        .\j_3_fu_240_reg[3]_4 (\j_3_fu_240_reg_n_13_[3] ),
        .\j_3_fu_240_reg[4] (\j_3_fu_240_reg_n_13_[4] ),
        .\j_3_fu_240_reg[5] (flow_control_loop_pipe_sequential_init_U_n_36),
        .\j_3_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_15),
        .\j_3_fu_240_reg[7] ({ap_sig_allocacmp_j,grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0}),
        .\j_3_fu_240_reg[7]_0 (\j_3_fu_240_reg_n_13_[6] ),
        .\j_3_fu_240_reg[7]_1 (\j_3_fu_240_reg_n_13_[7] ),
        .\j_3_fu_240_reg[7]_2 (\j_3_fu_240_reg_n_13_[5] ),
        .\or_ln182_1_reg_5480_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .ram_reg_3(ram_reg_3_5),
        .ram_reg_3_0(ram_reg_3_6[0]),
        .ram_reg_3_1(ram_reg_3_4),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_3_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\j_3_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\j_3_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\j_3_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\j_3_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\j_3_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\j_3_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\j_3_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_3_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(j_3_fu_240),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\j_3_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \j_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0__0),
        .Q(j_reg_767[0]),
        .R(1'b0));
  FDRE \j_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[1]),
        .Q(j_reg_767[1]),
        .R(1'b0));
  FDRE \j_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[2]),
        .Q(j_reg_767[2]),
        .R(1'b0));
  FDRE \j_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[3]),
        .Q(j_reg_767[3]),
        .R(1'b0));
  FDRE \j_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[4]),
        .Q(j_reg_767[4]),
        .R(1'b0));
  FDRE \j_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[5]),
        .Q(j_reg_767[5]),
        .R(1'b0));
  FDRE \j_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[6]),
        .Q(j_reg_767[6]),
        .R(1'b0));
  FDRE \j_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[7]),
        .Q(j_reg_767[7]),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_28),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_18),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_17),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_16),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_15),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_14),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_13),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_27),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_26),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_25),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_24),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_23),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_22),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_21),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_20),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U14_n_19),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_38 mac_muladd_16s_16s_31ns_31_4_1_U14
       (.A({tmp_7_fu_319_p195[15],tmp_7_fu_319_p195[12:0]}),
        .D({mac_muladd_16s_16s_31ns_31_4_1_U14_n_13,mac_muladd_16s_16s_31ns_31_4_1_U14_n_14,mac_muladd_16s_16s_31ns_31_4_1_U14_n_15,mac_muladd_16s_16s_31ns_31_4_1_U14_n_16,mac_muladd_16s_16s_31ns_31_4_1_U14_n_17,mac_muladd_16s_16s_31ns_31_4_1_U14_n_18,mac_muladd_16s_16s_31ns_31_4_1_U14_n_19,mac_muladd_16s_16s_31ns_31_4_1_U14_n_20,mac_muladd_16s_16s_31ns_31_4_1_U14_n_21,mac_muladd_16s_16s_31ns_31_4_1_U14_n_22,mac_muladd_16s_16s_31ns_31_4_1_U14_n_23,mac_muladd_16s_16s_31ns_31_4_1_U14_n_24,mac_muladd_16s_16s_31ns_31_4_1_U14_n_25,mac_muladd_16s_16s_31ns_31_4_1_U14_n_26,mac_muladd_16s_16s_31ns_31_4_1_U14_n_27,mac_muladd_16s_16s_31ns_31_4_1_U14_n_28}),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U14_n_30),
        .p_reg_reg(j_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_39 mux_1938_16_1_1_U13
       (.A({tmp_7_fu_319_p195[15],tmp_7_fu_319_p195[12:0]}),
        .Q(j_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U14_n_30));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    ram_reg_0_i_17__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ram_reg_3[2]),
        .I3(ram_reg_3_3),
        .I4(ram_reg_3_4),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_22__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[12]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[11]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[10]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_1 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_26__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[11]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[10]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[9]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_2 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_30__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[10]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[9]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[8]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_3 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_34__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[9]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[8]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[7]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_4 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_38__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[8]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[7]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[6]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_5 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_42__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[7]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[6]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[5]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_6 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_46__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[6]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[5]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_7 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_50__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[5]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[4]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[3]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_8 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_54__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[4]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[3]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[2]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_9 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_58__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[3]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[2]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[1]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_10 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_62__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[2]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[1]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_193_91_fu_2345_dataUpsampledI_V_address0[0]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_11 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_65__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[3]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[3]),
        .I3(ram_reg_3_1[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_66__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[1]),
        .I1(ram_reg_3[2]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_9_fu_2332_dataUpsampledI_V_address0[0]),
        .I3(ram_reg_3_6[1]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3_4),
        .O(\ap_CS_fsm_reg[29]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_70__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[2]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[2]),
        .I3(ram_reg_3_1[2]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_74__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[1]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[1]),
        .I3(ram_reg_3_1[1]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_0_i_78__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[0]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[0]),
        .I3(ram_reg_3_1[0]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_1_i_10
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[6]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[6]),
        .I3(ram_reg_3_1[6]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_1_i_14
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[5]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[5]),
        .I3(ram_reg_3_1[5]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_1_i_18
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[4]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[4]),
        .I3(ram_reg_3_1[4]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_1_i_6
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[7]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[7]),
        .I3(ram_reg_3_1[7]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_2_i_10
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[10]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[10]),
        .I3(ram_reg_3_1[10]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_2_i_14
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[9]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[9]),
        .I3(ram_reg_3_1[9]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[9]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_2_i_18
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[8]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[8]),
        .I3(ram_reg_3_1[8]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_2_i_6
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[11]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[11]),
        .I3(ram_reg_3_1[11]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_3_i_10
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[14]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[14]),
        .I3(ram_reg_3_1[14]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[14]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_3_i_14
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[13]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[13]),
        .I3(ram_reg_3_1[13]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_3_i_18
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[12]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[12]),
        .I3(ram_reg_3_1[12]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h00000000BB88B8B8)) 
    ram_reg_3_i_6
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataPSI_acc_V_45_out[15]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[15]),
        .I3(ram_reg_3_1[15]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3_2),
        .O(\lhs_fu_236_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(flow_control_loop_pipe_sequential_init_U_n_22),
        .DI({Q[0],1'b0,1'b0,1'b1}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[8:5]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__0_n_13,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__0
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__0_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3],sub_ln198_fu_299_p2_carry__1_n_14,sub_ln198_fu_299_p2_carry__1_n_15,sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_92_fu_2352_dataUpsampledI_V_address0[12:9]),
        .S({sub_ln198_fu_299_p2_carry__1_i_1__0_n_13,sub_ln198_fu_299_p2_carry__1_i_2__0_n_13,sub_ln198_fu_299_p2_carry__1_i_3_n_13,sub_ln198_fu_299_p2_carry__1_i_4_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__0
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2__0
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_3
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__1_i_3_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_4
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__1_i_4_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_93" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_93
   (grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0,
    \j_4_fu_240_reg[2]_0 ,
    D,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[30] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    ap_rst_n,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg,
    \ap_CS_fsm_reg[32] );
  output [9:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0;
  output [1:0]\j_4_fu_240_reg[2]_0 ;
  output [0:0]D;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[30] ;
  output [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input ap_rst_n;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[32] ;

  wire [0:0]D;
  wire [8:0]Q;
  wire [7:1]add_ln193_fu_289_p2;
  wire \ap_CS_fsm[32]_i_4_n_13 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[30] ;
  wire [1:0]\ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__12_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg;
  wire [1:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg;
  wire [9:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0;
  wire [1:0]\j_4_fu_240_reg[2]_0 ;
  wire \j_4_fu_240_reg_n_13_[0] ;
  wire \j_4_fu_240_reg_n_13_[1] ;
  wire \j_4_fu_240_reg_n_13_[2] ;
  wire \j_4_fu_240_reg_n_13_[3] ;
  wire \j_4_fu_240_reg_n_13_[4] ;
  wire \j_4_fu_240_reg_n_13_[5] ;
  wire \j_4_fu_240_reg_n_13_[6] ;
  wire \j_4_fu_240_reg_n_13_[7] ;
  wire [7:0]j_reg_767;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U19_n_30;
  wire [3:2]p_0_in;
  wire [15:0]p_1_in__0;
  wire [15:0]q0;
  wire sub_ln198_fu_299_p2_carry__0_i_1_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_2_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_3_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_s_fu_319_p195;
  wire [3:1]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[32]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \ap_CS_fsm[32]_i_4 
       (.I0(\j_4_fu_240_reg_n_13_[6] ),
        .I1(\j_4_fu_240_reg_n_13_[7] ),
        .I2(\j_4_fu_240_reg_n_13_[4] ),
        .I3(\j_4_fu_240_reg_n_13_[5] ),
        .O(\ap_CS_fsm[32]_i_4_n_13 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__12
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__12_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__12_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_33 flow_control_loop_pipe_sequential_init_U
       (.D(ap_NS_fsm),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,p_0_in[3]}),
        .add_ln193_fu_289_p2(add_ln193_fu_289_p2),
        .\ap_CS_fsm_reg[30] (\ap_CS_fsm_reg[30] ),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .\ap_CS_fsm_reg[32]_0 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[32]_1 (\ap_CS_fsm[32]_i_4_n_13 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_39),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_ap_start_reg_reg),
        .\j_4_fu_240_reg[2] (\j_4_fu_240_reg[2]_0 ),
        .\j_4_fu_240_reg[3] (\j_4_fu_240_reg_n_13_[0] ),
        .\j_4_fu_240_reg[3]_0 (\j_4_fu_240_reg_n_13_[2] ),
        .\j_4_fu_240_reg[3]_1 (\j_4_fu_240_reg_n_13_[1] ),
        .\j_4_fu_240_reg[3]_2 (\j_4_fu_240_reg_n_13_[3] ),
        .\j_4_fu_240_reg[4] (\j_4_fu_240_reg_n_13_[4] ),
        .\j_4_fu_240_reg[7] ({ap_sig_allocacmp_j[7:3],D,ap_sig_allocacmp_j[0]}),
        .\j_4_fu_240_reg[7]_0 (\j_4_fu_240_reg_n_13_[5] ),
        .\j_4_fu_240_reg[7]_1 (\j_4_fu_240_reg_n_13_[7] ),
        .\j_4_fu_240_reg[7]_2 (\j_4_fu_240_reg_n_13_[6] ),
        .\or_ln182_2_reg_5486_reg[7] (flow_control_loop_pipe_sequential_init_U_n_40),
        .p_0_in(p_0_in[2]),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_4_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(\j_4_fu_240_reg[2]_0 [0]),
        .Q(\j_4_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_4_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[2]),
        .Q(\j_4_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_4_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_4_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_4_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_4_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_4_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_39),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_4_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \j_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[0]),
        .Q(j_reg_767[0]),
        .R(1'b0));
  FDRE \j_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(D),
        .Q(j_reg_767[1]),
        .R(1'b0));
  FDRE \j_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_4_fu_240_reg[2]_0 [1]),
        .Q(j_reg_767[2]),
        .R(1'b0));
  FDRE \j_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[3]),
        .Q(j_reg_767[3]),
        .R(1'b0));
  FDRE \j_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[4]),
        .Q(j_reg_767[4]),
        .R(1'b0));
  FDRE \j_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[5]),
        .Q(j_reg_767[5]),
        .R(1'b0));
  FDRE \j_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[6]),
        .Q(j_reg_767[6]),
        .R(1'b0));
  FDRE \j_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[7]),
        .Q(j_reg_767[7]),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in__0[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_16));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_34 mac_muladd_16s_16s_31ns_31_4_1_U19
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .D(p_1_in__0),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U19_n_30),
        .p_reg_reg(j_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_35 mux_1938_16_1_1_U18
       (.A({tmp_s_fu_319_p195[15],tmp_s_fu_319_p195[12:0]}),
        .Q(j_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U19_n_30));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(p_0_in[2]),
        .DI({Q[2:0],1'b0}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,p_0_in[3]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[6:3]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[7:4]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1_n_13,sub_ln198_fu_299_p2_carry__0_i_2_n_13,sub_ln198_fu_299_p2_carry__0_i_3_n_13,flow_control_loop_pipe_sequential_init_U_n_40}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_2
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__0_i_2_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_3
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_3_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3:1],sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[7]}),
        .O({NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED[3:2],grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[9:8]}),
        .S({1'b0,1'b0,sub_ln198_fu_299_p2_carry__1_i_1_n_13,sub_ln198_fu_299_p2_carry__1_i_2_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_94" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_94
   (D,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg,
    \or_ln182_3_reg_5492_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[32] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_33__1,
    S,
    ram_reg_0_i_33__1_0);
  output [1:0]D;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg;
  output [11:0]\or_ln182_3_reg_5492_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[32] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg;
  input [1:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_33__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_33__1_0;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[32] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0;
  wire \j_5_fu_240_reg_n_13_[0] ;
  wire \j_5_fu_240_reg_n_13_[1] ;
  wire \j_5_fu_240_reg_n_13_[2] ;
  wire \j_5_fu_240_reg_n_13_[3] ;
  wire \j_5_fu_240_reg_n_13_[4] ;
  wire \j_5_fu_240_reg_n_13_[5] ;
  wire \j_5_fu_240_reg_n_13_[6] ;
  wire \j_5_fu_240_reg_n_13_[7] ;
  wire [7:0]j_reg_767;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [11:0]\or_ln182_3_reg_5492_reg[11] ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_33__1;
  wire [3:0]ram_reg_0_i_33__1_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_30 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[32] (\ap_CS_fsm_reg[32] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0),
        .\j_5_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_48),
        .\j_5_fu_240_reg[4] (\j_5_fu_240_reg_n_13_[4] ),
        .\j_5_fu_240_reg[4]_0 (\j_5_fu_240_reg_n_13_[1] ),
        .\j_5_fu_240_reg[4]_1 (\j_5_fu_240_reg_n_13_[2] ),
        .\j_5_fu_240_reg[4]_2 (\j_5_fu_240_reg_n_13_[3] ),
        .\j_5_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_46),
        .\j_5_fu_240_reg[7] ({ap_sig_allocacmp_j,grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0}),
        .\j_5_fu_240_reg[7]_0 (\j_5_fu_240_reg_n_13_[7] ),
        .\j_5_fu_240_reg[7]_1 (\j_5_fu_240_reg_n_13_[5] ),
        .\j_5_fu_240_reg[7]_2 (\j_5_fu_240_reg_n_13_[6] ),
        .\j_5_fu_240_reg[7]_3 (\j_5_fu_240_reg_n_13_[0] ),
        .\or_ln182_3_reg_5492_reg[11] (\or_ln182_3_reg_5492_reg[11] ),
        .ram_reg_0_i_33__1(ram_reg_0_i_33__1),
        .ram_reg_0_i_33__1_0(ram_reg_0_i_33__1_0));
  FDRE \j_5_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg_0),
        .Q(\j_5_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_5_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\j_5_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_5_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_5_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_5_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_5_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_5_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_46),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_5_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \j_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_dataUpsampledI_V_address0),
        .Q(j_reg_767[0]),
        .R(1'b0));
  FDRE \j_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[1]),
        .Q(j_reg_767[1]),
        .R(1'b0));
  FDRE \j_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[2]),
        .Q(j_reg_767[2]),
        .R(1'b0));
  FDRE \j_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[3]),
        .Q(j_reg_767[3]),
        .R(1'b0));
  FDRE \j_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[4]),
        .Q(j_reg_767[4]),
        .R(1'b0));
  FDRE \j_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[5]),
        .Q(j_reg_767[5]),
        .R(1'b0));
  FDRE \j_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[6]),
        .Q(j_reg_767[6]),
        .R(1'b0));
  FDRE \j_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j[7]),
        .Q(j_reg_767[7]),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_31 mac_muladd_16s_16s_31ns_31_4_1_U24
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_reg_767),
        .q0(q0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_74
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_94_fu_2366_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_95" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_95
   (D,
    d0,
    \ap_CS_fsm_reg[35] ,
    ADDRARDADDR,
    \ap_CS_fsm_reg[34] ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_3_9,
    ram_reg_3_10,
    ram_reg_3_11,
    ram_reg_3_12,
    ram_reg_3_13,
    ram_reg_2,
    ram_reg_2_0,
    ram_reg_2_1,
    ram_reg_2_2,
    ram_reg_2_3,
    ram_reg_2_4,
    ram_reg_2_5,
    ram_reg_2_6,
    ram_reg_2_7,
    ram_reg_2_8,
    ram_reg_2_9,
    ram_reg_2_10,
    ram_reg_1,
    ram_reg_1_0,
    ram_reg_1_1,
    ram_reg_1_2,
    ram_reg_1_3,
    ram_reg_1_4,
    ram_reg_1_5,
    ram_reg_1_6,
    ram_reg_1_7,
    ram_reg_1_8,
    ram_reg_1_9,
    ram_reg_1_10,
    ram_reg_0,
    ram_reg_0_0,
    ram_reg_0_1,
    ram_reg_0_2,
    ram_reg_0_3,
    ram_reg_0_4,
    ram_reg_0_5,
    ram_reg_0_6,
    ram_reg_0_7,
    ram_reg_0_8,
    ram_reg_0_9,
    ram_reg_0_10,
    ram_reg_3_14,
    ram_reg_3_15,
    ram_reg_3_16,
    ram_reg_3_17,
    ram_reg_3_18,
    ram_reg_3_19,
    ram_reg_3_20,
    ram_reg_3_21,
    ram_reg_3_22,
    ram_reg_3_23,
    ram_reg_3_24,
    ram_reg_3_25,
    ram_reg_3_26,
    ram_reg_3_27,
    ram_reg_3_28,
    ram_reg_3_29,
    ram_reg_3_30,
    ram_reg_3_31,
    ram_reg_3_32,
    ram_reg_3_33,
    ram_reg_3_34,
    ram_reg_3_35,
    ram_reg_3_36,
    ap_rst_n,
    ram_reg_3_37,
    ram_reg_3_38,
    ram_reg_3_39,
    ram_reg_3_40,
    ram_reg_3_41,
    ram_reg_3_42,
    ram_reg_3_43,
    ram_reg_3_44,
    ram_reg_3_45,
    ram_reg_3_46,
    ram_reg_3_47,
    ram_reg_3_48,
    ram_reg_3_49,
    ram_reg_3_50,
    ram_reg_3_51,
    ram_reg_3_52,
    ram_reg_3_53,
    ram_reg_3_54,
    ram_reg_3_55,
    ram_reg_3_56,
    ram_reg_3_57,
    ram_reg_3_58,
    ram_reg_3_59,
    ram_reg_3_60,
    ram_reg_3_61,
    ram_reg_3_62,
    ram_reg_3_63,
    ram_reg_3_64,
    ram_reg_3_65,
    grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0);
  output [1:0]D;
  output [15:0]d0;
  output \ap_CS_fsm_reg[35] ;
  output [12:0]ADDRARDADDR;
  output \ap_CS_fsm_reg[34] ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg;
  input [5:0]ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_3_4;
  input ram_reg_3_5;
  input ram_reg_3_6;
  input ram_reg_3_7;
  input ram_reg_3_8;
  input ram_reg_3_9;
  input ram_reg_3_10;
  input ram_reg_3_11;
  input ram_reg_3_12;
  input ram_reg_3_13;
  input ram_reg_2;
  input ram_reg_2_0;
  input ram_reg_2_1;
  input ram_reg_2_2;
  input ram_reg_2_3;
  input ram_reg_2_4;
  input ram_reg_2_5;
  input ram_reg_2_6;
  input ram_reg_2_7;
  input ram_reg_2_8;
  input ram_reg_2_9;
  input ram_reg_2_10;
  input ram_reg_1;
  input ram_reg_1_0;
  input ram_reg_1_1;
  input ram_reg_1_2;
  input ram_reg_1_3;
  input ram_reg_1_4;
  input ram_reg_1_5;
  input ram_reg_1_6;
  input ram_reg_1_7;
  input ram_reg_1_8;
  input ram_reg_1_9;
  input ram_reg_1_10;
  input ram_reg_0;
  input ram_reg_0_0;
  input ram_reg_0_1;
  input ram_reg_0_2;
  input ram_reg_0_3;
  input ram_reg_0_4;
  input ram_reg_0_5;
  input ram_reg_0_6;
  input ram_reg_0_7;
  input ram_reg_0_8;
  input ram_reg_0_9;
  input ram_reg_0_10;
  input [15:0]ram_reg_3_14;
  input [15:0]ram_reg_3_15;
  input ram_reg_3_16;
  input ram_reg_3_17;
  input ram_reg_3_18;
  input ram_reg_3_19;
  input ram_reg_3_20;
  input ram_reg_3_21;
  input ram_reg_3_22;
  input ram_reg_3_23;
  input ram_reg_3_24;
  input ram_reg_3_25;
  input [1:0]ram_reg_3_26;
  input ram_reg_3_27;
  input ram_reg_3_28;
  input ram_reg_3_29;
  input ram_reg_3_30;
  input ram_reg_3_31;
  input ram_reg_3_32;
  input ram_reg_3_33;
  input ram_reg_3_34;
  input ram_reg_3_35;
  input ram_reg_3_36;
  input ap_rst_n;
  input [0:0]ram_reg_3_37;
  input [11:0]ram_reg_3_38;
  input ram_reg_3_39;
  input ram_reg_3_40;
  input ram_reg_3_41;
  input ram_reg_3_42;
  input ram_reg_3_43;
  input ram_reg_3_44;
  input ram_reg_3_45;
  input ram_reg_3_46;
  input ram_reg_3_47;
  input ram_reg_3_48;
  input ram_reg_3_49;
  input ram_reg_3_50;
  input ram_reg_3_51;
  input ram_reg_3_52;
  input ram_reg_3_53;
  input ram_reg_3_54;
  input ram_reg_3_55;
  input ram_reg_3_56;
  input ram_reg_3_57;
  input ram_reg_3_58;
  input ram_reg_3_59;
  input ram_reg_3_60;
  input ram_reg_3_61;
  input ram_reg_3_62;
  input ram_reg_3_63;
  input ram_reg_3_64;
  input ram_reg_3_65;
  input [9:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0;

  wire [12:0]ADDRARDADDR;
  wire [1:0]D;
  wire [8:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[34] ;
  wire \ap_CS_fsm_reg[35] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__11_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_5;
  wire [15:0]d0;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire [9:0]grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out;
  wire [12:2]grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0;
  wire [7:0]j_5_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_13;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_14;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_15;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_16;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_17;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_18;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_19;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_20;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_21;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_22;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_23;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_24;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_25;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_26;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_27;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_28;
  wire mac_muladd_16s_16s_31ns_31_4_1_U29_n_30;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_0;
  wire ram_reg_0_1;
  wire ram_reg_0_10;
  wire ram_reg_0_2;
  wire ram_reg_0_3;
  wire ram_reg_0_4;
  wire ram_reg_0_5;
  wire ram_reg_0_6;
  wire ram_reg_0_7;
  wire ram_reg_0_8;
  wire ram_reg_0_9;
  wire ram_reg_0_i_15__0_n_13;
  wire ram_reg_0_i_21__1_n_13;
  wire ram_reg_0_i_25__1_n_13;
  wire ram_reg_0_i_29__1_n_13;
  wire ram_reg_0_i_33__1_n_13;
  wire ram_reg_0_i_37__1_n_13;
  wire ram_reg_0_i_41__1_n_13;
  wire ram_reg_0_i_45__1_n_13;
  wire ram_reg_0_i_49__1_n_13;
  wire ram_reg_0_i_53__1_n_13;
  wire ram_reg_0_i_57__1_n_13;
  wire ram_reg_0_i_61__1_n_13;
  wire ram_reg_0_i_63__0_n_13;
  wire ram_reg_0_i_69__0_n_13;
  wire ram_reg_0_i_73__0_n_13;
  wire ram_reg_0_i_73__1_n_13;
  wire ram_reg_0_i_77__1_n_13;
  wire ram_reg_1;
  wire ram_reg_1_0;
  wire ram_reg_1_1;
  wire ram_reg_1_10;
  wire ram_reg_1_2;
  wire ram_reg_1_3;
  wire ram_reg_1_4;
  wire ram_reg_1_5;
  wire ram_reg_1_6;
  wire ram_reg_1_7;
  wire ram_reg_1_8;
  wire ram_reg_1_9;
  wire ram_reg_1_i_13_n_13;
  wire ram_reg_1_i_17_n_13;
  wire ram_reg_1_i_5_n_13;
  wire ram_reg_1_i_9_n_13;
  wire ram_reg_2;
  wire ram_reg_2_0;
  wire ram_reg_2_1;
  wire ram_reg_2_10;
  wire ram_reg_2_2;
  wire ram_reg_2_3;
  wire ram_reg_2_4;
  wire ram_reg_2_5;
  wire ram_reg_2_6;
  wire ram_reg_2_7;
  wire ram_reg_2_8;
  wire ram_reg_2_9;
  wire ram_reg_2_i_13_n_13;
  wire ram_reg_2_i_17_n_13;
  wire ram_reg_2_i_5_n_13;
  wire ram_reg_2_i_9_n_13;
  wire [5:0]ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_10;
  wire ram_reg_3_11;
  wire ram_reg_3_12;
  wire ram_reg_3_13;
  wire [15:0]ram_reg_3_14;
  wire [15:0]ram_reg_3_15;
  wire ram_reg_3_16;
  wire ram_reg_3_17;
  wire ram_reg_3_18;
  wire ram_reg_3_19;
  wire ram_reg_3_2;
  wire ram_reg_3_20;
  wire ram_reg_3_21;
  wire ram_reg_3_22;
  wire ram_reg_3_23;
  wire ram_reg_3_24;
  wire ram_reg_3_25;
  wire [1:0]ram_reg_3_26;
  wire ram_reg_3_27;
  wire ram_reg_3_28;
  wire ram_reg_3_29;
  wire ram_reg_3_3;
  wire ram_reg_3_30;
  wire ram_reg_3_31;
  wire ram_reg_3_32;
  wire ram_reg_3_33;
  wire ram_reg_3_34;
  wire ram_reg_3_35;
  wire ram_reg_3_36;
  wire [0:0]ram_reg_3_37;
  wire [11:0]ram_reg_3_38;
  wire ram_reg_3_39;
  wire ram_reg_3_4;
  wire ram_reg_3_40;
  wire ram_reg_3_41;
  wire ram_reg_3_42;
  wire ram_reg_3_43;
  wire ram_reg_3_44;
  wire ram_reg_3_45;
  wire ram_reg_3_46;
  wire ram_reg_3_47;
  wire ram_reg_3_48;
  wire ram_reg_3_49;
  wire ram_reg_3_5;
  wire ram_reg_3_50;
  wire ram_reg_3_51;
  wire ram_reg_3_52;
  wire ram_reg_3_53;
  wire ram_reg_3_54;
  wire ram_reg_3_55;
  wire ram_reg_3_56;
  wire ram_reg_3_57;
  wire ram_reg_3_58;
  wire ram_reg_3_59;
  wire ram_reg_3_6;
  wire ram_reg_3_60;
  wire ram_reg_3_61;
  wire ram_reg_3_62;
  wire ram_reg_3_63;
  wire ram_reg_3_64;
  wire ram_reg_3_65;
  wire ram_reg_3_7;
  wire ram_reg_3_8;
  wire ram_reg_3_9;
  wire ram_reg_3_i_13_n_13;
  wire ram_reg_3_i_17_n_13;
  wire ram_reg_3_i_5_n_13;
  wire ram_reg_3_i_9_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_1__5_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_2__2_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__5_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2__4_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_3__3_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_15;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_3_fu_319_p195;
  wire [3:2]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A000CF00C000)) 
    ap_enable_reg_pp0_iter1_i_1__11
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__11_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__11_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_26 flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR[1:0]),
        .D(D),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\ap_CS_fsm_reg[34] (\ap_CS_fsm_reg[34] ),
        .\ap_CS_fsm_reg[35] ({ram_reg_3[4:2],ram_reg_3[0]}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_19),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_23),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_17),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_18),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg_reg_1(ap_NS_fsm),
        .\j_fu_240_reg[0] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_45),
        .\j_fu_240_reg[3] (flow_control_loop_pipe_sequential_init_U_n_25),
        .\j_fu_240_reg[4] (flow_control_loop_pipe_sequential_init_U_n_24),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_3 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[5] (flow_control_loop_pipe_sequential_init_U_n_39),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_38),
        .\j_fu_240_reg[6]_0 (flow_control_loop_pipe_sequential_init_U_n_42),
        .\j_fu_240_reg[7] (flow_control_loop_pipe_sequential_init_U_n_22),
        .\j_fu_240_reg[7]_0 ({ap_sig_allocacmp_j_5[7:2],grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0,ap_sig_allocacmp_j_5[0]}),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_4 (\j_fu_240_reg_n_13_[0] ),
        .\or_ln182_4_reg_5498_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}),
        .ram_reg_3(ram_reg_3_16),
        .ram_reg_3_0(ram_reg_3_23),
        .ram_reg_3_1(ram_reg_3_24),
        .ram_reg_3_10(ram_reg_3_38[0]),
        .ram_reg_3_2(ram_reg_3_19),
        .ram_reg_3_3(ram_reg_3_25),
        .ram_reg_3_4(ram_reg_3_26[0]),
        .ram_reg_3_5(ram_reg_3_27),
        .ram_reg_3_6(ram_reg_3_28),
        .ram_reg_3_7(ram_reg_3_29),
        .ram_reg_3_8(ram_reg_3_30),
        .ram_reg_3_9(ram_reg_3_37),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_5_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[0]),
        .Q(j_5_reg_767[0]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0__0),
        .Q(j_5_reg_767[1]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[2]),
        .Q(j_5_reg_767[2]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[3]),
        .Q(j_5_reg_767[3]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[4]),
        .Q(j_5_reg_767[4]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[5]),
        .Q(j_5_reg_767[5]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[6]),
        .Q(j_5_reg_767[6]),
        .R(1'b0));
  FDRE \j_5_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_5[7]),
        .Q(j_5_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_42),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_28),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_18),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_17),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_16),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_15),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_14),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_13),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_27),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_26),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_25),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_24),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_23),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_22),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_21),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_20),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U29_n_19),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_23));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_27 mac_muladd_16s_16s_31ns_31_4_1_U29
       (.A({tmp_3_fu_319_p195[15],tmp_3_fu_319_p195[12:0]}),
        .D({mac_muladd_16s_16s_31ns_31_4_1_U29_n_13,mac_muladd_16s_16s_31ns_31_4_1_U29_n_14,mac_muladd_16s_16s_31ns_31_4_1_U29_n_15,mac_muladd_16s_16s_31ns_31_4_1_U29_n_16,mac_muladd_16s_16s_31ns_31_4_1_U29_n_17,mac_muladd_16s_16s_31ns_31_4_1_U29_n_18,mac_muladd_16s_16s_31ns_31_4_1_U29_n_19,mac_muladd_16s_16s_31ns_31_4_1_U29_n_20,mac_muladd_16s_16s_31ns_31_4_1_U29_n_21,mac_muladd_16s_16s_31ns_31_4_1_U29_n_22,mac_muladd_16s_16s_31ns_31_4_1_U29_n_23,mac_muladd_16s_16s_31ns_31_4_1_U29_n_24,mac_muladd_16s_16s_31ns_31_4_1_U29_n_25,mac_muladd_16s_16s_31ns_31_4_1_U29_n_26,mac_muladd_16s_16s_31ns_31_4_1_U29_n_27,mac_muladd_16s_16s_31ns_31_4_1_U29_n_28}),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_23),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_5_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U29_n_30),
        .p_reg_reg(j_5_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_28 mux_1938_16_1_1_U28
       (.A({tmp_3_fu_319_p195[15],tmp_3_fu_319_p195[12:0]}),
        .Q(j_5_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U29_n_30));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_10__1
       (.I0(ram_reg_0_i_53__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_63),
        .I3(ram_reg_3_64),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_65),
        .O(ADDRARDADDR[4]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_11__0
       (.I0(ram_reg_0_i_57__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_34),
        .I3(ram_reg_3_35),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_36),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_12__1
       (.I0(ram_reg_0_i_61__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_31),
        .I3(ram_reg_3_32),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_33),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_15
       (.I0(ram_reg_0_i_63__0_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_0),
        .I3(ram_reg_0_0),
        .I4(ram_reg_3_3),
        .I5(ram_reg_0_1),
        .O(d0[3]));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    ram_reg_0_i_15__0
       (.I0(ram_reg_0_i_73__1_n_13),
        .I1(ram_reg_3_21),
        .I2(ram_reg_3_22),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_15__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_16
       (.I0(ram_reg_0_i_69__0_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_0_2),
        .I3(ram_reg_0_3),
        .I4(ram_reg_3_3),
        .I5(ram_reg_0_4),
        .O(d0[2]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_17
       (.I0(ram_reg_0_i_73__0_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_0_5),
        .I3(ram_reg_0_6),
        .I4(ram_reg_3_3),
        .I5(ram_reg_0_7),
        .O(d0[1]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_18
       (.I0(ram_reg_0_i_77__1_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_0_8),
        .I3(ram_reg_0_9),
        .I4(ram_reg_3_3),
        .I5(ram_reg_0_10),
        .O(d0[0]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_1__1
       (.I0(ram_reg_0_i_15__0_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_17),
        .I3(ram_reg_3_18),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_20),
        .O(\ap_CS_fsm_reg[35] ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_21__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[12]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[9]),
        .I2(ram_reg_3_38[11]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_21__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_25__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[11]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[8]),
        .I2(ram_reg_3_38[10]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_25__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_29__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[10]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[7]),
        .I2(ram_reg_3_38[9]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_29__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_2__1
       (.I0(ram_reg_0_i_21__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_39),
        .I3(ram_reg_3_40),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_41),
        .O(ADDRARDADDR[12]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_33__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[9]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[6]),
        .I2(ram_reg_3_38[8]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_33__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_37__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[8]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[5]),
        .I2(ram_reg_3_38[7]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_37__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_3__1
       (.I0(ram_reg_0_i_25__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_42),
        .I3(ram_reg_3_43),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_44),
        .O(ADDRARDADDR[11]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_41__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[7]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[4]),
        .I2(ram_reg_3_38[6]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_41__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_45__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[6]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[3]),
        .I2(ram_reg_3_38[5]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_45__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_49__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[5]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[2]),
        .I2(ram_reg_3_38[4]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_49__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_4__1
       (.I0(ram_reg_0_i_29__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_45),
        .I3(ram_reg_3_46),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_47),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_53__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[4]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[1]),
        .I2(ram_reg_3_38[3]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_53__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_57__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[3]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_93_fu_2359_dataUpsampledI_V_address0[0]),
        .I2(ram_reg_3_38[2]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_57__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_5__1
       (.I0(ram_reg_0_i_33__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_48),
        .I3(ram_reg_3_49),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_50),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_61__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[2]),
        .I1(ram_reg_3_26[1]),
        .I2(ram_reg_3_38[1]),
        .I3(ram_reg_3[4]),
        .I4(ram_reg_3[0]),
        .I5(ram_reg_3[2]),
        .O(ram_reg_0_i_61__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_63__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[3]),
        .I1(ram_reg_3_14[3]),
        .I2(ram_reg_3_15[3]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_0_i_63__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_69__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[2]),
        .I1(ram_reg_3_14[2]),
        .I2(ram_reg_3_15[2]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_0_i_69__0_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_6__1
       (.I0(ram_reg_0_i_37__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_51),
        .I3(ram_reg_3_52),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_53),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_73__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[1]),
        .I1(ram_reg_3_14[1]),
        .I2(ram_reg_3_15[1]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_0_i_73__0_n_13));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_73__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_73__1_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_77__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[0]),
        .I1(ram_reg_3_14[0]),
        .I2(ram_reg_3_15[0]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_0_i_77__1_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_7__1
       (.I0(ram_reg_0_i_41__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_54),
        .I3(ram_reg_3_55),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_56),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_8__1
       (.I0(ram_reg_0_i_45__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_57),
        .I3(ram_reg_3_58),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_59),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_0_i_9__1
       (.I0(ram_reg_0_i_49__1_n_13),
        .I1(ram_reg_3_16),
        .I2(ram_reg_3_60),
        .I3(ram_reg_3_61),
        .I4(ram_reg_3_19),
        .I5(ram_reg_3_62),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_1_i_1
       (.I0(ram_reg_1_i_5_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_1),
        .I3(ram_reg_1_0),
        .I4(ram_reg_3_3),
        .I5(ram_reg_1_1),
        .O(d0[7]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_13
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[5]),
        .I1(ram_reg_3_14[5]),
        .I2(ram_reg_3_15[5]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_1_i_13_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_17
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[4]),
        .I1(ram_reg_3_14[4]),
        .I2(ram_reg_3_15[4]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_1_i_17_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_1_i_2
       (.I0(ram_reg_1_i_9_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_1_2),
        .I3(ram_reg_1_3),
        .I4(ram_reg_3_3),
        .I5(ram_reg_1_4),
        .O(d0[6]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_1_i_3
       (.I0(ram_reg_1_i_13_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_1_5),
        .I3(ram_reg_1_6),
        .I4(ram_reg_3_3),
        .I5(ram_reg_1_7),
        .O(d0[5]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_1_i_4
       (.I0(ram_reg_1_i_17_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_1_8),
        .I3(ram_reg_1_9),
        .I4(ram_reg_3_3),
        .I5(ram_reg_1_10),
        .O(d0[4]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_5
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[7]),
        .I1(ram_reg_3_14[7]),
        .I2(ram_reg_3_15[7]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_1_i_5_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_9
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[6]),
        .I1(ram_reg_3_14[6]),
        .I2(ram_reg_3_15[6]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_1_i_9_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_2_i_1
       (.I0(ram_reg_2_i_5_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_2),
        .I3(ram_reg_2_0),
        .I4(ram_reg_3_3),
        .I5(ram_reg_2_1),
        .O(d0[11]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_13
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[9]),
        .I1(ram_reg_3_14[9]),
        .I2(ram_reg_3_15[9]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_2_i_13_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_17
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[8]),
        .I1(ram_reg_3_14[8]),
        .I2(ram_reg_3_15[8]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_2_i_17_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_2_i_2
       (.I0(ram_reg_2_i_9_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_2_2),
        .I3(ram_reg_2_3),
        .I4(ram_reg_3_3),
        .I5(ram_reg_2_4),
        .O(d0[10]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_2_i_3
       (.I0(ram_reg_2_i_13_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_2_5),
        .I3(ram_reg_2_6),
        .I4(ram_reg_3_3),
        .I5(ram_reg_2_7),
        .O(d0[9]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_2_i_4
       (.I0(ram_reg_2_i_17_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_2_8),
        .I3(ram_reg_2_9),
        .I4(ram_reg_3_3),
        .I5(ram_reg_2_10),
        .O(d0[8]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_5
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[11]),
        .I1(ram_reg_3_14[11]),
        .I2(ram_reg_3_15[11]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_2_i_5_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_9
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[10]),
        .I1(ram_reg_3_14[10]),
        .I2(ram_reg_3_15[10]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_2_i_9_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_3_i_1
       (.I0(ram_reg_3_i_5_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_1),
        .I3(ram_reg_3_2),
        .I4(ram_reg_3_3),
        .I5(ram_reg_3_4),
        .O(d0[15]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_13
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[13]),
        .I1(ram_reg_3_14[13]),
        .I2(ram_reg_3_15[13]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_3_i_13_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_17
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[12]),
        .I1(ram_reg_3_14[12]),
        .I2(ram_reg_3_15[12]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_3_i_17_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_3_i_2
       (.I0(ram_reg_3_i_9_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_5),
        .I3(ram_reg_3_6),
        .I4(ram_reg_3_3),
        .I5(ram_reg_3_7),
        .O(d0[14]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_3_i_3
       (.I0(ram_reg_3_i_13_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_8),
        .I3(ram_reg_3_9),
        .I4(ram_reg_3_3),
        .I5(ram_reg_3_10),
        .O(d0[13]));
  LUT6 #(
    .INIT(64'hFFFFFF320000FF32)) 
    ram_reg_3_i_4
       (.I0(ram_reg_3_i_17_n_13),
        .I1(ram_reg_3_0),
        .I2(ram_reg_3_11),
        .I3(ram_reg_3_12),
        .I4(ram_reg_3_3),
        .I5(ram_reg_3_13),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_5
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[15]),
        .I1(ram_reg_3_14[15]),
        .I2(ram_reg_3_15[15]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_3_i_5_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_9
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataPSI_acc_V_48_out[14]),
        .I1(ram_reg_3_14[14]),
        .I2(ram_reg_3_15[14]),
        .I3(ram_reg_3[5]),
        .I4(ram_reg_3[3]),
        .I5(ram_reg_3[1]),
        .O(ram_reg_3_i_9_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(flow_control_loop_pipe_sequential_init_U_n_18),
        .DI({Q[1:0],1'b0,1'b1}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[5:2]),
        .S({flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[5:2]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[9:6]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__5_n_13,sub_ln198_fu_299_p2_carry__0_i_2__2_n_13,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__5
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__5_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_2__2
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_2__2_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3:2],sub_ln198_fu_299_p2_carry__1_n_15,sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[7:6]}),
        .O({NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED[3],grp_transmitter_Pipeline_VITIS_LOOP_193_95_fu_2373_dataUpsampledI_V_address0[12:10]}),
        .S({1'b0,sub_ln198_fu_299_p2_carry__1_i_1__5_n_13,sub_ln198_fu_299_p2_carry__1_i_2__4_n_13,sub_ln198_fu_299_p2_carry__1_i_3__3_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__5
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__5_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2__4
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2__4_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_3__3
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__1_i_3__3_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_96" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_96
   (D,
    \ap_CS_fsm_reg[41] ,
    \ap_CS_fsm_reg[41]_0 ,
    \ap_CS_fsm_reg[41]_1 ,
    \ap_CS_fsm_reg[41]_2 ,
    \ap_CS_fsm_reg[41]_3 ,
    \ap_CS_fsm_reg[41]_4 ,
    \ap_CS_fsm_reg[41]_5 ,
    \ap_CS_fsm_reg[41]_6 ,
    \ap_CS_fsm_reg[41]_7 ,
    \ap_CS_fsm_reg[41]_8 ,
    \ap_CS_fsm_reg[41]_9 ,
    \ap_CS_fsm_reg[41]_10 ,
    \j_fu_240_reg[0]_0 ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg,
    \ap_CS_fsm_reg[36] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg,
    ram_reg_3,
    ap_rst_n,
    dataUpsampledI_V_address0,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0,
    ram_reg_3_0,
    ram_reg_3_1,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0);
  output [1:0]D;
  output \ap_CS_fsm_reg[41] ;
  output \ap_CS_fsm_reg[41]_0 ;
  output \ap_CS_fsm_reg[41]_1 ;
  output \ap_CS_fsm_reg[41]_2 ;
  output \ap_CS_fsm_reg[41]_3 ;
  output \ap_CS_fsm_reg[41]_4 ;
  output \ap_CS_fsm_reg[41]_5 ;
  output \ap_CS_fsm_reg[41]_6 ;
  output \ap_CS_fsm_reg[41]_7 ;
  output \ap_CS_fsm_reg[41]_8 ;
  output \ap_CS_fsm_reg[41]_9 ;
  output \ap_CS_fsm_reg[41]_10 ;
  output [0:0]\j_fu_240_reg[0]_0 ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg;
  output \ap_CS_fsm_reg[36] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg;
  input [3:0]ram_reg_3;
  input ap_rst_n;
  input [11:0]dataUpsampledI_V_address0;
  input [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  input [0:0]ram_reg_3_0;
  input ram_reg_3_1;
  input [8:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0;

  wire [1:0]D;
  wire [8:0]Q;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[36] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[41]_0 ;
  wire \ap_CS_fsm_reg[41]_1 ;
  wire \ap_CS_fsm_reg[41]_10 ;
  wire \ap_CS_fsm_reg[41]_2 ;
  wire \ap_CS_fsm_reg[41]_3 ;
  wire \ap_CS_fsm_reg[41]_4 ;
  wire \ap_CS_fsm_reg[41]_5 ;
  wire \ap_CS_fsm_reg[41]_6 ;
  wire \ap_CS_fsm_reg[41]_7 ;
  wire \ap_CS_fsm_reg[41]_8 ;
  wire \ap_CS_fsm_reg[41]_9 ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__10_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j_4;
  wire [11:0]dataUpsampledI_V_address0;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg;
  wire [12:1]grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0;
  wire [8:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  wire [7:0]j_4_reg_767;
  wire [0:0]\j_fu_240_reg[0]_0 ;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_13;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_14;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_15;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_16;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_17;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_18;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_19;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_20;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_21;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_22;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_23;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_24;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_25;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_26;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_27;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_28;
  wire mac_muladd_16s_16s_31ns_31_4_1_U34_n_30;
  wire [15:0]q0;
  wire [3:0]ram_reg_3;
  wire [0:0]ram_reg_3_0;
  wire ram_reg_3_1;
  wire sub_ln198_fu_299_p2_carry__0_i_1__4_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__4_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_2__3_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_3__2_n_13;
  wire sub_ln198_fu_299_p2_carry__1_i_4__1_n_13;
  wire sub_ln198_fu_299_p2_carry__1_n_14;
  wire sub_ln198_fu_299_p2_carry__1_n_15;
  wire sub_ln198_fu_299_p2_carry__1_n_16;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_4_fu_319_p195;
  wire [3:3]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A000CF00C000)) 
    ap_enable_reg_pp0_iter1_i_1__10
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__10_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__10_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_22 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\ap_CS_fsm_reg[36] (\ap_CS_fsm_reg[36] ),
        .\ap_CS_fsm_reg[37] (ram_reg_3[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_18),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg(ap_NS_fsm),
        .\j_4_reg_767_reg[1] (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[0] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\j_fu_240_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_43),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_42),
        .\j_fu_240_reg[3] (flow_control_loop_pipe_sequential_init_U_n_30),
        .\j_fu_240_reg[4] (flow_control_loop_pipe_sequential_init_U_n_29),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[5] (flow_control_loop_pipe_sequential_init_U_n_35),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_41),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_4,\j_fu_240_reg[0]_0 }),
        .\j_fu_240_reg[7]_0 (flow_control_loop_pipe_sequential_init_U_n_27),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[0] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_4 (\j_fu_240_reg_n_13_[6] ),
        .\or_ln182_5_reg_5504_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .sub_ln198_fu_299_p2_carry__0(Q[3:0]));
  FDRE \j_4_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_fu_240_reg[0]_0 ),
        .Q(j_4_reg_767[0]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[1]),
        .Q(j_4_reg_767[1]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[2]),
        .Q(j_4_reg_767[2]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[3]),
        .Q(j_4_reg_767[3]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[4]),
        .Q(j_4_reg_767[4]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[5]),
        .Q(j_4_reg_767[5]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[6]),
        .Q(j_4_reg_767[6]),
        .R(1'b0));
  FDRE \j_4_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_4[7]),
        .Q(j_4_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_28),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_18),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_17),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_16),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_15),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_14),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_13),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_27),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_26),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_25),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_24),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_23),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_22),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_21),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_20),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(mac_muladd_16s_16s_31ns_31_4_1_U34_n_19),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_23 mac_muladd_16s_16s_31ns_31_4_1_U34
       (.A({tmp_4_fu_319_p195[15],tmp_4_fu_319_p195[12:0]}),
        .D({mac_muladd_16s_16s_31ns_31_4_1_U34_n_13,mac_muladd_16s_16s_31ns_31_4_1_U34_n_14,mac_muladd_16s_16s_31ns_31_4_1_U34_n_15,mac_muladd_16s_16s_31ns_31_4_1_U34_n_16,mac_muladd_16s_16s_31ns_31_4_1_U34_n_17,mac_muladd_16s_16s_31ns_31_4_1_U34_n_18,mac_muladd_16s_16s_31ns_31_4_1_U34_n_19,mac_muladd_16s_16s_31ns_31_4_1_U34_n_20,mac_muladd_16s_16s_31ns_31_4_1_U34_n_21,mac_muladd_16s_16s_31ns_31_4_1_U34_n_22,mac_muladd_16s_16s_31ns_31_4_1_U34_n_23,mac_muladd_16s_16s_31ns_31_4_1_U34_n_24,mac_muladd_16s_16s_31ns_31_4_1_U34_n_25,mac_muladd_16s_16s_31ns_31_4_1_U34_n_26,mac_muladd_16s_16s_31ns_31_4_1_U34_n_27,mac_muladd_16s_16s_31ns_31_4_1_U34_n_28}),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_4_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U34_n_30),
        .p_reg_reg(j_4_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_24 mux_1938_16_1_1_U33
       (.A({tmp_4_fu_319_p195[15],tmp_4_fu_319_p195[12:0]}),
        .Q(j_4_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U34_n_30));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_23__1
       (.I0(dataUpsampledI_V_address0[11]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[12]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[8]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_10 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_27__1
       (.I0(dataUpsampledI_V_address0[10]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[11]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[7]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_9 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_31__1
       (.I0(dataUpsampledI_V_address0[9]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[10]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[6]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_8 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_35__1
       (.I0(dataUpsampledI_V_address0[8]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[9]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[5]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_7 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_39__1
       (.I0(dataUpsampledI_V_address0[7]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[8]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[4]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_6 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_43__1
       (.I0(dataUpsampledI_V_address0[6]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[7]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[3]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_5 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_47__1
       (.I0(dataUpsampledI_V_address0[5]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[6]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[2]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_4 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_51__1
       (.I0(dataUpsampledI_V_address0[4]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[5]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[1]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_3 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_55__1
       (.I0(dataUpsampledI_V_address0[3]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[4]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0[0]),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_2 ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    ram_reg_0_i_59__1
       (.I0(dataUpsampledI_V_address0[2]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[3]),
        .I2(ram_reg_3_1),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_1 ));
  LUT6 #(
    .INIT(64'hAA0FAA0FAACCAA00)) 
    ram_reg_0_i_63__1
       (.I0(dataUpsampledI_V_address0[1]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[2]),
        .I2(ram_reg_3_0),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AAF0AACCAA00)) 
    ram_reg_0_i_67__1
       (.I0(dataUpsampledI_V_address0[0]),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[1]),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0),
        .I3(ram_reg_3[3]),
        .I4(ram_reg_3[1]),
        .I5(ram_reg_3[2]),
        .O(\ap_CS_fsm_reg[41] ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_78__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_ap_start_reg_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(flow_control_loop_pipe_sequential_init_U_n_18),
        .DI({Q[0],1'b0,1'b1,1'b1}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[4:1]),
        .S({flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[4:1]),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[8:5]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__4_n_13,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__4
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO({NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3],sub_ln198_fu_299_p2_carry__1_n_14,sub_ln198_fu_299_p2_carry__1_n_15,sub_ln198_fu_299_p2_carry__1_n_16}),
        .CYINIT(1'b0),
        .DI({1'b0,Q[7:5]}),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_96_fu_2380_dataUpsampledI_V_address0[12:9]),
        .S({sub_ln198_fu_299_p2_carry__1_i_1__4_n_13,sub_ln198_fu_299_p2_carry__1_i_2__3_n_13,sub_ln198_fu_299_p2_carry__1_i_3__2_n_13,sub_ln198_fu_299_p2_carry__1_i_4__1_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__4
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__4_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_2__3
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__1_i_2__3_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_3__2
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__1_i_3__2_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_4__1
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__1_i_4__1_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_97" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_97
   (\or_ln182_6_reg_5510_reg[11] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg,
    D,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0,
    \j_fu_240_reg[2]_0 ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[38] ,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    Q,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg,
    \ap_CS_fsm_reg[39] ,
    ap_rst_n);
  output [8:0]\or_ln182_6_reg_5510_reg[11] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg;
  output [1:0]D;
  output [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  output [0:0]\j_fu_240_reg[2]_0 ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0;
  output \ap_CS_fsm_reg[38] ;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input [8:0]Q;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg;
  input [1:0]\ap_CS_fsm_reg[39] ;
  input ap_rst_n;

  wire [1:0]D;
  wire [8:0]Q;
  wire [7:1]add_ln193_fu_289_p2__0;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[38] ;
  wire [1:0]\ap_CS_fsm_reg[39] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__9_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_3;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1;
  wire [3:3]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0;
  wire [7:0]j_3_reg_767;
  wire [0:0]\j_fu_240_reg[2]_0 ;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire mac_muladd_16s_16s_31ns_31_4_1_U39_n_30;
  wire [8:0]\or_ln182_6_reg_5510_reg[11] ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire sub_ln198_fu_299_p2_carry__0_i_1__3_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_2__1_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_3__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_i_4_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_13;
  wire sub_ln198_fu_299_p2_carry__0_n_14;
  wire sub_ln198_fu_299_p2_carry__0_n_15;
  wire sub_ln198_fu_299_p2_carry__0_n_16;
  wire sub_ln198_fu_299_p2_carry__1_i_1__3_n_13;
  wire sub_ln198_fu_299_p2_carry_n_13;
  wire sub_ln198_fu_299_p2_carry_n_14;
  wire sub_ln198_fu_299_p2_carry_n_15;
  wire sub_ln198_fu_299_p2_carry_n_16;
  wire [15:0]tmp_6_fu_319_p195;
  wire [3:0]NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000A000CF00C000)) 
    ap_enable_reg_pp0_iter1_i_1__9
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_CS_fsm_pp0_stage3),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__9_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__9_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_18 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .S({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}),
        .add_ln193_fu_289_p2__0({add_ln193_fu_289_p2__0[7:3],add_ln193_fu_289_p2__0[1]}),
        .\ap_CS_fsm_reg[38] (\ap_CS_fsm_reg[38] ),
        .\ap_CS_fsm_reg[39] (\ap_CS_fsm_reg[39] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0__0),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_42),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_40),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_3[7:4],grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0,\j_fu_240_reg[2]_0 ,ap_sig_allocacmp_j_3[1:0]}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .sub_ln198_fu_299_p2_carry(Q[3:0]));
  FDRE \j_3_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[0]),
        .Q(j_3_reg_767[0]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[1]),
        .Q(j_3_reg_767[1]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\j_fu_240_reg[2]_0 ),
        .Q(j_3_reg_767[2]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_dataUpsampledI_V_address0),
        .Q(j_3_reg_767[3]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[4]),
        .Q(j_3_reg_767[4]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[5]),
        .Q(j_3_reg_767[5]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[6]),
        .Q(j_3_reg_767[6]),
        .R(1'b0));
  FDRE \j_3_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_3[7]),
        .Q(j_3_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_1),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_40),
        .D(add_ln193_fu_289_p2__0[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_19 mac_muladd_16s_16s_31ns_31_4_1_U39
       (.A({tmp_6_fu_319_p195[15],tmp_6_fu_319_p195[12:0]}),
        .D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\j_3_reg_767_reg[4] (mac_muladd_16s_16s_31ns_31_4_1_U39_n_30),
        .p_reg_reg(j_3_reg_767[6:0]),
        .q0(q0));
  design_1_transmitter_0_1_transmitter_mux_1938_16_1_1_20 mux_1938_16_1_1_U38
       (.A({tmp_6_fu_319_p195[15],tmp_6_fu_319_p195[12:0]}),
        .Q(j_3_reg_767),
        .p_reg_reg(mac_muladd_16s_16s_31ns_31_4_1_U39_n_30));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_79__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry
       (.CI(1'b0),
        .CO({sub_ln198_fu_299_p2_carry_n_13,sub_ln198_fu_299_p2_carry_n_14,sub_ln198_fu_299_p2_carry_n_15,sub_ln198_fu_299_p2_carry_n_16}),
        .CYINIT(grp_transmitter_Pipeline_VITIS_LOOP_193_97_fu_2387_ap_start_reg_reg),
        .DI(Q[3:0]),
        .O(\or_ln182_6_reg_5510_reg[11] [3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__0
       (.CI(sub_ln198_fu_299_p2_carry_n_13),
        .CO({sub_ln198_fu_299_p2_carry__0_n_13,sub_ln198_fu_299_p2_carry__0_n_14,sub_ln198_fu_299_p2_carry__0_n_15,sub_ln198_fu_299_p2_carry__0_n_16}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(\or_ln182_6_reg_5510_reg[11] [7:4]),
        .S({sub_ln198_fu_299_p2_carry__0_i_1__3_n_13,sub_ln198_fu_299_p2_carry__0_i_2__1_n_13,sub_ln198_fu_299_p2_carry__0_i_3__0_n_13,sub_ln198_fu_299_p2_carry__0_i_4_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_1__3
       (.I0(Q[7]),
        .O(sub_ln198_fu_299_p2_carry__0_i_1__3_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_2__1
       (.I0(Q[6]),
        .O(sub_ln198_fu_299_p2_carry__0_i_2__1_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_3__0
       (.I0(Q[5]),
        .O(sub_ln198_fu_299_p2_carry__0_i_3__0_n_13));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__0_i_4
       (.I0(Q[4]),
        .O(sub_ln198_fu_299_p2_carry__0_i_4_n_13));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_ln198_fu_299_p2_carry__1
       (.CI(sub_ln198_fu_299_p2_carry__0_n_13),
        .CO(NLW_sub_ln198_fu_299_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sub_ln198_fu_299_p2_carry__1_O_UNCONNECTED[3:1],\or_ln182_6_reg_5510_reg[11] [8]}),
        .S({1'b0,1'b0,1'b0,sub_ln198_fu_299_p2_carry__1_i_1__3_n_13}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_ln198_fu_299_p2_carry__1_i_1__3
       (.I0(Q[8]),
        .O(sub_ln198_fu_299_p2_carry__1_i_1__3_n_13));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_98" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_98
   (D,
    dataUpsampledI_V_address0,
    \lhs_fu_236_reg[15]_0 ,
    \lhs_fu_236_reg[14]_0 ,
    \lhs_fu_236_reg[13]_0 ,
    \lhs_fu_236_reg[12]_0 ,
    \lhs_fu_236_reg[11]_0 ,
    \lhs_fu_236_reg[10]_0 ,
    \lhs_fu_236_reg[9]_0 ,
    \lhs_fu_236_reg[8]_0 ,
    \lhs_fu_236_reg[7]_0 ,
    \lhs_fu_236_reg[6]_0 ,
    \lhs_fu_236_reg[5]_0 ,
    \lhs_fu_236_reg[4]_0 ,
    \lhs_fu_236_reg[3]_0 ,
    \lhs_fu_236_reg[2]_0 ,
    \lhs_fu_236_reg[1]_0 ,
    \lhs_fu_236_reg[0]_0 ,
    \ap_CS_fsm_reg[41] ,
    \ap_CS_fsm_reg[41]_0 ,
    \ap_CS_fsm_reg[40] ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg,
    Q,
    ap_rst_n,
    ram_reg_0_i_35__1,
    S,
    ram_reg_0_i_35__1_0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_3_4);
  output [1:0]D;
  output [11:0]dataUpsampledI_V_address0;
  output \lhs_fu_236_reg[15]_0 ;
  output \lhs_fu_236_reg[14]_0 ;
  output \lhs_fu_236_reg[13]_0 ;
  output \lhs_fu_236_reg[12]_0 ;
  output \lhs_fu_236_reg[11]_0 ;
  output \lhs_fu_236_reg[10]_0 ;
  output \lhs_fu_236_reg[9]_0 ;
  output \lhs_fu_236_reg[8]_0 ;
  output \lhs_fu_236_reg[7]_0 ;
  output \lhs_fu_236_reg[6]_0 ;
  output \lhs_fu_236_reg[5]_0 ;
  output \lhs_fu_236_reg[4]_0 ;
  output \lhs_fu_236_reg[3]_0 ;
  output \lhs_fu_236_reg[2]_0 ;
  output \lhs_fu_236_reg[1]_0 ;
  output \lhs_fu_236_reg[0]_0 ;
  output \ap_CS_fsm_reg[41] ;
  output \ap_CS_fsm_reg[41]_0 ;
  output \ap_CS_fsm_reg[40] ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg;
  input [5:0]Q;
  input ap_rst_n;
  input [7:0]ram_reg_0_i_35__1;
  input [0:0]S;
  input [3:0]ram_reg_0_i_35__1_0;
  input [15:0]ram_reg_3;
  input [15:0]ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input [0:0]ram_reg_3_3;
  input ram_reg_3_4;

  wire [1:0]D;
  wire [5:0]Q;
  wire [0:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[40] ;
  wire \ap_CS_fsm_reg[41] ;
  wire \ap_CS_fsm_reg[41]_0 ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:1]ap_sig_allocacmp_j_2;
  wire [11:0]dataUpsampledI_V_address0;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg;
  wire [15:0]grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out;
  wire [0:0]grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0;
  wire [7:0]j_2_reg_767;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire \lhs_fu_236_reg[0]_0 ;
  wire \lhs_fu_236_reg[10]_0 ;
  wire \lhs_fu_236_reg[11]_0 ;
  wire \lhs_fu_236_reg[12]_0 ;
  wire \lhs_fu_236_reg[13]_0 ;
  wire \lhs_fu_236_reg[14]_0 ;
  wire \lhs_fu_236_reg[15]_0 ;
  wire \lhs_fu_236_reg[1]_0 ;
  wire \lhs_fu_236_reg[2]_0 ;
  wire \lhs_fu_236_reg[3]_0 ;
  wire \lhs_fu_236_reg[4]_0 ;
  wire \lhs_fu_236_reg[5]_0 ;
  wire \lhs_fu_236_reg[6]_0 ;
  wire \lhs_fu_236_reg[7]_0 ;
  wire \lhs_fu_236_reg[8]_0 ;
  wire \lhs_fu_236_reg[9]_0 ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_35__1;
  wire [3:0]ram_reg_0_i_35__1_0;
  wire ram_reg_0_i_77__0_n_13;
  wire [15:0]ram_reg_3;
  wire [15:0]ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_2;
  wire [0:0]ram_reg_3_3;
  wire ram_reg_3_4;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_15 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q({Q[4:2],Q[0]}),
        .S(S),
        .add_ln193_fu_289_p2({add_ln193_fu_289_p2[7:3],add_ln193_fu_289_p2[1]}),
        .\ap_CS_fsm_reg[40] (\ap_CS_fsm_reg[40] ),
        .\ap_CS_fsm_reg[41] (\ap_CS_fsm_reg[41]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter0_reg_reg(flow_control_loop_pipe_sequential_init_U_n_15),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dataUpsampledI_V_address0(dataUpsampledI_V_address0),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg(ap_NS_fsm),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_45),
        .\j_fu_240_reg[2] (flow_control_loop_pipe_sequential_init_U_n_49),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[4]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4]_1 (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[4]_2 (\j_fu_240_reg_n_13_[3] ),
        .\j_fu_240_reg[6] (flow_control_loop_pipe_sequential_init_U_n_47),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_2,grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\j_fu_240_reg[7]_2 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[7]_3 (\j_fu_240_reg_n_13_[0] ),
        .ram_reg_0_i_35__1(ram_reg_0_i_35__1),
        .ram_reg_0_i_35__1_0(ram_reg_0_i_35__1_0),
        .ram_reg_3(ram_reg_3_3),
        .ram_reg_3_0(ram_reg_3_4));
  FDRE \j_2_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataUpsampledI_V_address0),
        .Q(j_2_reg_767[0]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[1]),
        .Q(j_2_reg_767[1]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[2]),
        .Q(j_2_reg_767[2]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[3]),
        .Q(j_2_reg_767[3]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[4]),
        .Q(j_2_reg_767[4]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[5]),
        .Q(j_2_reg_767[5]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[6]),
        .Q(j_2_reg_767[6]),
        .R(1'b0));
  FDRE \j_2_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_2[7]),
        .Q(j_2_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_47),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_24));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_16 mac_muladd_16s_16s_31ns_31_4_1_U44
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_24),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_2_reg_767),
        .q0(q0));
  LUT6 #(
    .INIT(64'h550F550F55335500)) 
    ram_reg_0_i_18__0
       (.I0(ram_reg_0_i_77__0_n_13),
        .I1(ram_reg_3_1),
        .I2(ram_reg_3_2),
        .I3(Q[4]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\ap_CS_fsm_reg[41] ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_66__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[3]),
        .I1(ram_reg_3[3]),
        .I2(ram_reg_3_0[3]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_71__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[2]),
        .I1(ram_reg_3[2]),
        .I2(ram_reg_3_0[2]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_75__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[1]),
        .I1(ram_reg_3[1]),
        .I2(ram_reg_3_0[1]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[1]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_0_i_77__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ram_reg_0_i_77__0_n_13));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_0_i_79__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[0]),
        .I1(ram_reg_3[0]),
        .I2(ram_reg_3_0[0]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_11
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[6]),
        .I1(ram_reg_3[6]),
        .I2(ram_reg_3_0[6]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_15
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[5]),
        .I1(ram_reg_3[5]),
        .I2(ram_reg_3_0[5]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_19
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[4]),
        .I1(ram_reg_3[4]),
        .I2(ram_reg_3_0[4]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_1_i_7
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[7]),
        .I1(ram_reg_3[7]),
        .I2(ram_reg_3_0[7]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_11
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[10]),
        .I1(ram_reg_3[10]),
        .I2(ram_reg_3_0[10]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_15
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[9]),
        .I1(ram_reg_3[9]),
        .I2(ram_reg_3_0[9]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_19
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[8]),
        .I1(ram_reg_3[8]),
        .I2(ram_reg_3_0[8]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_2_i_7
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[11]),
        .I1(ram_reg_3[11]),
        .I2(ram_reg_3_0[11]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_11
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[14]),
        .I1(ram_reg_3[14]),
        .I2(ram_reg_3_0[14]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_15
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[13]),
        .I1(ram_reg_3[13]),
        .I2(ram_reg_3_0[13]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_19
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[12]),
        .I1(ram_reg_3[12]),
        .I2(ram_reg_3_0[12]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAAF0AACCAAF0AA00)) 
    ram_reg_3_i_7
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_98_fu_2394_dataPSI_acc_V_51_out[15]),
        .I1(ram_reg_3[15]),
        .I2(ram_reg_3_0[15]),
        .I3(Q[5]),
        .I4(Q[3]),
        .I5(Q[1]),
        .O(\lhs_fu_236_reg[15]_0 ));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_193_99" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_193_99
   (D,
    \or_ln182_8_reg_5522_reg[11] ,
    ap_loop_init_int_reg,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0,
    \ap_CS_fsm_reg[42] ,
    \lhs_fu_236_reg[15]_0 ,
    ap_clk,
    q0,
    ap_rst_n_inv,
    grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg,
    Q,
    ram_reg_0_i_93__0,
    S,
    ram_reg_0_i_93__0_0,
    ap_rst_n);
  output [1:0]D;
  output [11:0]\or_ln182_8_reg_5522_reg[11] ;
  output [0:0]ap_loop_init_int_reg;
  output grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0;
  output \ap_CS_fsm_reg[42] ;
  output [15:0]\lhs_fu_236_reg[15]_0 ;
  input ap_clk;
  input [15:0]q0;
  input ap_rst_n_inv;
  input grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg;
  input [1:0]Q;
  input [7:0]ram_reg_0_i_93__0;
  input [1:0]S;
  input [2:0]ram_reg_0_i_93__0_0;
  input ap_rst_n;

  wire [1:0]D;
  wire [1:0]Q;
  wire [1:0]S;
  wire [7:1]add_ln193_fu_289_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage3;
  wire \ap_CS_fsm_reg[42] ;
  wire \ap_CS_fsm_reg_n_13_[1] ;
  wire \ap_CS_fsm_reg_n_13_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_13;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]ap_sig_allocacmp_j_1;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg;
  wire [1:1]grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0;
  wire grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0;
  wire [7:0]j_1_reg_767;
  wire j_fu_240;
  wire \j_fu_240_reg_n_13_[0] ;
  wire \j_fu_240_reg_n_13_[1] ;
  wire \j_fu_240_reg_n_13_[2] ;
  wire \j_fu_240_reg_n_13_[3] ;
  wire \j_fu_240_reg_n_13_[4] ;
  wire \j_fu_240_reg_n_13_[5] ;
  wire \j_fu_240_reg_n_13_[6] ;
  wire \j_fu_240_reg_n_13_[7] ;
  wire lhs_fu_236;
  wire [15:0]\lhs_fu_236_reg[15]_0 ;
  wire [11:0]\or_ln182_8_reg_5522_reg[11] ;
  wire [15:0]p_1_in;
  wire [15:0]q0;
  wire [7:0]ram_reg_0_i_93__0;
  wire [2:0]ram_reg_0_i_93__0_0;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_13_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[1] ),
        .Q(\ap_CS_fsm_reg_n_13_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_13_[2] ),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00008800A0AAA000)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(ap_CS_fsm_pp0_stage3),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .S(S),
        .add_ln193_fu_289_p2(add_ln193_fu_289_p2),
        .\ap_CS_fsm_reg[1] (ap_NS_fsm),
        .\ap_CS_fsm_reg[42] (\ap_CS_fsm_reg[42] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1({ap_CS_fsm_pp0_stage3,\ap_CS_fsm_reg_n_13_[2] ,\ap_CS_fsm_reg_n_13_[1] ,ap_CS_fsm_pp0_stage0}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_29),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_39),
        .\j_1_reg_767_reg[3] (\j_fu_240_reg_n_13_[3] ),
        .j_fu_240(j_fu_240),
        .\j_fu_240_reg[0] (\j_fu_240_reg_n_13_[0] ),
        .\j_fu_240_reg[0]_0 (\j_fu_240_reg_n_13_[6] ),
        .\j_fu_240_reg[3] (\j_fu_240_reg_n_13_[2] ),
        .\j_fu_240_reg[3]_0 (\j_fu_240_reg_n_13_[1] ),
        .\j_fu_240_reg[4] (\j_fu_240_reg_n_13_[4] ),
        .\j_fu_240_reg[7] ({ap_sig_allocacmp_j_1[7:3],flow_control_loop_pipe_sequential_init_U_n_45,grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0,ap_sig_allocacmp_j_1[0]}),
        .\j_fu_240_reg[7]_0 (\j_fu_240_reg_n_13_[7] ),
        .\j_fu_240_reg[7]_1 (\j_fu_240_reg_n_13_[5] ),
        .\or_ln182_8_reg_5522_reg[11] (\or_ln182_8_reg_5522_reg[11] ),
        .ram_reg_0_i_93__0(ram_reg_0_i_93__0),
        .ram_reg_0_i_93__0_0(ram_reg_0_i_93__0_0));
  FDRE \j_1_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[0]),
        .Q(j_1_reg_767[0]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_address0),
        .Q(j_1_reg_767[1]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(j_1_reg_767[2]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[3]),
        .Q(j_1_reg_767[3]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[4]),
        .Q(j_1_reg_767[4]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[5]),
        .Q(j_1_reg_767[5]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[6]),
        .Q(j_1_reg_767[6]),
        .R(1'b0));
  FDRE \j_1_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(ap_sig_allocacmp_j_1[7]),
        .Q(j_1_reg_767[7]),
        .R(1'b0));
  FDRE \j_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(\or_ln182_8_reg_5522_reg[11] [0]),
        .Q(\j_fu_240_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[1]),
        .Q(\j_fu_240_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[2]),
        .Q(\j_fu_240_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[3]),
        .Q(\j_fu_240_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[4]),
        .Q(\j_fu_240_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[5]),
        .Q(\j_fu_240_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[6]),
        .Q(\j_fu_240_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \j_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_240),
        .D(add_ln193_fu_289_p2[7]),
        .Q(\j_fu_240_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \lhs_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[0]),
        .Q(\lhs_fu_236_reg[15]_0 [0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[10] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[10]),
        .Q(\lhs_fu_236_reg[15]_0 [10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[11] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[11]),
        .Q(\lhs_fu_236_reg[15]_0 [11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[12] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[12]),
        .Q(\lhs_fu_236_reg[15]_0 [12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[13] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[13]),
        .Q(\lhs_fu_236_reg[15]_0 [13]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[14] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[14]),
        .Q(\lhs_fu_236_reg[15]_0 [14]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[15] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[15]),
        .Q(\lhs_fu_236_reg[15]_0 [15]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[1]),
        .Q(\lhs_fu_236_reg[15]_0 [1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[2]),
        .Q(\lhs_fu_236_reg[15]_0 [2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[3]),
        .Q(\lhs_fu_236_reg[15]_0 [3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[4]),
        .Q(\lhs_fu_236_reg[15]_0 [4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[5]),
        .Q(\lhs_fu_236_reg[15]_0 [5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[6]),
        .Q(\lhs_fu_236_reg[15]_0 [6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[7]),
        .Q(\lhs_fu_236_reg[15]_0 [7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[8] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[8]),
        .Q(\lhs_fu_236_reg[15]_0 [8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  FDRE \lhs_fu_236_reg[9] 
       (.C(ap_clk),
        .CE(lhs_fu_236),
        .D(p_1_in[9]),
        .Q(\lhs_fu_236_reg[15]_0 [9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_39));
  design_1_transmitter_0_1_transmitter_mac_muladd_16s_16s_31ns_31_4_1_13 mac_muladd_16s_16s_31ns_31_4_1_U49
       (.D(p_1_in),
        .E(lhs_fu_236),
        .Q(ap_CS_fsm_pp0_stage0),
        .SR(flow_control_loop_pipe_sequential_init_U_n_39),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .p_reg_reg(j_1_reg_767),
        .q0(q0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_i_132__1
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_ap_start_reg),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(grp_transmitter_Pipeline_VITIS_LOOP_193_99_fu_2401_dataUpsampledI_V_ce0));
endmodule

(* ORIG_REF_NAME = "transmitter_transmitter_Pipeline_VITIS_LOOP_215_10" *) 
module design_1_transmitter_0_1_transmitter_transmitter_Pipeline_VITIS_LOOP_215_10
   (D,
    dataPulseShapedI_V_ce0,
    ADDRARDADDR,
    WEA,
    \i_12_reg_5564_reg[12] ,
    ap_enable_reg_pp0_iter0_reg_reg_0,
    d0,
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done,
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg,
    Q,
    ap_NS_fsm123_out,
    we0,
    ram_reg_3,
    ram_reg_3_0,
    ram_reg_3_1,
    ram_reg_3_2,
    ram_reg_3_3,
    ram_reg_0,
    ram_reg_3_4,
    ram_reg_3_5,
    ram_reg_3_6,
    ram_reg_3_7,
    ram_reg_3_8,
    ram_reg_0_i_20,
    ram_reg_0_i_20_0,
    ram_reg_3_9,
    ram_reg_3_10,
    ram_reg_3_11,
    ram_reg_3_12,
    ram_reg_3_13,
    ram_reg_3_14,
    ram_reg_3_15,
    ram_reg_3_16,
    ram_reg_3_17,
    ram_reg_3_18,
    ram_reg_3_19,
    ram_reg_3_20,
    ram_reg_3_21,
    ram_reg_3_22,
    ram_reg_3_23,
    ram_reg_3_24,
    ram_reg_3_25,
    ram_reg_3_26,
    ram_reg_3_27,
    ram_reg_3_28,
    ram_reg_3_29,
    ram_reg_3_30,
    ram_reg_3_31,
    ram_reg_3_32,
    ram_reg_3_33,
    ap_CS_fsm_state186,
    ap_CS_fsm_state185,
    ram_reg_3_34,
    ram_reg_3_35,
    ram_reg_3_36,
    ram_reg_3_37,
    ram_reg_3_38,
    ram_reg_3_39,
    ram_reg_3_40,
    ram_reg_3_41,
    ram_reg_3_42,
    ram_reg_3_43,
    ram_reg_3_44,
    ram_reg_3_45,
    ram_reg_3_46,
    ram_reg_3_47,
    ram_reg_3_48,
    ram_reg_3_49,
    ram_reg_3_50,
    ram_reg_3_51,
    ram_reg_3_52,
    ram_reg_3_53,
    ram_reg_3_54,
    ram_reg_3_55,
    ram_reg_3_56,
    ram_reg_3_57,
    ram_reg_3_58,
    ram_reg_3_59,
    ram_reg_3_60,
    ram_reg_3_61,
    i_7_fu_680_reg,
    ram_reg_3_62,
    ram_reg_3_63,
    ram_reg_0_i_45_0,
    ram_reg_0_i_45_1,
    ram_reg_0_i_45_2,
    ram_reg_3_64,
    ap_CS_fsm_state83,
    ap_CS_fsm_state84,
    ap_CS_fsm_state71,
    ap_CS_fsm_state72,
    ap_CS_fsm_state73,
    ap_CS_fsm_state74,
    ram_reg_3_65,
    ram_reg_3_66,
    ram_reg_3_67,
    ap_CS_fsm_state63,
    ap_CS_fsm_state64,
    ap_CS_fsm_state66,
    ap_CS_fsm_state65,
    ap_CS_fsm_state62,
    ap_CS_fsm_state61,
    ram_reg_0_i_88_0,
    ram_reg_0_i_50__0_0,
    ap_rst_n,
    ap_clk,
    ap_rst_n_inv,
    q0);
  output [0:0]D;
  output dataPulseShapedI_V_ce0;
  output [12:0]ADDRARDADDR;
  output [0:0]WEA;
  output [12:0]\i_12_reg_5564_reg[12] ;
  output ap_enable_reg_pp0_iter0_reg_reg_0;
  output [15:0]d0;
  output grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  input grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg;
  input [15:0]Q;
  input ap_NS_fsm123_out;
  input we0;
  input ram_reg_3;
  input ram_reg_3_0;
  input ram_reg_3_1;
  input ram_reg_3_2;
  input ram_reg_3_3;
  input ram_reg_0;
  input ram_reg_3_4;
  input ram_reg_3_5;
  input ram_reg_3_6;
  input ram_reg_3_7;
  input ram_reg_3_8;
  input [8:0]ram_reg_0_i_20;
  input [8:0]ram_reg_0_i_20_0;
  input ram_reg_3_9;
  input ram_reg_3_10;
  input ram_reg_3_11;
  input ram_reg_3_12;
  input ram_reg_3_13;
  input ram_reg_3_14;
  input ram_reg_3_15;
  input ram_reg_3_16;
  input ram_reg_3_17;
  input ram_reg_3_18;
  input ram_reg_3_19;
  input ram_reg_3_20;
  input ram_reg_3_21;
  input ram_reg_3_22;
  input ram_reg_3_23;
  input ram_reg_3_24;
  input ram_reg_3_25;
  input ram_reg_3_26;
  input ram_reg_3_27;
  input ram_reg_3_28;
  input ram_reg_3_29;
  input ram_reg_3_30;
  input ram_reg_3_31;
  input ram_reg_3_32;
  input ram_reg_3_33;
  input ap_CS_fsm_state186;
  input ap_CS_fsm_state185;
  input ram_reg_3_34;
  input ram_reg_3_35;
  input ram_reg_3_36;
  input ram_reg_3_37;
  input ram_reg_3_38;
  input ram_reg_3_39;
  input ram_reg_3_40;
  input ram_reg_3_41;
  input ram_reg_3_42;
  input ram_reg_3_43;
  input ram_reg_3_44;
  input ram_reg_3_45;
  input ram_reg_3_46;
  input ram_reg_3_47;
  input ram_reg_3_48;
  input ram_reg_3_49;
  input ram_reg_3_50;
  input ram_reg_3_51;
  input ram_reg_3_52;
  input ram_reg_3_53;
  input ram_reg_3_54;
  input ram_reg_3_55;
  input ram_reg_3_56;
  input ram_reg_3_57;
  input ram_reg_3_58;
  input ram_reg_3_59;
  input [5:0]ram_reg_3_60;
  input ram_reg_3_61;
  input [5:0]i_7_fu_680_reg;
  input ram_reg_3_62;
  input ram_reg_3_63;
  input ram_reg_0_i_45_0;
  input ram_reg_0_i_45_1;
  input ram_reg_0_i_45_2;
  input ram_reg_3_64;
  input ap_CS_fsm_state83;
  input ap_CS_fsm_state84;
  input ap_CS_fsm_state71;
  input ap_CS_fsm_state72;
  input ap_CS_fsm_state73;
  input ap_CS_fsm_state74;
  input ram_reg_3_65;
  input ram_reg_3_66;
  input ram_reg_3_67;
  input ap_CS_fsm_state63;
  input ap_CS_fsm_state64;
  input ap_CS_fsm_state66;
  input ap_CS_fsm_state65;
  input ap_CS_fsm_state62;
  input ap_CS_fsm_state61;
  input ram_reg_0_i_88_0;
  input ram_reg_0_i_50__0_0;
  input ap_rst_n;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]q0;

  wire [12:0]ADDRARDADDR;
  wire [0:0]D;
  wire [15:0]Q;
  wire [0:0]WEA;
  wire [12:0]add_ln215_fu_130_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_state185;
  wire ap_CS_fsm_state186;
  wire ap_CS_fsm_state61;
  wire ap_CS_fsm_state62;
  wire ap_CS_fsm_state63;
  wire ap_CS_fsm_state64;
  wire ap_CS_fsm_state65;
  wire ap_CS_fsm_state66;
  wire ap_CS_fsm_state71;
  wire ap_CS_fsm_state72;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state74;
  wire ap_CS_fsm_state83;
  wire ap_CS_fsm_state84;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm123_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter0_reg_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_13;
  wire ap_enable_reg_pp0_iter1_i_2_n_13;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_13;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]d0;
  wire dataPulseShapedI_V_ce0;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done;
  wire grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg;
  wire [12:0]grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0;
  wire [12:0]\i_12_reg_5564_reg[12] ;
  wire [5:0]i_7_fu_680_reg;
  wire i_fu_86;
  wire \i_fu_86[12]_i_3_n_13 ;
  wire \i_fu_86[12]_i_8_n_13 ;
  wire \i_fu_86[12]_i_9_n_13 ;
  wire \i_fu_86_reg_n_13_[0] ;
  wire \i_fu_86_reg_n_13_[10] ;
  wire \i_fu_86_reg_n_13_[11] ;
  wire \i_fu_86_reg_n_13_[12] ;
  wire \i_fu_86_reg_n_13_[1] ;
  wire \i_fu_86_reg_n_13_[2] ;
  wire \i_fu_86_reg_n_13_[3] ;
  wire \i_fu_86_reg_n_13_[4] ;
  wire \i_fu_86_reg_n_13_[5] ;
  wire \i_fu_86_reg_n_13_[6] ;
  wire \i_fu_86_reg_n_13_[7] ;
  wire \i_fu_86_reg_n_13_[8] ;
  wire \i_fu_86_reg_n_13_[9] ;
  wire \icmp_ln1040_reg_441[0]_i_1_n_13 ;
  wire \icmp_ln1040_reg_441[0]_i_2_n_13 ;
  wire \icmp_ln1040_reg_441[0]_i_3_n_13 ;
  wire \icmp_ln1040_reg_441[0]_i_4_n_13 ;
  wire icmp_ln1040_reg_441_pp0_iter2_reg;
  wire \icmp_ln1040_reg_441_reg_n_13_[0] ;
  wire icmp_ln215_fu_124_p2;
  wire icmp_ln215_reg_416;
  wire [16:1]m_2_fu_386_p2;
  wire [15:0]modI_V_reg_430;
  wire modI_V_reg_4300;
  wire \modI_V_reg_430[11]_i_2_n_13 ;
  wire \modI_V_reg_430[11]_i_3_n_13 ;
  wire \modI_V_reg_430[11]_i_4_n_13 ;
  wire \modI_V_reg_430[11]_i_5_n_13 ;
  wire \modI_V_reg_430[14]_i_3_n_13 ;
  wire \modI_V_reg_430[14]_i_4_n_13 ;
  wire \modI_V_reg_430[14]_i_5_n_13 ;
  wire \modI_V_reg_430[14]_i_6_n_13 ;
  wire \modI_V_reg_430[3]_i_2_n_13 ;
  wire \modI_V_reg_430[3]_i_3_n_13 ;
  wire \modI_V_reg_430[3]_i_4_n_13 ;
  wire \modI_V_reg_430[7]_i_2_n_13 ;
  wire \modI_V_reg_430[7]_i_3_n_13 ;
  wire \modI_V_reg_430[7]_i_4_n_13 ;
  wire \modI_V_reg_430[7]_i_5_n_13 ;
  wire \modI_V_reg_430_reg[11]_i_1_n_13 ;
  wire \modI_V_reg_430_reg[11]_i_1_n_14 ;
  wire \modI_V_reg_430_reg[11]_i_1_n_15 ;
  wire \modI_V_reg_430_reg[11]_i_1_n_16 ;
  wire \modI_V_reg_430_reg[14]_i_2_n_14 ;
  wire \modI_V_reg_430_reg[14]_i_2_n_15 ;
  wire \modI_V_reg_430_reg[14]_i_2_n_16 ;
  wire \modI_V_reg_430_reg[3]_i_1_n_13 ;
  wire \modI_V_reg_430_reg[3]_i_1_n_14 ;
  wire \modI_V_reg_430_reg[3]_i_1_n_15 ;
  wire \modI_V_reg_430_reg[3]_i_1_n_16 ;
  wire \modI_V_reg_430_reg[7]_i_1_n_13 ;
  wire \modI_V_reg_430_reg[7]_i_1_n_14 ;
  wire \modI_V_reg_430_reg[7]_i_1_n_15 ;
  wire \modI_V_reg_430_reg[7]_i_1_n_16 ;
  wire [15:0]p_0_in;
  wire [15:0]q0;
  wire ram_reg_0;
  wire ram_reg_0_i_118_n_13;
  wire ram_reg_0_i_128_n_13;
  wire ram_reg_0_i_138_n_13;
  wire ram_reg_0_i_161_n_13;
  wire [8:0]ram_reg_0_i_20;
  wire [8:0]ram_reg_0_i_20_0;
  wire ram_reg_0_i_31_n_13;
  wire ram_reg_0_i_34__0_n_13;
  wire ram_reg_0_i_39__0_n_13;
  wire ram_reg_0_i_42_n_13;
  wire ram_reg_0_i_45_0;
  wire ram_reg_0_i_45_1;
  wire ram_reg_0_i_45_2;
  wire ram_reg_0_i_45_n_13;
  wire ram_reg_0_i_50__0_0;
  wire ram_reg_0_i_50__0_n_13;
  wire ram_reg_0_i_88_0;
  wire ram_reg_0_i_88_n_13;
  wire ram_reg_0_i_99_n_13;
  wire ram_reg_3;
  wire ram_reg_3_0;
  wire ram_reg_3_1;
  wire ram_reg_3_10;
  wire ram_reg_3_11;
  wire ram_reg_3_12;
  wire ram_reg_3_13;
  wire ram_reg_3_14;
  wire ram_reg_3_15;
  wire ram_reg_3_16;
  wire ram_reg_3_17;
  wire ram_reg_3_18;
  wire ram_reg_3_19;
  wire ram_reg_3_2;
  wire ram_reg_3_20;
  wire ram_reg_3_21;
  wire ram_reg_3_22;
  wire ram_reg_3_23;
  wire ram_reg_3_24;
  wire ram_reg_3_25;
  wire ram_reg_3_26;
  wire ram_reg_3_27;
  wire ram_reg_3_28;
  wire ram_reg_3_29;
  wire ram_reg_3_3;
  wire ram_reg_3_30;
  wire ram_reg_3_31;
  wire ram_reg_3_32;
  wire ram_reg_3_33;
  wire ram_reg_3_34;
  wire ram_reg_3_35;
  wire ram_reg_3_36;
  wire ram_reg_3_37;
  wire ram_reg_3_38;
  wire ram_reg_3_39;
  wire ram_reg_3_4;
  wire ram_reg_3_40;
  wire ram_reg_3_41;
  wire ram_reg_3_42;
  wire ram_reg_3_43;
  wire ram_reg_3_44;
  wire ram_reg_3_45;
  wire ram_reg_3_46;
  wire ram_reg_3_47;
  wire ram_reg_3_48;
  wire ram_reg_3_49;
  wire ram_reg_3_5;
  wire ram_reg_3_50;
  wire ram_reg_3_51;
  wire ram_reg_3_52;
  wire ram_reg_3_53;
  wire ram_reg_3_54;
  wire ram_reg_3_55;
  wire ram_reg_3_56;
  wire ram_reg_3_57;
  wire ram_reg_3_58;
  wire ram_reg_3_59;
  wire ram_reg_3_6;
  wire [5:0]ram_reg_3_60;
  wire ram_reg_3_61;
  wire ram_reg_3_62;
  wire ram_reg_3_63;
  wire ram_reg_3_64;
  wire ram_reg_3_65;
  wire ram_reg_3_66;
  wire ram_reg_3_67;
  wire ram_reg_3_7;
  wire ram_reg_3_8;
  wire ram_reg_3_9;
  wire [4:2]sub_ln1049_fu_229_p2;
  wire \sub_ln1049_reg_454[0]_i_1_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_2_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_3_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_4_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_5_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_6_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_7_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_8_n_13 ;
  wire \sub_ln1049_reg_454[0]_i_9_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_1_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_2_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_3_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_4_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_5_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_6_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_7_n_13 ;
  wire \sub_ln1049_reg_454[1]_i_8_n_13 ;
  wire \sub_ln1049_reg_454[2]_i_2_n_13 ;
  wire \sub_ln1049_reg_454[2]_i_3_n_13 ;
  wire \sub_ln1049_reg_454[3]_inv_i_2_n_13 ;
  wire \sub_ln1049_reg_454[3]_inv_i_3_n_13 ;
  wire \sub_ln1049_reg_454[3]_inv_i_4_n_13 ;
  wire \sub_ln1049_reg_454[3]_inv_i_5_n_13 ;
  wire \sub_ln1049_reg_454[3]_inv_i_6_n_13 ;
  wire \sub_ln1049_reg_454_reg[3]_inv_n_13 ;
  wire \sub_ln1049_reg_454_reg_n_13_[0] ;
  wire \sub_ln1049_reg_454_reg_n_13_[1] ;
  wire \sub_ln1049_reg_454_reg_n_13_[2] ;
  wire \sub_ln1049_reg_454_reg_n_13_[4] ;
  wire [4:1]sub_ln1064_fu_362_p2;
  wire [16:1]tmp_V_2_fu_192_p3;
  wire [16:0]tmp_V_2_reg_446;
  wire \tmp_V_2_reg_446[12]_i_3_n_13 ;
  wire \tmp_V_2_reg_446[12]_i_4_n_13 ;
  wire \tmp_V_2_reg_446[12]_i_5_n_13 ;
  wire \tmp_V_2_reg_446[12]_i_6_n_13 ;
  wire \tmp_V_2_reg_446[16]_i_3_n_13 ;
  wire \tmp_V_2_reg_446[16]_i_4_n_13 ;
  wire \tmp_V_2_reg_446[16]_i_5_n_13 ;
  wire \tmp_V_2_reg_446[4]_i_3_n_13 ;
  wire \tmp_V_2_reg_446[4]_i_4_n_13 ;
  wire \tmp_V_2_reg_446[4]_i_5_n_13 ;
  wire \tmp_V_2_reg_446[4]_i_6_n_13 ;
  wire \tmp_V_2_reg_446[4]_i_7_n_13 ;
  wire \tmp_V_2_reg_446[8]_i_3_n_13 ;
  wire \tmp_V_2_reg_446[8]_i_4_n_13 ;
  wire \tmp_V_2_reg_446[8]_i_5_n_13 ;
  wire \tmp_V_2_reg_446[8]_i_6_n_13 ;
  wire \tmp_V_2_reg_446_reg[12]_i_2_n_13 ;
  wire \tmp_V_2_reg_446_reg[12]_i_2_n_14 ;
  wire \tmp_V_2_reg_446_reg[12]_i_2_n_15 ;
  wire \tmp_V_2_reg_446_reg[12]_i_2_n_16 ;
  wire \tmp_V_2_reg_446_reg[16]_i_2_n_13 ;
  wire \tmp_V_2_reg_446_reg[16]_i_2_n_15 ;
  wire \tmp_V_2_reg_446_reg[16]_i_2_n_16 ;
  wire \tmp_V_2_reg_446_reg[4]_i_2_n_13 ;
  wire \tmp_V_2_reg_446_reg[4]_i_2_n_14 ;
  wire \tmp_V_2_reg_446_reg[4]_i_2_n_15 ;
  wire \tmp_V_2_reg_446_reg[4]_i_2_n_16 ;
  wire \tmp_V_2_reg_446_reg[8]_i_2_n_13 ;
  wire \tmp_V_2_reg_446_reg[8]_i_2_n_14 ;
  wire \tmp_V_2_reg_446_reg[8]_i_2_n_15 ;
  wire \tmp_V_2_reg_446_reg[8]_i_2_n_16 ;
  wire [15:1]tmp_V_fu_186_p2;
  wire [15:0]trunc_ln5_reg_481;
  wire trunc_ln5_reg_4810;
  wire \trunc_ln5_reg_481[0]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[10]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[10]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_4_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_5_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_6_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_7_n_13 ;
  wire \trunc_ln5_reg_481[11]_i_8_n_13 ;
  wire \trunc_ln5_reg_481[12]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[12]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[13]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[14]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[14]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[14]_i_4_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_10_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_4_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_6_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_7_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_8_n_13 ;
  wire \trunc_ln5_reg_481[15]_i_9_n_13 ;
  wire \trunc_ln5_reg_481[1]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[2]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[3]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[4]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[5]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[6]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[6]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[7]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[7]_i_3_n_13 ;
  wire \trunc_ln5_reg_481[7]_i_4_n_13 ;
  wire \trunc_ln5_reg_481[8]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[9]_i_2_n_13 ;
  wire \trunc_ln5_reg_481[9]_i_3_n_13 ;
  wire \trunc_ln5_reg_481_reg[11]_i_3_n_13 ;
  wire \trunc_ln5_reg_481_reg[11]_i_3_n_14 ;
  wire \trunc_ln5_reg_481_reg[11]_i_3_n_15 ;
  wire \trunc_ln5_reg_481_reg[11]_i_3_n_16 ;
  wire \trunc_ln5_reg_481_reg[15]_i_5_n_16 ;
  wire we0;
  wire [12:0]zext_ln215_reg_420_pp0_iter1_reg_reg;
  wire [12:0]zext_ln215_reg_420_reg;
  wire zext_ln215_reg_420_reg0;
  wire [3:3]\NLW_modI_V_reg_430_reg[14]_i_2_CO_UNCONNECTED ;
  wire [2:2]\NLW_tmp_V_2_reg_446_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_V_2_reg_446_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln5_reg_481_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln5_reg_481_reg[15]_i_5_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h01FF)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ap_CS_fsm_pp0_stage1),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_pp0_stage0),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2AAA2A2A2AAAAAAA)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_i_2_n_13),
        .I1(icmp_ln215_reg_416),
        .I2(ap_CS_fsm_pp0_stage1),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_13));
  LUT6 #(
    .INIT(64'hEE2EE22200000000)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_13),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_13));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_13),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hA280FFFFA2800000)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(icmp_ln215_reg_416),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_exit_ready_pp0_iter1_reg_i_1_n_13),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  design_1_transmitter_0_1_transmitter_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.ADDRARDADDR(ADDRARDADDR),
        .D(D),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .add_ln215_fu_130_p2(add_ln215_fu_130_p2),
        .\ap_CS_fsm_reg[57] (Q[13:0]),
        .ap_NS_fsm123_out(ap_NS_fsm123_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_27),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_28),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_done),
        .grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .i_fu_86(i_fu_86),
        .\i_fu_86_reg[0] (\i_fu_86_reg_n_13_[0] ),
        .\i_fu_86_reg[0]_0 (\i_fu_86[12]_i_3_n_13 ),
        .\i_fu_86_reg[12] (\i_fu_86_reg_n_13_[9] ),
        .\i_fu_86_reg[12]_0 (\i_fu_86_reg_n_13_[12] ),
        .\i_fu_86_reg[12]_1 (\i_fu_86_reg_n_13_[10] ),
        .\i_fu_86_reg[12]_2 (\i_fu_86_reg_n_13_[11] ),
        .\i_fu_86_reg[4] (\i_fu_86_reg_n_13_[1] ),
        .\i_fu_86_reg[4]_0 (\i_fu_86_reg_n_13_[4] ),
        .\i_fu_86_reg[8] (\i_fu_86_reg_n_13_[6] ),
        .\i_fu_86_reg[8]_0 (\i_fu_86_reg_n_13_[8] ),
        .\i_fu_86_reg[8]_1 (\i_fu_86_reg_n_13_[5] ),
        .\i_fu_86_reg[8]_2 (\i_fu_86_reg_n_13_[7] ),
        .icmp_ln215_fu_124_p2(icmp_ln215_fu_124_p2),
        .ram_reg_0(ram_reg_0),
        .ram_reg_0_0(\i_fu_86_reg_n_13_[3] ),
        .ram_reg_0_i_20_0(ram_reg_0_i_20),
        .ram_reg_0_i_20_1(ram_reg_0_i_20_0),
        .ram_reg_3(ram_reg_3),
        .ram_reg_3_0(ram_reg_3_0),
        .ram_reg_3_1(ram_reg_3_1),
        .ram_reg_3_10(ram_reg_3_9),
        .ram_reg_3_11(ram_reg_3_10),
        .ram_reg_3_12(ram_reg_3_11),
        .ram_reg_3_13(ram_reg_3_12),
        .ram_reg_3_14(ram_reg_3_13),
        .ram_reg_3_15(ram_reg_3_14),
        .ram_reg_3_16(ram_reg_3_15),
        .ram_reg_3_17(ram_reg_3_16),
        .ram_reg_3_18(ram_reg_3_17),
        .ram_reg_3_19(ram_reg_3_18),
        .ram_reg_3_2(ram_reg_3_2),
        .ram_reg_3_20(ram_reg_3_19),
        .ram_reg_3_21(ram_reg_3_20),
        .ram_reg_3_22(ram_reg_3_21),
        .ram_reg_3_23(ram_reg_3_22),
        .ram_reg_3_24(ram_reg_3_23),
        .ram_reg_3_25(ram_reg_3_24),
        .ram_reg_3_26(ram_reg_3_25),
        .ram_reg_3_27(ram_reg_3_26),
        .ram_reg_3_28(ram_reg_3_27),
        .ram_reg_3_29(ram_reg_3_28),
        .ram_reg_3_3(ram_reg_3_3),
        .ram_reg_3_30(ram_reg_3_29),
        .ram_reg_3_31(ram_reg_3_30),
        .ram_reg_3_32(ram_reg_3_31),
        .ram_reg_3_33(ram_reg_3_32),
        .ram_reg_3_34(ram_reg_3_33),
        .ram_reg_3_4(\i_fu_86_reg_n_13_[2] ),
        .ram_reg_3_5(ram_reg_3_4),
        .ram_reg_3_6(ram_reg_3_5),
        .ram_reg_3_7(ram_reg_3_6),
        .ram_reg_3_8(ram_reg_3_7),
        .ram_reg_3_9(ram_reg_3_8),
        .zext_ln215_reg_420_reg0(zext_ln215_reg_420_reg0),
        .\zext_ln215_reg_420_reg[0] (zext_ln215_reg_420_reg[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF04CCCCCC)) 
    grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg_i_1
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln215_reg_416),
        .I4(ap_CS_fsm_pp0_stage1),
        .I5(ap_NS_fsm123_out),
        .O(ap_enable_reg_pp0_iter0_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \i_fu_86[12]_i_3 
       (.I0(\i_fu_86[12]_i_8_n_13 ),
        .I1(\i_fu_86_reg_n_13_[12] ),
        .I2(\i_fu_86_reg_n_13_[11] ),
        .I3(\i_fu_86_reg_n_13_[10] ),
        .I4(\i_fu_86_reg_n_13_[9] ),
        .I5(\i_fu_86[12]_i_9_n_13 ),
        .O(\i_fu_86[12]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \i_fu_86[12]_i_8 
       (.I0(\i_fu_86_reg_n_13_[7] ),
        .I1(\i_fu_86_reg_n_13_[8] ),
        .I2(\i_fu_86_reg_n_13_[6] ),
        .I3(\i_fu_86_reg_n_13_[5] ),
        .O(\i_fu_86[12]_i_8_n_13 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \i_fu_86[12]_i_9 
       (.I0(\i_fu_86_reg_n_13_[1] ),
        .I1(\i_fu_86_reg_n_13_[3] ),
        .I2(\i_fu_86_reg_n_13_[4] ),
        .I3(\i_fu_86_reg_n_13_[0] ),
        .I4(\i_fu_86_reg_n_13_[2] ),
        .O(\i_fu_86[12]_i_9_n_13 ));
  FDRE \i_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[0]),
        .Q(\i_fu_86_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[10]),
        .Q(\i_fu_86_reg_n_13_[10] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[11]),
        .Q(\i_fu_86_reg_n_13_[11] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[12]),
        .Q(\i_fu_86_reg_n_13_[12] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[1]),
        .Q(\i_fu_86_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[2]),
        .Q(\i_fu_86_reg_n_13_[2] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[3]),
        .Q(\i_fu_86_reg_n_13_[3] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[4]),
        .Q(\i_fu_86_reg_n_13_[4] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[5]),
        .Q(\i_fu_86_reg_n_13_[5] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[6]),
        .Q(\i_fu_86_reg_n_13_[6] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[7]),
        .Q(\i_fu_86_reg_n_13_[7] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[8]),
        .Q(\i_fu_86_reg_n_13_[8] ),
        .R(1'b0));
  FDRE \i_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(i_fu_86),
        .D(add_ln215_fu_130_p2[9]),
        .Q(\i_fu_86_reg_n_13_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \icmp_ln1040_reg_441[0]_i_1 
       (.I0(\sub_ln1049_reg_454[3]_inv_i_2_n_13 ),
        .I1(\icmp_ln1040_reg_441[0]_i_2_n_13 ),
        .I2(\icmp_ln1040_reg_441[0]_i_3_n_13 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\icmp_ln1040_reg_441_reg_n_13_[0] ),
        .O(\icmp_ln1040_reg_441[0]_i_1_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \icmp_ln1040_reg_441[0]_i_2 
       (.I0(modI_V_reg_430[1]),
        .I1(modI_V_reg_430[2]),
        .I2(\sub_ln1049_reg_454[1]_i_6_n_13 ),
        .I3(\icmp_ln1040_reg_441[0]_i_4_n_13 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(modI_V_reg_430[0]),
        .O(\icmp_ln1040_reg_441[0]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1040_reg_441[0]_i_3 
       (.I0(modI_V_reg_430[6]),
        .I1(modI_V_reg_430[5]),
        .I2(modI_V_reg_430[4]),
        .I3(modI_V_reg_430[3]),
        .O(\icmp_ln1040_reg_441[0]_i_3_n_13 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1040_reg_441[0]_i_4 
       (.I0(modI_V_reg_430[13]),
        .I1(modI_V_reg_430[14]),
        .O(\icmp_ln1040_reg_441[0]_i_4_n_13 ));
  FDRE \icmp_ln1040_reg_441_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\icmp_ln1040_reg_441_reg_n_13_[0] ),
        .Q(icmp_ln1040_reg_441_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1040_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1040_reg_441[0]_i_1_n_13 ),
        .Q(\icmp_ln1040_reg_441_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \icmp_ln215_reg_416_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln215_fu_124_p2),
        .Q(icmp_ln215_reg_416),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[11]_i_2 
       (.I0(q0[11]),
        .O(\modI_V_reg_430[11]_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[11]_i_3 
       (.I0(q0[10]),
        .O(\modI_V_reg_430[11]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[11]_i_4 
       (.I0(q0[9]),
        .O(\modI_V_reg_430[11]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[11]_i_5 
       (.I0(q0[8]),
        .O(\modI_V_reg_430[11]_i_5_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \modI_V_reg_430[14]_i_1 
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(icmp_ln215_reg_416),
        .O(modI_V_reg_4300));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[14]_i_3 
       (.I0(q0[15]),
        .O(\modI_V_reg_430[14]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[14]_i_4 
       (.I0(q0[14]),
        .O(\modI_V_reg_430[14]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[14]_i_5 
       (.I0(q0[13]),
        .O(\modI_V_reg_430[14]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[14]_i_6 
       (.I0(q0[12]),
        .O(\modI_V_reg_430[14]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[3]_i_2 
       (.I0(q0[3]),
        .O(\modI_V_reg_430[3]_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[3]_i_3 
       (.I0(q0[2]),
        .O(\modI_V_reg_430[3]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[3]_i_4 
       (.I0(q0[1]),
        .O(\modI_V_reg_430[3]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[7]_i_2 
       (.I0(q0[7]),
        .O(\modI_V_reg_430[7]_i_2_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[7]_i_3 
       (.I0(q0[6]),
        .O(\modI_V_reg_430[7]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[7]_i_4 
       (.I0(q0[5]),
        .O(\modI_V_reg_430[7]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \modI_V_reg_430[7]_i_5 
       (.I0(q0[4]),
        .O(\modI_V_reg_430[7]_i_5_n_13 ));
  FDRE \modI_V_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[0]),
        .Q(modI_V_reg_430[0]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[10] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[10]),
        .Q(modI_V_reg_430[10]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[11] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[11]),
        .Q(modI_V_reg_430[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \modI_V_reg_430_reg[11]_i_1 
       (.CI(\modI_V_reg_430_reg[7]_i_1_n_13 ),
        .CO({\modI_V_reg_430_reg[11]_i_1_n_13 ,\modI_V_reg_430_reg[11]_i_1_n_14 ,\modI_V_reg_430_reg[11]_i_1_n_15 ,\modI_V_reg_430_reg[11]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[11:8]),
        .S({\modI_V_reg_430[11]_i_2_n_13 ,\modI_V_reg_430[11]_i_3_n_13 ,\modI_V_reg_430[11]_i_4_n_13 ,\modI_V_reg_430[11]_i_5_n_13 }));
  FDRE \modI_V_reg_430_reg[12] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[12]),
        .Q(modI_V_reg_430[12]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[13] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[13]),
        .Q(modI_V_reg_430[13]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[14] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[14]),
        .Q(modI_V_reg_430[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \modI_V_reg_430_reg[14]_i_2 
       (.CI(\modI_V_reg_430_reg[11]_i_1_n_13 ),
        .CO({\NLW_modI_V_reg_430_reg[14]_i_2_CO_UNCONNECTED [3],\modI_V_reg_430_reg[14]_i_2_n_14 ,\modI_V_reg_430_reg[14]_i_2_n_15 ,\modI_V_reg_430_reg[14]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[15:12]),
        .S({\modI_V_reg_430[14]_i_3_n_13 ,\modI_V_reg_430[14]_i_4_n_13 ,\modI_V_reg_430[14]_i_5_n_13 ,\modI_V_reg_430[14]_i_6_n_13 }));
  FDRE \modI_V_reg_430_reg[15] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[15]),
        .Q(modI_V_reg_430[15]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[1]),
        .Q(modI_V_reg_430[1]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[2]),
        .Q(modI_V_reg_430[2]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[3]),
        .Q(modI_V_reg_430[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \modI_V_reg_430_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\modI_V_reg_430_reg[3]_i_1_n_13 ,\modI_V_reg_430_reg[3]_i_1_n_14 ,\modI_V_reg_430_reg[3]_i_1_n_15 ,\modI_V_reg_430_reg[3]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(p_0_in[3:0]),
        .S({\modI_V_reg_430[3]_i_2_n_13 ,\modI_V_reg_430[3]_i_3_n_13 ,\modI_V_reg_430[3]_i_4_n_13 ,q0[0]}));
  FDRE \modI_V_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[4]),
        .Q(modI_V_reg_430[4]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[5]),
        .Q(modI_V_reg_430[5]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[6]),
        .Q(modI_V_reg_430[6]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[7]),
        .Q(modI_V_reg_430[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \modI_V_reg_430_reg[7]_i_1 
       (.CI(\modI_V_reg_430_reg[3]_i_1_n_13 ),
        .CO({\modI_V_reg_430_reg[7]_i_1_n_13 ,\modI_V_reg_430_reg[7]_i_1_n_14 ,\modI_V_reg_430_reg[7]_i_1_n_15 ,\modI_V_reg_430_reg[7]_i_1_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in[7:4]),
        .S({\modI_V_reg_430[7]_i_2_n_13 ,\modI_V_reg_430[7]_i_3_n_13 ,\modI_V_reg_430[7]_i_4_n_13 ,\modI_V_reg_430[7]_i_5_n_13 }));
  FDRE \modI_V_reg_430_reg[8] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[8]),
        .Q(modI_V_reg_430[8]),
        .R(1'b0));
  FDRE \modI_V_reg_430_reg[9] 
       (.C(ap_clk),
        .CE(modI_V_reg_4300),
        .D(p_0_in[9]),
        .Q(modI_V_reg_430[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEAAA)) 
    ram_reg_0_i_1
       (.I0(we0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_ap_start_reg),
        .I3(Q[13]),
        .O(dataPulseShapedI_V_ce0));
  LUT6 #(
    .INIT(64'hFFFFAEFFAEAEAEAE)) 
    ram_reg_0_i_10__0
       (.I0(ram_reg_3_47),
        .I1(ram_reg_3_40),
        .I2(ram_reg_0_i_34__0_n_13),
        .I3(ram_reg_3_48),
        .I4(ram_reg_3_49),
        .I5(ram_reg_3_34),
        .O(\i_12_reg_5564_reg[12] [4]));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    ram_reg_0_i_11
       (.I0(ram_reg_3_44),
        .I1(ram_reg_3_45),
        .I2(ram_reg_3_34),
        .I3(ram_reg_3_46),
        .I4(ram_reg_3_40),
        .I5(ram_reg_0_i_39__0_n_13),
        .O(\i_12_reg_5564_reg[12] [3]));
  LUT5 #(
    .INIT(32'h0000FF0D)) 
    ram_reg_0_i_118
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[0]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ram_reg_3_67),
        .I4(ram_reg_0_i_50__0_0),
        .O(ram_reg_0_i_118_n_13));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    ram_reg_0_i_128
       (.I0(ram_reg_0_i_88_0),
        .I1(Q[15]),
        .I2(Q[14]),
        .I3(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[2]),
        .I4(ap_CS_fsm_state61),
        .I5(ap_CS_fsm_state62),
        .O(ram_reg_0_i_128_n_13));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    ram_reg_0_i_12__0
       (.I0(ram_reg_3_41),
        .I1(ram_reg_3_42),
        .I2(ram_reg_3_34),
        .I3(ram_reg_3_40),
        .I4(ram_reg_0_i_42_n_13),
        .I5(ram_reg_3_43),
        .O(\i_12_reg_5564_reg[12] [2]));
  LUT5 #(
    .INIT(32'h000000FE)) 
    ram_reg_0_i_138
       (.I0(ap_CS_fsm_state63),
        .I1(ap_CS_fsm_state64),
        .I2(ram_reg_0_i_161_n_13),
        .I3(ap_CS_fsm_state66),
        .I4(ap_CS_fsm_state65),
        .O(ram_reg_0_i_138_n_13));
  LUT6 #(
    .INIT(64'hFFFE0000FFFEFFFE)) 
    ram_reg_0_i_13__0
       (.I0(ap_CS_fsm_state186),
        .I1(ap_CS_fsm_state185),
        .I2(ram_reg_3_34),
        .I3(ram_reg_3_35),
        .I4(ram_reg_0_i_45_n_13),
        .I5(ram_reg_3_36),
        .O(\i_12_reg_5564_reg[12] [1]));
  LUT6 #(
    .INIT(64'hEAEEEAEEFFFFEAEE)) 
    ram_reg_0_i_14__0
       (.I0(ram_reg_3_37),
        .I1(ram_reg_3_34),
        .I2(ram_reg_3_38),
        .I3(ram_reg_3_39),
        .I4(ram_reg_3_40),
        .I5(ram_reg_0_i_50__0_n_13),
        .O(\i_12_reg_5564_reg[12] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_15
       (.I0(trunc_ln5_reg_481[3]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_16
       (.I0(trunc_ln5_reg_481[2]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[2]));
  LUT5 #(
    .INIT(32'h11101111)) 
    ram_reg_0_i_161
       (.I0(ap_CS_fsm_state62),
        .I1(ap_CS_fsm_state61),
        .I2(Q[14]),
        .I3(Q[15]),
        .I4(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[1]),
        .O(ram_reg_0_i_161_n_13));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_17
       (.I0(trunc_ln5_reg_481[1]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_18
       (.I0(trunc_ln5_reg_481[0]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[0]));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_0_i_19
       (.I0(ap_CS_fsm_pp0_stage1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[13]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_2__0
       (.I0(ram_reg_3_60[5]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[5]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[12]),
        .O(\i_12_reg_5564_reg[12] [12]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_0_i_31
       (.I0(ram_reg_3_53),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[5]),
        .I2(ram_reg_3_57),
        .O(ram_reg_0_i_31_n_13));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    ram_reg_0_i_34__0
       (.I0(ram_reg_3_63),
        .I1(ram_reg_3_67),
        .I2(ram_reg_3_62),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[4]),
        .O(ram_reg_0_i_34__0_n_13));
  LUT6 #(
    .INIT(64'h000000000000DD0D)) 
    ram_reg_0_i_39__0
       (.I0(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[3]),
        .I1(ram_reg_3_57),
        .I2(ram_reg_3_63),
        .I3(ram_reg_3_62),
        .I4(ap_CS_fsm_state83),
        .I5(ap_CS_fsm_state84),
        .O(ram_reg_0_i_39__0_n_13));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_3__0
       (.I0(ram_reg_3_60[4]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[4]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[11]),
        .O(\i_12_reg_5564_reg[12] [11]));
  LUT5 #(
    .INIT(32'hFD00FDFD)) 
    ram_reg_0_i_42
       (.I0(ram_reg_3_64),
        .I1(ap_CS_fsm_state83),
        .I2(ap_CS_fsm_state84),
        .I3(ram_reg_0_i_88_n_13),
        .I4(ram_reg_3_63),
        .O(ram_reg_0_i_42_n_13));
  LUT6 #(
    .INIT(64'hFFFF4F44FFFFFFFF)) 
    ram_reg_0_i_45
       (.I0(ram_reg_0_i_99_n_13),
        .I1(ram_reg_3_53),
        .I2(ram_reg_3_54),
        .I3(ram_reg_3_55),
        .I4(ram_reg_3_56),
        .I5(ram_reg_3_34),
        .O(ram_reg_0_i_45_n_13));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_4__0
       (.I0(ram_reg_3_60[3]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[3]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[10]),
        .O(\i_12_reg_5564_reg[12] [10]));
  LUT6 #(
    .INIT(64'h20002020AAAAAAAA)) 
    ram_reg_0_i_50__0
       (.I0(ram_reg_3_65),
        .I1(ap_CS_fsm_state74),
        .I2(ram_reg_3_66),
        .I3(ram_reg_0_i_118_n_13),
        .I4(ram_reg_3_62),
        .I5(ram_reg_3_63),
        .O(ram_reg_0_i_50__0_n_13));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_5__0
       (.I0(ram_reg_3_60[2]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[2]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[9]),
        .O(\i_12_reg_5564_reg[12] [9]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_6__0
       (.I0(ram_reg_3_60[1]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[1]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[8]),
        .O(\i_12_reg_5564_reg[12] [8]));
  LUT6 #(
    .INIT(64'hBA8ABABABA8A8A8A)) 
    ram_reg_0_i_7__0
       (.I0(ram_reg_3_60[0]),
        .I1(ram_reg_3_61),
        .I2(ram_reg_3_40),
        .I3(i_7_fu_680_reg[0]),
        .I4(Q[14]),
        .I5(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[7]),
        .O(\i_12_reg_5564_reg[12] [7]));
  LUT6 #(
    .INIT(64'h0001000000010001)) 
    ram_reg_0_i_88
       (.I0(ap_CS_fsm_state71),
        .I1(ap_CS_fsm_state72),
        .I2(ap_CS_fsm_state73),
        .I3(ap_CS_fsm_state74),
        .I4(ram_reg_0_i_128_n_13),
        .I5(ram_reg_3_62),
        .O(ram_reg_0_i_88_n_13));
  LUT6 #(
    .INIT(64'hFFFFFF40FFFFFFFF)) 
    ram_reg_0_i_8__0
       (.I0(ram_reg_3_57),
        .I1(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[6]),
        .I2(ram_reg_3_53),
        .I3(ram_reg_3_58),
        .I4(ram_reg_3_59),
        .I5(ram_reg_3_34),
        .O(\i_12_reg_5564_reg[12] [6]));
  LUT6 #(
    .INIT(64'hBF8FBF8FBF8F0000)) 
    ram_reg_0_i_99
       (.I0(ram_reg_0_i_138_n_13),
        .I1(ram_reg_3_62),
        .I2(ram_reg_3_63),
        .I3(ram_reg_0_i_45_0),
        .I4(ram_reg_0_i_45_1),
        .I5(ram_reg_0_i_45_2),
        .O(ram_reg_0_i_99_n_13));
  LUT6 #(
    .INIT(64'h00000000FFFFAEFF)) 
    ram_reg_0_i_9__0
       (.I0(ram_reg_3_49),
        .I1(ram_reg_3_50),
        .I2(ram_reg_3_51),
        .I3(ram_reg_3_34),
        .I4(ram_reg_0_i_31_n_13),
        .I5(ram_reg_3_52),
        .O(\i_12_reg_5564_reg[12] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_1
       (.I0(trunc_ln5_reg_481[7]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_2
       (.I0(trunc_ln5_reg_481[6]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_3
       (.I0(trunc_ln5_reg_481[5]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_4
       (.I0(trunc_ln5_reg_481[4]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[4]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_1
       (.I0(trunc_ln5_reg_481[11]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_2
       (.I0(trunc_ln5_reg_481[10]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_3
       (.I0(trunc_ln5_reg_481[9]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[9]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_4
       (.I0(trunc_ln5_reg_481[8]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[8]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_1
       (.I0(trunc_ln5_reg_481[15]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_2
       (.I0(trunc_ln5_reg_481[14]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_3
       (.I0(trunc_ln5_reg_481[13]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_3_i_4
       (.I0(trunc_ln5_reg_481[12]),
        .I1(icmp_ln1040_reg_441_pp0_iter2_reg),
        .O(d0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAABAAAA)) 
    \sub_ln1049_reg_454[0]_i_1 
       (.I0(\sub_ln1049_reg_454[0]_i_2_n_13 ),
        .I1(modI_V_reg_430[13]),
        .I2(modI_V_reg_430[11]),
        .I3(modI_V_reg_430[15]),
        .I4(\sub_ln1049_reg_454[0]_i_3_n_13 ),
        .I5(\sub_ln1049_reg_454[0]_i_4_n_13 ),
        .O(\sub_ln1049_reg_454[0]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFFFF3A)) 
    \sub_ln1049_reg_454[0]_i_2 
       (.I0(modI_V_reg_430[14]),
        .I1(\tmp_V_2_reg_446_reg[16]_i_2_n_13 ),
        .I2(modI_V_reg_430[15]),
        .I3(\sub_ln1049_reg_454[0]_i_5_n_13 ),
        .I4(\sub_ln1049_reg_454[0]_i_6_n_13 ),
        .O(\sub_ln1049_reg_454[0]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hAAAAEEEEAAAAFFFE)) 
    \sub_ln1049_reg_454[0]_i_3 
       (.I0(modI_V_reg_430[10]),
        .I1(modI_V_reg_430[8]),
        .I2(\sub_ln1049_reg_454[0]_i_7_n_13 ),
        .I3(modI_V_reg_430[6]),
        .I4(modI_V_reg_430[9]),
        .I5(modI_V_reg_430[7]),
        .O(\sub_ln1049_reg_454[0]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA0A0A0200)) 
    \sub_ln1049_reg_454[0]_i_4 
       (.I0(\sub_ln1049_reg_454[0]_i_8_n_13 ),
        .I1(tmp_V_fu_186_p2[5]),
        .I2(tmp_V_fu_186_p2[7]),
        .I3(\sub_ln1049_reg_454[0]_i_9_n_13 ),
        .I4(tmp_V_fu_186_p2[6]),
        .I5(tmp_V_fu_186_p2[8]),
        .O(\sub_ln1049_reg_454[0]_i_4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h04F40404)) 
    \sub_ln1049_reg_454[0]_i_5 
       (.I0(modI_V_reg_430[13]),
        .I1(modI_V_reg_430[12]),
        .I2(modI_V_reg_430[15]),
        .I3(tmp_V_fu_186_p2[15]),
        .I4(tmp_V_fu_186_p2[14]),
        .O(\sub_ln1049_reg_454[0]_i_5_n_13 ));
  LUT6 #(
    .INIT(64'h00000A0000000E00)) 
    \sub_ln1049_reg_454[0]_i_6 
       (.I0(tmp_V_fu_186_p2[12]),
        .I1(tmp_V_fu_186_p2[10]),
        .I2(tmp_V_fu_186_p2[15]),
        .I3(modI_V_reg_430[15]),
        .I4(tmp_V_fu_186_p2[13]),
        .I5(tmp_V_fu_186_p2[11]),
        .O(\sub_ln1049_reg_454[0]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0F04)) 
    \sub_ln1049_reg_454[0]_i_7 
       (.I0(modI_V_reg_430[1]),
        .I1(modI_V_reg_430[0]),
        .I2(modI_V_reg_430[3]),
        .I3(modI_V_reg_430[2]),
        .I4(modI_V_reg_430[4]),
        .I5(modI_V_reg_430[5]),
        .O(\sub_ln1049_reg_454[0]_i_7_n_13 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \sub_ln1049_reg_454[0]_i_8 
       (.I0(tmp_V_fu_186_p2[11]),
        .I1(tmp_V_fu_186_p2[13]),
        .I2(modI_V_reg_430[15]),
        .I3(tmp_V_fu_186_p2[15]),
        .I4(tmp_V_fu_186_p2[9]),
        .O(\sub_ln1049_reg_454[0]_i_8_n_13 ));
  LUT5 #(
    .INIT(32'hAEAEAFAE)) 
    \sub_ln1049_reg_454[0]_i_9 
       (.I0(tmp_V_fu_186_p2[4]),
        .I1(tmp_V_fu_186_p2[2]),
        .I2(tmp_V_fu_186_p2[3]),
        .I3(modI_V_reg_430[0]),
        .I4(tmp_V_fu_186_p2[1]),
        .O(\sub_ln1049_reg_454[0]_i_9_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0200)) 
    \sub_ln1049_reg_454[1]_i_1 
       (.I0(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ),
        .I1(tmp_V_fu_186_p2[11]),
        .I2(tmp_V_fu_186_p2[12]),
        .I3(\sub_ln1049_reg_454[1]_i_2_n_13 ),
        .I4(\sub_ln1049_reg_454[1]_i_3_n_13 ),
        .I5(\sub_ln1049_reg_454[1]_i_4_n_13 ),
        .O(\sub_ln1049_reg_454[1]_i_1_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \sub_ln1049_reg_454[1]_i_2 
       (.I0(tmp_V_fu_186_p2[10]),
        .I1(tmp_V_fu_186_p2[9]),
        .I2(tmp_V_fu_186_p2[7]),
        .I3(tmp_V_fu_186_p2[8]),
        .I4(\sub_ln1049_reg_454[1]_i_5_n_13 ),
        .O(\sub_ln1049_reg_454[1]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h4040404440404040)) 
    \sub_ln1049_reg_454[1]_i_3 
       (.I0(modI_V_reg_430[12]),
        .I1(\sub_ln1049_reg_454[1]_i_6_n_13 ),
        .I2(\sub_ln1049_reg_454[1]_i_7_n_13 ),
        .I3(modI_V_reg_430[8]),
        .I4(modI_V_reg_430[7]),
        .I5(\sub_ln1049_reg_454[1]_i_8_n_13 ),
        .O(\sub_ln1049_reg_454[1]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'hC8C8C8C8FFFFFFC8)) 
    \sub_ln1049_reg_454[1]_i_4 
       (.I0(tmp_V_fu_186_p2[13]),
        .I1(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ),
        .I2(tmp_V_fu_186_p2[14]),
        .I3(modI_V_reg_430[14]),
        .I4(modI_V_reg_430[13]),
        .I5(modI_V_reg_430[15]),
        .O(\sub_ln1049_reg_454[1]_i_4_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0302)) 
    \sub_ln1049_reg_454[1]_i_5 
       (.I0(tmp_V_fu_186_p2[2]),
        .I1(tmp_V_fu_186_p2[4]),
        .I2(tmp_V_fu_186_p2[3]),
        .I3(tmp_V_fu_186_p2[1]),
        .I4(tmp_V_fu_186_p2[6]),
        .I5(tmp_V_fu_186_p2[5]),
        .O(\sub_ln1049_reg_454[1]_i_5_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sub_ln1049_reg_454[1]_i_6 
       (.I0(modI_V_reg_430[11]),
        .I1(modI_V_reg_430[15]),
        .O(\sub_ln1049_reg_454[1]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln1049_reg_454[1]_i_7 
       (.I0(modI_V_reg_430[10]),
        .I1(modI_V_reg_430[9]),
        .O(\sub_ln1049_reg_454[1]_i_7_n_13 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    \sub_ln1049_reg_454[1]_i_8 
       (.I0(modI_V_reg_430[6]),
        .I1(modI_V_reg_430[5]),
        .I2(modI_V_reg_430[3]),
        .I3(modI_V_reg_430[4]),
        .I4(modI_V_reg_430[1]),
        .I5(modI_V_reg_430[2]),
        .O(\sub_ln1049_reg_454[1]_i_8_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFFE)) 
    \sub_ln1049_reg_454[2]_i_1 
       (.I0(\sub_ln1049_reg_454[2]_i_2_n_13 ),
        .I1(\sub_ln1049_reg_454[3]_inv_i_5_n_13 ),
        .I2(\sub_ln1049_reg_454[3]_inv_i_6_n_13 ),
        .I3(modI_V_reg_430[12]),
        .I4(modI_V_reg_430[15]),
        .I5(\sub_ln1049_reg_454[2]_i_3_n_13 ),
        .O(sub_ln1049_fu_229_p2[2]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \sub_ln1049_reg_454[2]_i_2 
       (.I0(\icmp_ln1040_reg_441[0]_i_3_n_13 ),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[8]),
        .I3(modI_V_reg_430[7]),
        .I4(modI_V_reg_430[10]),
        .I5(modI_V_reg_430[9]),
        .O(\sub_ln1049_reg_454[2]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \sub_ln1049_reg_454[2]_i_3 
       (.I0(\sub_ln1049_reg_454[3]_inv_i_3_n_13 ),
        .I1(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ),
        .I2(tmp_V_fu_186_p2[3]),
        .I3(tmp_V_fu_186_p2[4]),
        .I4(tmp_V_fu_186_p2[5]),
        .I5(tmp_V_fu_186_p2[6]),
        .O(\sub_ln1049_reg_454[2]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000000DDD)) 
    \sub_ln1049_reg_454[3]_inv_i_1 
       (.I0(\sub_ln1049_reg_454[3]_inv_i_2_n_13 ),
        .I1(modI_V_reg_430[15]),
        .I2(\sub_ln1049_reg_454[3]_inv_i_3_n_13 ),
        .I3(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ),
        .I4(\sub_ln1049_reg_454[3]_inv_i_5_n_13 ),
        .I5(\sub_ln1049_reg_454[3]_inv_i_6_n_13 ),
        .O(sub_ln1049_fu_229_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sub_ln1049_reg_454[3]_inv_i_2 
       (.I0(modI_V_reg_430[12]),
        .I1(modI_V_reg_430[8]),
        .I2(modI_V_reg_430[7]),
        .I3(modI_V_reg_430[10]),
        .I4(modI_V_reg_430[9]),
        .O(\sub_ln1049_reg_454[3]_inv_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sub_ln1049_reg_454[3]_inv_i_3 
       (.I0(tmp_V_fu_186_p2[10]),
        .I1(tmp_V_fu_186_p2[9]),
        .I2(tmp_V_fu_186_p2[8]),
        .I3(tmp_V_fu_186_p2[7]),
        .O(\sub_ln1049_reg_454[3]_inv_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \sub_ln1049_reg_454[3]_inv_i_4 
       (.I0(tmp_V_fu_186_p2[15]),
        .I1(modI_V_reg_430[15]),
        .I2(\tmp_V_2_reg_446_reg[16]_i_2_n_13 ),
        .O(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ));
  LUT6 #(
    .INIT(64'h00F0EEEE0000EEEE)) 
    \sub_ln1049_reg_454[3]_inv_i_5 
       (.I0(modI_V_reg_430[13]),
        .I1(modI_V_reg_430[14]),
        .I2(tmp_V_fu_186_p2[14]),
        .I3(tmp_V_fu_186_p2[15]),
        .I4(modI_V_reg_430[15]),
        .I5(\tmp_V_2_reg_446_reg[16]_i_2_n_13 ),
        .O(\sub_ln1049_reg_454[3]_inv_i_5_n_13 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F4F4F444)) 
    \sub_ln1049_reg_454[3]_inv_i_6 
       (.I0(modI_V_reg_430[15]),
        .I1(modI_V_reg_430[11]),
        .I2(\sub_ln1049_reg_454[3]_inv_i_4_n_13 ),
        .I3(tmp_V_fu_186_p2[13]),
        .I4(tmp_V_fu_186_p2[11]),
        .I5(tmp_V_fu_186_p2[12]),
        .O(\sub_ln1049_reg_454[3]_inv_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB0)) 
    \sub_ln1049_reg_454[4]_i_1 
       (.I0(tmp_V_fu_186_p2[15]),
        .I1(\tmp_V_2_reg_446_reg[16]_i_2_n_13 ),
        .I2(modI_V_reg_430[15]),
        .O(sub_ln1049_fu_229_p2[4]));
  FDRE \sub_ln1049_reg_454_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln1049_reg_454[0]_i_1_n_13 ),
        .Q(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .R(1'b0));
  FDRE \sub_ln1049_reg_454_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(\sub_ln1049_reg_454[1]_i_1_n_13 ),
        .Q(\sub_ln1049_reg_454_reg_n_13_[1] ),
        .R(1'b0));
  FDRE \sub_ln1049_reg_454_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln1049_fu_229_p2[2]),
        .Q(\sub_ln1049_reg_454_reg_n_13_[2] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \sub_ln1049_reg_454_reg[3]_inv 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln1049_fu_229_p2[3]),
        .Q(\sub_ln1049_reg_454_reg[3]_inv_n_13 ),
        .R(1'b0));
  FDRE \sub_ln1049_reg_454_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(sub_ln1049_fu_229_p2[4]),
        .Q(\sub_ln1049_reg_454_reg_n_13_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[10]_i_1 
       (.I0(tmp_V_fu_186_p2[10]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[10]),
        .O(tmp_V_2_fu_192_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[11]_i_1 
       (.I0(tmp_V_fu_186_p2[11]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[11]),
        .O(tmp_V_2_fu_192_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[12]_i_1 
       (.I0(tmp_V_fu_186_p2[12]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[12]),
        .O(tmp_V_2_fu_192_p3[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[12]_i_3 
       (.I0(modI_V_reg_430[12]),
        .O(\tmp_V_2_reg_446[12]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[12]_i_4 
       (.I0(modI_V_reg_430[11]),
        .O(\tmp_V_2_reg_446[12]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[12]_i_5 
       (.I0(modI_V_reg_430[10]),
        .O(\tmp_V_2_reg_446[12]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[12]_i_6 
       (.I0(modI_V_reg_430[9]),
        .O(\tmp_V_2_reg_446[12]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[13]_i_1 
       (.I0(tmp_V_fu_186_p2[13]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[13]),
        .O(tmp_V_2_fu_192_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[14]_i_1 
       (.I0(tmp_V_fu_186_p2[14]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[14]),
        .O(tmp_V_2_fu_192_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_V_2_reg_446[15]_i_1 
       (.I0(tmp_V_fu_186_p2[15]),
        .I1(modI_V_reg_430[15]),
        .O(tmp_V_2_fu_192_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_V_2_reg_446[16]_i_1 
       (.I0(modI_V_reg_430[15]),
        .I1(\tmp_V_2_reg_446_reg[16]_i_2_n_13 ),
        .O(tmp_V_2_fu_192_p3[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[16]_i_3 
       (.I0(modI_V_reg_430[15]),
        .O(\tmp_V_2_reg_446[16]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[16]_i_4 
       (.I0(modI_V_reg_430[14]),
        .O(\tmp_V_2_reg_446[16]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[16]_i_5 
       (.I0(modI_V_reg_430[13]),
        .O(\tmp_V_2_reg_446[16]_i_5_n_13 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[1]_i_1 
       (.I0(tmp_V_fu_186_p2[1]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[1]),
        .O(tmp_V_2_fu_192_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[2]_i_1 
       (.I0(tmp_V_fu_186_p2[2]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[2]),
        .O(tmp_V_2_fu_192_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[3]_i_1 
       (.I0(tmp_V_fu_186_p2[3]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[3]),
        .O(tmp_V_2_fu_192_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[4]_i_1 
       (.I0(tmp_V_fu_186_p2[4]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[4]),
        .O(tmp_V_2_fu_192_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[4]_i_3 
       (.I0(modI_V_reg_430[0]),
        .O(\tmp_V_2_reg_446[4]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[4]_i_4 
       (.I0(modI_V_reg_430[4]),
        .O(\tmp_V_2_reg_446[4]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[4]_i_5 
       (.I0(modI_V_reg_430[3]),
        .O(\tmp_V_2_reg_446[4]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[4]_i_6 
       (.I0(modI_V_reg_430[2]),
        .O(\tmp_V_2_reg_446[4]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[4]_i_7 
       (.I0(modI_V_reg_430[1]),
        .O(\tmp_V_2_reg_446[4]_i_7_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[5]_i_1 
       (.I0(tmp_V_fu_186_p2[5]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[5]),
        .O(tmp_V_2_fu_192_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[6]_i_1 
       (.I0(tmp_V_fu_186_p2[6]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[6]),
        .O(tmp_V_2_fu_192_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[7]_i_1 
       (.I0(tmp_V_fu_186_p2[7]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[7]),
        .O(tmp_V_2_fu_192_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[8]_i_1 
       (.I0(tmp_V_fu_186_p2[8]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[8]),
        .O(tmp_V_2_fu_192_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[8]_i_3 
       (.I0(modI_V_reg_430[8]),
        .O(\tmp_V_2_reg_446[8]_i_3_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[8]_i_4 
       (.I0(modI_V_reg_430[7]),
        .O(\tmp_V_2_reg_446[8]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[8]_i_5 
       (.I0(modI_V_reg_430[6]),
        .O(\tmp_V_2_reg_446[8]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_V_2_reg_446[8]_i_6 
       (.I0(modI_V_reg_430[5]),
        .O(\tmp_V_2_reg_446[8]_i_6_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_V_2_reg_446[9]_i_1 
       (.I0(tmp_V_fu_186_p2[9]),
        .I1(modI_V_reg_430[15]),
        .I2(modI_V_reg_430[9]),
        .O(tmp_V_2_fu_192_p3[9]));
  FDRE \tmp_V_2_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(modI_V_reg_430[0]),
        .Q(tmp_V_2_reg_446[0]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[10]),
        .Q(tmp_V_2_reg_446[10]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[11]),
        .Q(tmp_V_2_reg_446[11]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[12]),
        .Q(tmp_V_2_reg_446[12]),
        .R(1'b0));
  CARRY4 \tmp_V_2_reg_446_reg[12]_i_2 
       (.CI(\tmp_V_2_reg_446_reg[8]_i_2_n_13 ),
        .CO({\tmp_V_2_reg_446_reg[12]_i_2_n_13 ,\tmp_V_2_reg_446_reg[12]_i_2_n_14 ,\tmp_V_2_reg_446_reg[12]_i_2_n_15 ,\tmp_V_2_reg_446_reg[12]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_186_p2[12:9]),
        .S({\tmp_V_2_reg_446[12]_i_3_n_13 ,\tmp_V_2_reg_446[12]_i_4_n_13 ,\tmp_V_2_reg_446[12]_i_5_n_13 ,\tmp_V_2_reg_446[12]_i_6_n_13 }));
  FDRE \tmp_V_2_reg_446_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[13]),
        .Q(tmp_V_2_reg_446[13]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[14]),
        .Q(tmp_V_2_reg_446[14]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[15]),
        .Q(tmp_V_2_reg_446[15]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[16]),
        .Q(tmp_V_2_reg_446[16]),
        .R(1'b0));
  CARRY4 \tmp_V_2_reg_446_reg[16]_i_2 
       (.CI(\tmp_V_2_reg_446_reg[12]_i_2_n_13 ),
        .CO({\tmp_V_2_reg_446_reg[16]_i_2_n_13 ,\NLW_tmp_V_2_reg_446_reg[16]_i_2_CO_UNCONNECTED [2],\tmp_V_2_reg_446_reg[16]_i_2_n_15 ,\tmp_V_2_reg_446_reg[16]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_tmp_V_2_reg_446_reg[16]_i_2_O_UNCONNECTED [3],tmp_V_fu_186_p2[15:13]}),
        .S({1'b1,\tmp_V_2_reg_446[16]_i_3_n_13 ,\tmp_V_2_reg_446[16]_i_4_n_13 ,\tmp_V_2_reg_446[16]_i_5_n_13 }));
  FDRE \tmp_V_2_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[1]),
        .Q(tmp_V_2_reg_446[1]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[2]),
        .Q(tmp_V_2_reg_446[2]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[3]),
        .Q(tmp_V_2_reg_446[3]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[4]),
        .Q(tmp_V_2_reg_446[4]),
        .R(1'b0));
  CARRY4 \tmp_V_2_reg_446_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp_V_2_reg_446_reg[4]_i_2_n_13 ,\tmp_V_2_reg_446_reg[4]_i_2_n_14 ,\tmp_V_2_reg_446_reg[4]_i_2_n_15 ,\tmp_V_2_reg_446_reg[4]_i_2_n_16 }),
        .CYINIT(\tmp_V_2_reg_446[4]_i_3_n_13 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_186_p2[4:1]),
        .S({\tmp_V_2_reg_446[4]_i_4_n_13 ,\tmp_V_2_reg_446[4]_i_5_n_13 ,\tmp_V_2_reg_446[4]_i_6_n_13 ,\tmp_V_2_reg_446[4]_i_7_n_13 }));
  FDRE \tmp_V_2_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[5]),
        .Q(tmp_V_2_reg_446[5]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[6]),
        .Q(tmp_V_2_reg_446[6]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[7]),
        .Q(tmp_V_2_reg_446[7]),
        .R(1'b0));
  FDRE \tmp_V_2_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[8]),
        .Q(tmp_V_2_reg_446[8]),
        .R(1'b0));
  CARRY4 \tmp_V_2_reg_446_reg[8]_i_2 
       (.CI(\tmp_V_2_reg_446_reg[4]_i_2_n_13 ),
        .CO({\tmp_V_2_reg_446_reg[8]_i_2_n_13 ,\tmp_V_2_reg_446_reg[8]_i_2_n_14 ,\tmp_V_2_reg_446_reg[8]_i_2_n_15 ,\tmp_V_2_reg_446_reg[8]_i_2_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_V_fu_186_p2[8:5]),
        .S({\tmp_V_2_reg_446[8]_i_3_n_13 ,\tmp_V_2_reg_446[8]_i_4_n_13 ,\tmp_V_2_reg_446[8]_i_5_n_13 ,\tmp_V_2_reg_446[8]_i_6_n_13 }));
  FDRE \tmp_V_2_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(tmp_V_2_fu_192_p3[9]),
        .Q(tmp_V_2_reg_446[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005530)) 
    \trunc_ln5_reg_481[0]_i_1 
       (.I0(\trunc_ln5_reg_481[0]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I2(tmp_V_2_reg_446[1]),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I4(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I5(sub_ln1064_fu_362_p2[1]),
        .O(m_2_fu_386_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \trunc_ln5_reg_481[0]_i_2 
       (.I0(sub_ln1064_fu_362_p2[2]),
        .I1(tmp_V_2_reg_446[0]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .I3(sub_ln1064_fu_362_p2[3]),
        .O(\trunc_ln5_reg_481[0]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'h0000000000FF4747)) 
    \trunc_ln5_reg_481[10]_i_1 
       (.I0(\trunc_ln5_reg_481[11]_i_2_n_13 ),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(\trunc_ln5_reg_481[11]_i_4_n_13 ),
        .I3(\trunc_ln5_reg_481[10]_i_2_n_13 ),
        .I4(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I5(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .O(m_2_fu_386_p2[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln5_reg_481[10]_i_2 
       (.I0(\trunc_ln5_reg_481[10]_i_3_n_13 ),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(\trunc_ln5_reg_481[12]_i_3_n_13 ),
        .O(\trunc_ln5_reg_481[10]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFCFFF44FFCFFF77)) 
    \trunc_ln5_reg_481[10]_i_3 
       (.I0(tmp_V_2_reg_446[4]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(tmp_V_2_reg_446[0]),
        .I3(sub_ln1064_fu_362_p2[4]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[8]),
        .O(\trunc_ln5_reg_481[10]_i_3_n_13 ));
  LUT6 #(
    .INIT(64'h00004747000000FF)) 
    \trunc_ln5_reg_481[11]_i_1 
       (.I0(\trunc_ln5_reg_481[11]_i_2_n_13 ),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(\trunc_ln5_reg_481[11]_i_4_n_13 ),
        .I3(\trunc_ln5_reg_481[12]_i_2_n_13 ),
        .I4(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I5(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[12]));
  LUT6 #(
    .INIT(64'hFFFFCC47FFFFFF47)) 
    \trunc_ln5_reg_481[11]_i_2 
       (.I0(tmp_V_2_reg_446[1]),
        .I1(sub_ln1064_fu_362_p2[3]),
        .I2(tmp_V_2_reg_446[9]),
        .I3(sub_ln1064_fu_362_p2[2]),
        .I4(sub_ln1064_fu_362_p2[4]),
        .I5(tmp_V_2_reg_446[5]),
        .O(\trunc_ln5_reg_481[11]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFFFCC47FFFFFF47)) 
    \trunc_ln5_reg_481[11]_i_4 
       (.I0(tmp_V_2_reg_446[3]),
        .I1(sub_ln1064_fu_362_p2[3]),
        .I2(tmp_V_2_reg_446[11]),
        .I3(sub_ln1064_fu_362_p2[2]),
        .I4(sub_ln1064_fu_362_p2[4]),
        .I5(tmp_V_2_reg_446[7]),
        .O(\trunc_ln5_reg_481[11]_i_4_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln5_reg_481[11]_i_5 
       (.I0(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(\trunc_ln5_reg_481[11]_i_5_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln5_reg_481[11]_i_6 
       (.I0(\sub_ln1049_reg_454_reg_n_13_[4] ),
        .O(\trunc_ln5_reg_481[11]_i_6_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln5_reg_481[11]_i_7 
       (.I0(\sub_ln1049_reg_454_reg_n_13_[2] ),
        .O(\trunc_ln5_reg_481[11]_i_7_n_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln5_reg_481[11]_i_8 
       (.I0(\sub_ln1049_reg_454_reg_n_13_[1] ),
        .O(\trunc_ln5_reg_481[11]_i_8_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0035)) 
    \trunc_ln5_reg_481[12]_i_1 
       (.I0(\trunc_ln5_reg_481[13]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[12]_i_2_n_13 ),
        .I2(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I3(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .O(m_2_fu_386_p2[13]));
  LUT5 #(
    .INIT(32'h88BB888B)) 
    \trunc_ln5_reg_481[12]_i_2 
       (.I0(\trunc_ln5_reg_481[12]_i_3_n_13 ),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(\trunc_ln5_reg_481[14]_i_3_n_13 ),
        .I3(\trunc_ln5_reg_481[14]_i_4_n_13 ),
        .I4(sub_ln1064_fu_362_p2[2]),
        .O(\trunc_ln5_reg_481[12]_i_2_n_13 ));
  LUT6 #(
    .INIT(64'hFFF5F0F3FFF5FFF3)) 
    \trunc_ln5_reg_481[12]_i_3 
       (.I0(tmp_V_2_reg_446[2]),
        .I1(tmp_V_2_reg_446[10]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .I3(sub_ln1064_fu_362_p2[2]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[6]),
        .O(\trunc_ln5_reg_481[12]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h1310)) 
    \trunc_ln5_reg_481[13]_i_1 
       (.I0(\trunc_ln5_reg_481[13]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I2(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I3(\trunc_ln5_reg_481[14]_i_2_n_13 ),
        .O(m_2_fu_386_p2[14]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    \trunc_ln5_reg_481[13]_i_2 
       (.I0(\trunc_ln5_reg_481[11]_i_4_n_13 ),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .I3(\trunc_ln5_reg_481[15]_i_9_n_13 ),
        .O(\trunc_ln5_reg_481[13]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \trunc_ln5_reg_481[14]_i_1 
       (.I0(\trunc_ln5_reg_481[15]_i_6_n_13 ),
        .I1(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\trunc_ln5_reg_481[14]_i_2_n_13 ),
        .O(m_2_fu_386_p2[15]));
  LUT6 #(
    .INIT(64'hCECE0000CECEFF00)) 
    \trunc_ln5_reg_481[14]_i_2 
       (.I0(\trunc_ln5_reg_481[14]_i_3_n_13 ),
        .I1(\trunc_ln5_reg_481[14]_i_4_n_13 ),
        .I2(sub_ln1064_fu_362_p2[2]),
        .I3(\trunc_ln5_reg_481[15]_i_7_n_13 ),
        .I4(sub_ln1064_fu_362_p2[1]),
        .I5(sub_ln1064_fu_362_p2[4]),
        .O(\trunc_ln5_reg_481[14]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \trunc_ln5_reg_481[14]_i_3 
       (.I0(tmp_V_2_reg_446[4]),
        .I1(sub_ln1064_fu_362_p2[4]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(tmp_V_2_reg_446[12]),
        .O(\trunc_ln5_reg_481[14]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00A80008)) 
    \trunc_ln5_reg_481[14]_i_4 
       (.I0(sub_ln1064_fu_362_p2[2]),
        .I1(tmp_V_2_reg_446[8]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(sub_ln1064_fu_362_p2[4]),
        .I4(tmp_V_2_reg_446[0]),
        .O(\trunc_ln5_reg_481[14]_i_4_n_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln5_reg_481[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln1040_reg_441_reg_n_13_[0] ),
        .O(trunc_ln5_reg_4810));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln5_reg_481[15]_i_10 
       (.I0(tmp_V_2_reg_446[15]),
        .I1(tmp_V_2_reg_446[7]),
        .I2(sub_ln1064_fu_362_p2[2]),
        .I3(tmp_V_2_reg_446[3]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[11]),
        .O(\trunc_ln5_reg_481[15]_i_10_n_13 ));
  LUT5 #(
    .INIT(32'h0F0E000E)) 
    \trunc_ln5_reg_481[15]_i_2 
       (.I0(\trunc_ln5_reg_481[15]_i_3_n_13 ),
        .I1(\trunc_ln5_reg_481[15]_i_4_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .I4(\trunc_ln5_reg_481[15]_i_6_n_13 ),
        .O(m_2_fu_386_p2[16]));
  LUT6 #(
    .INIT(64'h0000444000000040)) 
    \trunc_ln5_reg_481[15]_i_3 
       (.I0(sub_ln1064_fu_362_p2[1]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(tmp_V_2_reg_446[12]),
        .I3(sub_ln1064_fu_362_p2[3]),
        .I4(sub_ln1064_fu_362_p2[4]),
        .I5(tmp_V_2_reg_446[4]),
        .O(\trunc_ln5_reg_481[15]_i_3_n_13 ));
  LUT5 #(
    .INIT(32'h220022F0)) 
    \trunc_ln5_reg_481[15]_i_4 
       (.I0(\trunc_ln5_reg_481[15]_i_7_n_13 ),
        .I1(sub_ln1064_fu_362_p2[4]),
        .I2(\trunc_ln5_reg_481[15]_i_8_n_13 ),
        .I3(sub_ln1064_fu_362_p2[1]),
        .I4(sub_ln1064_fu_362_p2[2]),
        .O(\trunc_ln5_reg_481[15]_i_4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h00AC)) 
    \trunc_ln5_reg_481[15]_i_6 
       (.I0(\trunc_ln5_reg_481[15]_i_9_n_13 ),
        .I1(\trunc_ln5_reg_481[15]_i_10_n_13 ),
        .I2(sub_ln1064_fu_362_p2[1]),
        .I3(sub_ln1064_fu_362_p2[4]),
        .O(\trunc_ln5_reg_481[15]_i_6_n_13 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln5_reg_481[15]_i_7 
       (.I0(tmp_V_2_reg_446[14]),
        .I1(tmp_V_2_reg_446[6]),
        .I2(sub_ln1064_fu_362_p2[2]),
        .I3(tmp_V_2_reg_446[2]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[10]),
        .O(\trunc_ln5_reg_481[15]_i_7_n_13 ));
  LUT5 #(
    .INIT(32'h00CCF0AA)) 
    \trunc_ln5_reg_481[15]_i_8 
       (.I0(tmp_V_2_reg_446[16]),
        .I1(tmp_V_2_reg_446[8]),
        .I2(tmp_V_2_reg_446[0]),
        .I3(sub_ln1064_fu_362_p2[4]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .O(\trunc_ln5_reg_481[15]_i_8_n_13 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \trunc_ln5_reg_481[15]_i_9 
       (.I0(tmp_V_2_reg_446[13]),
        .I1(tmp_V_2_reg_446[5]),
        .I2(sub_ln1064_fu_362_p2[2]),
        .I3(tmp_V_2_reg_446[1]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[9]),
        .O(\trunc_ln5_reg_481[15]_i_9_n_13 ));
  LUT6 #(
    .INIT(64'h00000404000000FF)) 
    \trunc_ln5_reg_481[1]_i_1 
       (.I0(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I1(tmp_V_2_reg_446[1]),
        .I2(sub_ln1064_fu_362_p2[1]),
        .I3(\trunc_ln5_reg_481[2]_i_2_n_13 ),
        .I4(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I5(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \trunc_ln5_reg_481[1]_i_2 
       (.I0(sub_ln1064_fu_362_p2[3]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .O(\trunc_ln5_reg_481[1]_i_2_n_13 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[2]_i_1 
       (.I0(\trunc_ln5_reg_481[2]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[3]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln5_reg_481[2]_i_2 
       (.I0(tmp_V_2_reg_446[0]),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .I3(sub_ln1064_fu_362_p2[2]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[2]),
        .O(\trunc_ln5_reg_481[2]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[3]_i_1 
       (.I0(\trunc_ln5_reg_481[3]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[4]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[4]));
  LUT6 #(
    .INIT(64'hFFFFFFF4FFFFFFF7)) 
    \trunc_ln5_reg_481[3]_i_2 
       (.I0(tmp_V_2_reg_446[1]),
        .I1(sub_ln1064_fu_362_p2[1]),
        .I2(sub_ln1064_fu_362_p2[4]),
        .I3(sub_ln1064_fu_362_p2[2]),
        .I4(sub_ln1064_fu_362_p2[3]),
        .I5(tmp_V_2_reg_446[3]),
        .O(\trunc_ln5_reg_481[3]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[4]_i_1 
       (.I0(\trunc_ln5_reg_481[4]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[5]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[5]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFF0000)) 
    \trunc_ln5_reg_481[4]_i_2 
       (.I0(sub_ln1064_fu_362_p2[4]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(tmp_V_2_reg_446[2]),
        .I4(sub_ln1064_fu_362_p2[1]),
        .I5(\trunc_ln5_reg_481[6]_i_3_n_13 ),
        .O(\trunc_ln5_reg_481[4]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[5]_i_1 
       (.I0(\trunc_ln5_reg_481[5]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[6]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[6]));
  LUT6 #(
    .INIT(64'hDDDDDDDD00CFCFCF)) 
    \trunc_ln5_reg_481[5]_i_2 
       (.I0(tmp_V_2_reg_446[3]),
        .I1(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I2(tmp_V_2_reg_446[5]),
        .I3(tmp_V_2_reg_446[1]),
        .I4(\trunc_ln5_reg_481[9]_i_3_n_13 ),
        .I5(sub_ln1064_fu_362_p2[1]),
        .O(\trunc_ln5_reg_481[5]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[6]_i_1 
       (.I0(\trunc_ln5_reg_481[6]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[7]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAA00CFCFCF)) 
    \trunc_ln5_reg_481[6]_i_2 
       (.I0(\trunc_ln5_reg_481[6]_i_3_n_13 ),
        .I1(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I2(tmp_V_2_reg_446[6]),
        .I3(tmp_V_2_reg_446[2]),
        .I4(\trunc_ln5_reg_481[9]_i_3_n_13 ),
        .I5(sub_ln1064_fu_362_p2[1]),
        .O(\trunc_ln5_reg_481[6]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \trunc_ln5_reg_481[6]_i_3 
       (.I0(tmp_V_2_reg_446[0]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(sub_ln1064_fu_362_p2[4]),
        .I4(tmp_V_2_reg_446[4]),
        .O(\trunc_ln5_reg_481[6]_i_3_n_13 ));
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[7]_i_1 
       (.I0(\trunc_ln5_reg_481[7]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[8]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[8]));
  LUT6 #(
    .INIT(64'h2222AAAA00F0F0F0)) 
    \trunc_ln5_reg_481[7]_i_2 
       (.I0(\trunc_ln5_reg_481[7]_i_3_n_13 ),
        .I1(tmp_V_2_reg_446[1]),
        .I2(\trunc_ln5_reg_481[7]_i_4_n_13 ),
        .I3(tmp_V_2_reg_446[3]),
        .I4(\trunc_ln5_reg_481[9]_i_3_n_13 ),
        .I5(sub_ln1064_fu_362_p2[1]),
        .O(\trunc_ln5_reg_481[7]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \trunc_ln5_reg_481[7]_i_3 
       (.I0(sub_ln1064_fu_362_p2[4]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(tmp_V_2_reg_446[5]),
        .O(\trunc_ln5_reg_481[7]_i_3_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \trunc_ln5_reg_481[7]_i_4 
       (.I0(sub_ln1064_fu_362_p2[4]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .I3(tmp_V_2_reg_446[7]),
        .O(\trunc_ln5_reg_481[7]_i_4_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[8]_i_1 
       (.I0(\trunc_ln5_reg_481[8]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[9]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[9]));
  LUT6 #(
    .INIT(64'h0BBBFFFF0BBB0000)) 
    \trunc_ln5_reg_481[8]_i_2 
       (.I0(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I1(tmp_V_2_reg_446[6]),
        .I2(tmp_V_2_reg_446[2]),
        .I3(\trunc_ln5_reg_481[9]_i_3_n_13 ),
        .I4(sub_ln1064_fu_362_p2[1]),
        .I5(\trunc_ln5_reg_481[10]_i_3_n_13 ),
        .O(\trunc_ln5_reg_481[8]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0503)) 
    \trunc_ln5_reg_481[9]_i_1 
       (.I0(\trunc_ln5_reg_481[9]_i_2_n_13 ),
        .I1(\trunc_ln5_reg_481[10]_i_2_n_13 ),
        .I2(\trunc_ln5_reg_481_reg[15]_i_5_n_16 ),
        .I3(\sub_ln1049_reg_454_reg_n_13_[0] ),
        .O(m_2_fu_386_p2[10]));
  LUT6 #(
    .INIT(64'h0BBBFFFF0BBB0000)) 
    \trunc_ln5_reg_481[9]_i_2 
       (.I0(\trunc_ln5_reg_481[1]_i_2_n_13 ),
        .I1(tmp_V_2_reg_446[7]),
        .I2(tmp_V_2_reg_446[3]),
        .I3(\trunc_ln5_reg_481[9]_i_3_n_13 ),
        .I4(sub_ln1064_fu_362_p2[1]),
        .I5(\trunc_ln5_reg_481[11]_i_2_n_13 ),
        .O(\trunc_ln5_reg_481[9]_i_2_n_13 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln5_reg_481[9]_i_3 
       (.I0(sub_ln1064_fu_362_p2[4]),
        .I1(sub_ln1064_fu_362_p2[2]),
        .I2(sub_ln1064_fu_362_p2[3]),
        .O(\trunc_ln5_reg_481[9]_i_3_n_13 ));
  FDRE \trunc_ln5_reg_481_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[1]),
        .Q(trunc_ln5_reg_481[0]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[11]),
        .Q(trunc_ln5_reg_481[10]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[11] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[12]),
        .Q(trunc_ln5_reg_481[11]),
        .R(1'b0));
  CARRY4 \trunc_ln5_reg_481_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\trunc_ln5_reg_481_reg[11]_i_3_n_13 ,\trunc_ln5_reg_481_reg[11]_i_3_n_14 ,\trunc_ln5_reg_481_reg[11]_i_3_n_15 ,\trunc_ln5_reg_481_reg[11]_i_3_n_16 }),
        .CYINIT(\trunc_ln5_reg_481[11]_i_5_n_13 ),
        .DI({\trunc_ln5_reg_481[11]_i_6_n_13 ,1'b0,\trunc_ln5_reg_481[11]_i_7_n_13 ,\trunc_ln5_reg_481[11]_i_8_n_13 }),
        .O(sub_ln1064_fu_362_p2),
        .S({\sub_ln1049_reg_454_reg_n_13_[4] ,\sub_ln1049_reg_454_reg[3]_inv_n_13 ,\sub_ln1049_reg_454_reg_n_13_[2] ,\sub_ln1049_reg_454_reg_n_13_[1] }));
  FDRE \trunc_ln5_reg_481_reg[12] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[13]),
        .Q(trunc_ln5_reg_481[12]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[13] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[14]),
        .Q(trunc_ln5_reg_481[13]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[14] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[15]),
        .Q(trunc_ln5_reg_481[14]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[15] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[16]),
        .Q(trunc_ln5_reg_481[15]),
        .R(1'b0));
  CARRY4 \trunc_ln5_reg_481_reg[15]_i_5 
       (.CI(\trunc_ln5_reg_481_reg[11]_i_3_n_13 ),
        .CO({\NLW_trunc_ln5_reg_481_reg[15]_i_5_CO_UNCONNECTED [3:1],\trunc_ln5_reg_481_reg[15]_i_5_n_16 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln5_reg_481_reg[15]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \trunc_ln5_reg_481_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[2]),
        .Q(trunc_ln5_reg_481[1]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[3]),
        .Q(trunc_ln5_reg_481[2]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[4]),
        .Q(trunc_ln5_reg_481[3]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[5]),
        .Q(trunc_ln5_reg_481[4]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[6]),
        .Q(trunc_ln5_reg_481[5]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[7]),
        .Q(trunc_ln5_reg_481[6]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[8]),
        .Q(trunc_ln5_reg_481[7]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[9]),
        .Q(trunc_ln5_reg_481[8]),
        .R(1'b0));
  FDRE \trunc_ln5_reg_481_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln5_reg_4810),
        .D(m_2_fu_386_p2[10]),
        .Q(trunc_ln5_reg_481[9]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[0]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[10]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[10]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[11]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[11]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[12]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[12]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[1]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[2]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[3]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[4]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[5]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[5]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[6]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[6]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[7]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[7]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[8]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[8]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_reg[9]),
        .Q(zext_ln215_reg_420_pp0_iter1_reg_reg[9]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[0]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[0]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[10]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[10]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[11]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[11]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[12]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[12]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[1]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[1]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[2]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[2]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[3]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[3]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[4]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[4]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[5]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[5]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[6]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[6]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[7]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[7]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[8]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[8]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_pp0_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(zext_ln215_reg_420_pp0_iter1_reg_reg[9]),
        .Q(grp_transmitter_Pipeline_VITIS_LOOP_215_10_fu_2339_real_output_address0[9]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(zext_ln215_reg_420_reg[0]),
        .R(1'b0));
  FDRE \zext_ln215_reg_420_reg[10] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[10] ),
        .Q(zext_ln215_reg_420_reg[10]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[11] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[11] ),
        .Q(zext_ln215_reg_420_reg[11]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[12] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[12] ),
        .Q(zext_ln215_reg_420_reg[12]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[1] ),
        .Q(zext_ln215_reg_420_reg[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[2] ),
        .Q(zext_ln215_reg_420_reg[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[3] ),
        .Q(zext_ln215_reg_420_reg[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[4] ),
        .Q(zext_ln215_reg_420_reg[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[5] ),
        .Q(zext_ln215_reg_420_reg[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[6] ),
        .Q(zext_ln215_reg_420_reg[6]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[7] ),
        .Q(zext_ln215_reg_420_reg[7]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[8] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[8] ),
        .Q(zext_ln215_reg_420_reg[8]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
  FDRE \zext_ln215_reg_420_reg[9] 
       (.C(ap_clk),
        .CE(zext_ln215_reg_420_reg0),
        .D(\i_fu_86_reg_n_13_[9] ),
        .Q(zext_ln215_reg_420_reg[9]),
        .R(flow_control_loop_pipe_sequential_init_U_n_27));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
