The above two files are the verilog and Testbench files for a Combinational Circuit MUX 2:1. 
