-- Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition"

-- DATE "03/10/2016 00:34:11"

-- 
-- Device: Altera 5CGXFC7C7F23C8 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PID IS
    PORT (
	i_clk : IN std_logic;
	i_rst : IN std_logic;
	i_wb_cyc : IN std_logic;
	i_wb_stb : IN std_logic;
	i_wb_we : IN std_logic;
	i_wb_adr : IN std_logic_vector(15 DOWNTO 0);
	i_wb_data : IN std_logic_vector(31 DOWNTO 0);
	o_wb_ack : BUFFER std_logic;
	o_wb_data : BUFFER std_logic_vector(31 DOWNTO 0);
	o_un : BUFFER std_logic_vector(31 DOWNTO 0);
	o_valid : BUFFER std_logic
	);
END PID;

-- Design Ports Information
-- i_wb_adr[0]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_ack	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[2]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[5]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[6]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[7]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[8]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[9]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[10]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[13]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[14]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[15]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[16]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[17]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[18]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[19]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[20]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[21]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[22]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[23]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[25]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[26]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[27]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[28]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[29]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[30]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_wb_data[31]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[0]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[4]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[5]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[7]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[10]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[11]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[13]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[16]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[17]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[18]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[19]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[20]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[21]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[22]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[23]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[24]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[25]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[26]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[27]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[28]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[29]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[30]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_un[31]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- o_valid	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_stb	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[6]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[7]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[11]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[14]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[15]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[4]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[3]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_adr[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_cyc	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_we	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_rst	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[0]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[1]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[6]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[7]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[8]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[9]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[10]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[12]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[13]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[14]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[15]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[18]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[16]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[17]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[19]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[20]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[21]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[22]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[23]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[24]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[25]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[26]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[27]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[28]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[29]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[30]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- i_wb_data[31]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PID IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_i_clk : std_logic;
SIGNAL ww_i_rst : std_logic;
SIGNAL ww_i_wb_cyc : std_logic;
SIGNAL ww_i_wb_stb : std_logic;
SIGNAL ww_i_wb_we : std_logic;
SIGNAL ww_i_wb_adr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_i_wb_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_o_wb_ack : std_logic;
SIGNAL ww_o_wb_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_o_un : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_o_valid : std_logic;
SIGNAL \i_wb_adr[0]~input_o\ : std_logic;
SIGNAL \i_wb_adr[1]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \i_wb_stb~input_o\ : std_logic;
SIGNAL \i_wb_adr[10]~input_o\ : std_logic;
SIGNAL \i_wb_adr[9]~input_o\ : std_logic;
SIGNAL \i_wb_adr[6]~input_o\ : std_logic;
SIGNAL \i_wb_adr[7]~input_o\ : std_logic;
SIGNAL \i_wb_adr[11]~input_o\ : std_logic;
SIGNAL \i_wb_adr[8]~input_o\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \i_wb_we~input_o\ : std_logic;
SIGNAL \i_wb_cyc~input_o\ : std_logic;
SIGNAL \o_wb_ack~1_combout\ : std_logic;
SIGNAL \i_clk~input_o\ : std_logic;
SIGNAL \i_clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \i_wb_adr[5]~input_o\ : std_logic;
SIGNAL \i_wb_adr[15]~input_o\ : std_logic;
SIGNAL \i_wb_adr[14]~input_o\ : std_logic;
SIGNAL \i_wb_adr[12]~input_o\ : std_logic;
SIGNAL \i_wb_adr[13]~input_o\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \i_wb_adr[4]~input_o\ : std_logic;
SIGNAL \i_wb_adr[3]~input_o\ : std_logic;
SIGNAL \i_wb_adr[2]~input_o\ : std_logic;
SIGNAL \update_esu~0_combout\ : std_logic;
SIGNAL \update_esu~1_combout\ : std_logic;
SIGNAL \adr_check~combout\ : std_logic;
SIGNAL \update_esu~2_combout\ : std_logic;
SIGNAL \state_1~24_combout\ : std_logic;
SIGNAL \i_rst~input_o\ : std_logic;
SIGNAL \i_rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \state_1.0000000010~q\ : std_logic;
SIGNAL \state_1.0000000100~q\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \Selector0~0_combout\ : std_logic;
SIGNAL \state_1.0000000001~q\ : std_logic;
SIGNAL \state_1~25_combout\ : std_logic;
SIGNAL \state_1.0000001000~q\ : std_logic;
SIGNAL \state_1.0000010000~q\ : std_logic;
SIGNAL \state_1.0000100000~q\ : std_logic;
SIGNAL \state_1.0001000000~q\ : std_logic;
SIGNAL \state_1.0010000000~q\ : std_logic;
SIGNAL \state_1.0100000000~q\ : std_logic;
SIGNAL \state_1.1000000000~q\ : std_logic;
SIGNAL \rlb~0_combout\ : std_logic;
SIGNAL \rlb~q\ : std_logic;
SIGNAL \Selector8~1_combout\ : std_logic;
SIGNAL \wla~q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \state_0~0_combout\ : std_logic;
SIGNAL \state_0~1_combout\ : std_logic;
SIGNAL \state_0~q\ : std_logic;
SIGNAL \wack~0_combout\ : std_logic;
SIGNAL \wack~1_combout\ : std_logic;
SIGNAL \wack~q\ : std_logic;
SIGNAL \update_kpd~0_combout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \rla~q\ : std_logic;
SIGNAL \o_wb_ack~0_combout\ : std_logic;
SIGNAL \o_wb_ack~2_combout\ : std_logic;
SIGNAL \a~0_combout\ : std_logic;
SIGNAL \a[31]~1_combout\ : std_logic;
SIGNAL \i_wb_data[0]~input_o\ : std_logic;
SIGNAL \kd[0]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~4_combout\ : std_logic;
SIGNAL \i_wb_data[31]~input_o\ : std_logic;
SIGNAL \RS~3_combout\ : std_logic;
SIGNAL \i_wb_data[22]~input_o\ : std_logic;
SIGNAL \i_wb_data[19]~input_o\ : std_logic;
SIGNAL \i_wb_data[20]~input_o\ : std_logic;
SIGNAL \i_wb_data[21]~input_o\ : std_logic;
SIGNAL \i_wb_data[24]~input_o\ : std_logic;
SIGNAL \i_wb_data[23]~input_o\ : std_logic;
SIGNAL \RS~1_combout\ : std_logic;
SIGNAL \i_wb_data[17]~input_o\ : std_logic;
SIGNAL \i_wb_data[13]~input_o\ : std_logic;
SIGNAL \i_wb_data[16]~input_o\ : std_logic;
SIGNAL \i_wb_data[15]~input_o\ : std_logic;
SIGNAL \i_wb_data[14]~input_o\ : std_logic;
SIGNAL \RS~0_combout\ : std_logic;
SIGNAL \i_wb_data[18]~input_o\ : std_logic;
SIGNAL \i_wb_data[26]~input_o\ : std_logic;
SIGNAL \i_wb_data[30]~input_o\ : std_logic;
SIGNAL \i_wb_data[29]~input_o\ : std_logic;
SIGNAL \i_wb_data[25]~input_o\ : std_logic;
SIGNAL \i_wb_data[27]~input_o\ : std_logic;
SIGNAL \i_wb_data[28]~input_o\ : std_logic;
SIGNAL \RS~2_combout\ : std_logic;
SIGNAL \i_wb_data[12]~input_o\ : std_logic;
SIGNAL \i_wb_data[6]~input_o\ : std_logic;
SIGNAL \i_wb_data[7]~input_o\ : std_logic;
SIGNAL \i_wb_data[10]~input_o\ : std_logic;
SIGNAL \i_wb_data[11]~input_o\ : std_logic;
SIGNAL \i_wb_data[9]~input_o\ : std_logic;
SIGNAL \i_wb_data[8]~input_o\ : std_logic;
SIGNAL \RS~6_combout\ : std_logic;
SIGNAL \i_wb_data[1]~input_o\ : std_logic;
SIGNAL \i_wb_data[3]~input_o\ : std_logic;
SIGNAL \i_wb_data[5]~input_o\ : std_logic;
SIGNAL \i_wb_data[2]~input_o\ : std_logic;
SIGNAL \i_wb_data[4]~input_o\ : std_logic;
SIGNAL \RS~5_combout\ : std_logic;
SIGNAL \RS~4_combout\ : std_logic;
SIGNAL \RS~7_combout\ : std_logic;
SIGNAL \RS~8_combout\ : std_logic;
SIGNAL \RS~q\ : std_logic;
SIGNAL \sigma[22]~0_combout\ : std_logic;
SIGNAL \a[31]~2_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \Selector160~0_combout\ : std_logic;
SIGNAL \WideOr11~combout\ : std_logic;
SIGNAL \a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \cout~q\ : std_logic;
SIGNAL \Selector161~0_combout\ : std_logic;
SIGNAL \cout~DUPLICATE_q\ : std_logic;
SIGNAL \Selector168~0_combout\ : std_logic;
SIGNAL \md_index.10~q\ : std_logic;
SIGNAL \Decoder0~2_combout\ : std_logic;
SIGNAL \Decoder0~3_combout\ : std_logic;
SIGNAL \mr[1]~2_combout\ : std_logic;
SIGNAL \err[0][0]~0_combout\ : std_logic;
SIGNAL \err[0][1]~q\ : std_logic;
SIGNAL \Selector162~0_combout\ : std_logic;
SIGNAL \start~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|stage_0_ready~feeder_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|stage_0_ready~q\ : std_logic;
SIGNAL \mr[0]~3_combout\ : std_logic;
SIGNAL \Selector167~0_combout\ : std_logic;
SIGNAL \md_index.01~q\ : std_logic;
SIGNAL \md[0]~2_combout\ : std_logic;
SIGNAL \err[1][0]~feeder_combout\ : std_logic;
SIGNAL \err[1][0]~q\ : std_logic;
SIGNAL \md[1]~3_combout\ : std_logic;
SIGNAL \err[1][1]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[1]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w1~q\ : std_logic;
SIGNAL \kp[1]~feeder_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \Decoder0~5_combout\ : std_logic;
SIGNAL \p[27]~1_combout\ : std_logic;
SIGNAL \p[27]~0_combout\ : std_logic;
SIGNAL \Selector127~0_combout\ : std_logic;
SIGNAL \Selector159~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[0]~0_combout\ : std_logic;
SIGNAL \Selector128~0_combout\ : std_logic;
SIGNAL \err[0][0]~q\ : std_logic;
SIGNAL \o_wb_data~0_combout\ : std_logic;
SIGNAL \o_wb_data~4_combout\ : std_logic;
SIGNAL \o_wb_data~1_combout\ : std_logic;
SIGNAL \o_wb_data~2_combout\ : std_logic;
SIGNAL \o_wb_data~3_combout\ : std_logic;
SIGNAL \of~0_combout\ : std_logic;
SIGNAL \Selector145~0_combout\ : std_logic;
SIGNAL \err[0][15]~q\ : std_logic;
SIGNAL \ki[12]~feeder_combout\ : std_logic;
SIGNAL \mr[12]~6_combout\ : std_logic;
SIGNAL \err[0][11]~q\ : std_logic;
SIGNAL \ki[10]~feeder_combout\ : std_logic;
SIGNAL \mr[10]~15_combout\ : std_logic;
SIGNAL \Selector158~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_2|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ : std_logic;
SIGNAL \err[0][2]~q\ : std_logic;
SIGNAL \mr[2]~8_combout\ : std_logic;
SIGNAL \kd[3]~feeder_combout\ : std_logic;
SIGNAL \mr[3]~7_combout\ : std_logic;
SIGNAL \err[0][3]~feeder_combout\ : std_logic;
SIGNAL \err[0][3]~q\ : std_logic;
SIGNAL \md[2]~14_combout\ : std_logic;
SIGNAL \err[1][2]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_2_1|Go~combout\ : std_logic;
SIGNAL \p[3]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector157~0_combout\ : std_logic;
SIGNAL \a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \md[3]~13_combout\ : std_logic;
SIGNAL \err[1][3]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_1|negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ : std_logic;
SIGNAL \Selector125~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\ : std_logic;
SIGNAL \Selector126~0_combout\ : std_logic;
SIGNAL \p[2]~DUPLICATE_q\ : std_logic;
SIGNAL \a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ : std_logic;
SIGNAL \err[0][6]~q\ : std_logic;
SIGNAL \kd[4]~feeder_combout\ : std_logic;
SIGNAL \ki[4]~feeder_combout\ : std_logic;
SIGNAL \mr[4]~10_combout\ : std_logic;
SIGNAL \err[0][4]~feeder_combout\ : std_logic;
SIGNAL \err[0][4]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ : std_logic;
SIGNAL \md[4]~12_combout\ : std_logic;
SIGNAL \err[1][4]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ : std_logic;
SIGNAL \ki[5]~feeder_combout\ : std_logic;
SIGNAL \mr[5]~9_combout\ : std_logic;
SIGNAL \Selector156~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ : std_logic;
SIGNAL \err[0][5]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_0|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ : std_logic;
SIGNAL \Selector123~0_combout\ : std_logic;
SIGNAL \p[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector155~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_5|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_0|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ : std_logic;
SIGNAL \Selector124~0_combout\ : std_logic;
SIGNAL \p[4]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_4|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\ : std_logic;
SIGNAL \md[5]~11_combout\ : std_logic;
SIGNAL \err[1][5]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_1|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout~combout\ : std_logic;
SIGNAL \mr[7]~11_combout\ : std_logic;
SIGNAL \mr[6]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_2|Go~combout\ : std_logic;
SIGNAL \md[6]~10_combout\ : std_logic;
SIGNAL \err[1][6]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_0|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ : std_logic;
SIGNAL \Selector122~0_combout\ : std_logic;
SIGNAL \a[6]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_6|P~combout\ : std_logic;
SIGNAL \Selector154~0_combout\ : std_logic;
SIGNAL \a[6]~feeder_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ : std_logic;
SIGNAL \a[7]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[1]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ : std_logic;
SIGNAL \err[0][7]~q\ : std_logic;
SIGNAL \md[7]~9_combout\ : std_logic;
SIGNAL \err[1][7]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_0|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ : std_logic;
SIGNAL \Selector121~0_combout\ : std_logic;
SIGNAL \p[7]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector153~0_combout\ : std_logic;
SIGNAL \kd[8]~feeder_combout\ : std_logic;
SIGNAL \ki[8]~feeder_combout\ : std_logic;
SIGNAL \mr[8]~14_combout\ : std_logic;
SIGNAL \pv[8]~feeder_combout\ : std_logic;
SIGNAL \Selector152~0_combout\ : std_logic;
SIGNAL \mr[9]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ : std_logic;
SIGNAL \err[0][8]~feeder_combout\ : std_logic;
SIGNAL \err[0][8]~q\ : std_logic;
SIGNAL \md[8]~8_combout\ : std_logic;
SIGNAL \err[1][8]~feeder_combout\ : std_logic;
SIGNAL \err[1][8]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_1|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ : std_logic;
SIGNAL \Selector120~0_combout\ : std_logic;
SIGNAL \p[8]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ : std_logic;
SIGNAL \pv[9]~feeder_combout\ : std_logic;
SIGNAL \Selector151~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_9|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ : std_logic;
SIGNAL \err[0][9]~feeder_combout\ : std_logic;
SIGNAL \err[0][9]~q\ : std_logic;
SIGNAL \kp[9]~feeder_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\ : std_logic;
SIGNAL \md[9]~6_combout\ : std_logic;
SIGNAL \err[1][9]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_2|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ : std_logic;
SIGNAL \Selector119~0_combout\ : std_logic;
SIGNAL \err[0][10]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ : std_logic;
SIGNAL \Selector118~0_combout\ : std_logic;
SIGNAL \Selector150~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_10|P~combout\ : std_logic;
SIGNAL \mr[11]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ : std_logic;
SIGNAL \md[10]~7_combout\ : std_logic;
SIGNAL \err[1][10]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_0|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[1]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_0|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ : std_logic;
SIGNAL \md[11]~4_combout\ : std_logic;
SIGNAL \err[1][11]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ : std_logic;
SIGNAL \Selector117~0_combout\ : std_logic;
SIGNAL \p[11]~DUPLICATE_q\ : std_logic;
SIGNAL \p[10]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_7|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ : std_logic;
SIGNAL \Selector149~0_combout\ : std_logic;
SIGNAL \err[0][12]~q\ : std_logic;
SIGNAL \kp[12]~feeder_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_9|Go~0_combout\ : std_logic;
SIGNAL \md[12]~5_combout\ : std_logic;
SIGNAL \err[1][12]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_3|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ : std_logic;
SIGNAL \Selector116~0_combout\ : std_logic;
SIGNAL \p[12]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector148~0_combout\ : std_logic;
SIGNAL \a[12]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_12|P~combout\ : std_logic;
SIGNAL \ki[13]~feeder_combout\ : std_logic;
SIGNAL \mr[13]~5_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[1]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\ : std_logic;
SIGNAL \err[0][13]~q\ : std_logic;
SIGNAL \md[13]~15_combout\ : std_logic;
SIGNAL \err[1][13]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_1|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ : std_logic;
SIGNAL \Selector115~0_combout\ : std_logic;
SIGNAL \p[13]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector147~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_13|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\ : std_logic;
SIGNAL \mr[15]~16_combout\ : std_logic;
SIGNAL \mr[14]~17_combout\ : std_logic;
SIGNAL \err[0][14]~feeder_combout\ : std_logic;
SIGNAL \err[0][14]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ : std_logic;
SIGNAL \Selector114~0_combout\ : std_logic;
SIGNAL \Selector146~0_combout\ : std_logic;
SIGNAL \a[14]~feeder_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_14|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ : std_logic;
SIGNAL \md[14]~16_combout\ : std_logic;
SIGNAL \err[1][14]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_2|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_2|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_7|Go~combout\ : std_logic;
SIGNAL \md[15]~17_combout\ : std_logic;
SIGNAL \err[1][15]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ : std_logic;
SIGNAL \Selector113~0_combout\ : std_logic;
SIGNAL \p[15]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector145~1_combout\ : std_logic;
SIGNAL \Selector145~2_combout\ : std_logic;
SIGNAL \a[15]~DUPLICATE_q\ : std_logic;
SIGNAL \of_addition[0]~0_combout\ : std_logic;
SIGNAL \of[0]~1_combout\ : std_logic;
SIGNAL \un[0]~feeder_combout\ : std_logic;
SIGNAL \un[18]~0_combout\ : std_logic;
SIGNAL \o_wb_data~5_combout\ : std_logic;
SIGNAL \o_wb_data~6_combout\ : std_logic;
SIGNAL \o_wb_data~7_combout\ : std_logic;
SIGNAL \o_wb_data~8_combout\ : std_logic;
SIGNAL \o_wb_data~9_combout\ : std_logic;
SIGNAL \o_wb_data~10_combout\ : std_logic;
SIGNAL \o_wb_data~12_combout\ : std_logic;
SIGNAL \err[1][2]~q\ : std_logic;
SIGNAL \o_wb_data~11_combout\ : std_logic;
SIGNAL \un[2]~feeder_combout\ : std_logic;
SIGNAL \o_wb_data~13_combout\ : std_logic;
SIGNAL \o_wb_data~14_combout\ : std_logic;
SIGNAL \o_wb_data~16_combout\ : std_logic;
SIGNAL \Selector77~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_10|AxorB~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_9|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_9|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_10|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_9|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_8|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_7|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[15]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_11|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_10|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_11|AxorB~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_11|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_7|carry~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_7|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_full_adder_5|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[6]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_7|AxBxCxD~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_6|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_5|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_4|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_4|carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_5|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[4]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\ : std_logic;
SIGNAL \Selector97~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ : std_logic;
SIGNAL \Selector111~0_combout\ : std_logic;
SIGNAL \p[17]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\ : std_logic;
SIGNAL \Selector110~0_combout\ : std_logic;
SIGNAL \p[18]~DUPLICATE_q\ : std_logic;
SIGNAL \a[16]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ : std_logic;
SIGNAL \Selector112~0_combout\ : std_logic;
SIGNAL \Selector144~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ : std_logic;
SIGNAL \Selector143~0_combout\ : std_logic;
SIGNAL \Selector142~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ : std_logic;
SIGNAL \Selector107~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ : std_logic;
SIGNAL \Selector108~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|Po~0_combout\ : std_logic;
SIGNAL \Selector109~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ : std_logic;
SIGNAL \Selector141~0_combout\ : std_logic;
SIGNAL \a[19]~DUPLICATE_q\ : std_logic;
SIGNAL \p[19]~DUPLICATE_q\ : std_logic;
SIGNAL \a[20]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_20|P~combout\ : std_logic;
SIGNAL \Selector140~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_10|Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ : std_logic;
SIGNAL \Selector139~0_combout\ : std_logic;
SIGNAL \Selector106~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_22|P~combout\ : std_logic;
SIGNAL \Selector138~0_combout\ : std_logic;
SIGNAL \a[21]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ : std_logic;
SIGNAL \Selector103~0_combout\ : std_logic;
SIGNAL \Selector102~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_25|P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ : std_logic;
SIGNAL \Selector105~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ : std_logic;
SIGNAL \Selector137~0_combout\ : std_logic;
SIGNAL \a[23]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector104~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_24|P~combout\ : std_logic;
SIGNAL \Selector136~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|Go~1_combout\ : std_logic;
SIGNAL \p[23]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ : std_logic;
SIGNAL \Selector135~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|Go~3_combout\ : std_logic;
SIGNAL \Selector134~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ : std_logic;
SIGNAL \Selector99~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_29|P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ : std_logic;
SIGNAL \Selector101~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_13|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ : std_logic;
SIGNAL \a[26]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_26|G~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ : std_logic;
SIGNAL \Selector133~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ : std_logic;
SIGNAL \Selector100~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_28|P~combout\ : std_logic;
SIGNAL \Selector132~0_combout\ : std_logic;
SIGNAL \a[28]~DUPLICATE_q\ : std_logic;
SIGNAL \a[27]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_1_14|Po~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ : std_logic;
SIGNAL \Selector131~0_combout\ : std_logic;
SIGNAL \Selector98~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|Go~4_combout\ : std_logic;
SIGNAL \Selector130~0_combout\ : std_logic;
SIGNAL \a[29]~DUPLICATE_q\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~5_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ : std_logic;
SIGNAL \Selector129~0_combout\ : std_logic;
SIGNAL \of~2_combout\ : std_logic;
SIGNAL \Selector77~1_combout\ : std_logic;
SIGNAL \Selector77~2_combout\ : std_logic;
SIGNAL \un[3]~feeder_combout\ : std_logic;
SIGNAL \o_wb_data~17_combout\ : std_logic;
SIGNAL \o_wb_data~15_combout\ : std_logic;
SIGNAL \o_wb_data~18_combout\ : std_logic;
SIGNAL \o_wb_data~20_combout\ : std_logic;
SIGNAL \un[4]~feeder_combout\ : std_logic;
SIGNAL \o_wb_data~21_combout\ : std_logic;
SIGNAL \o_wb_data~19_combout\ : std_logic;
SIGNAL \o_wb_data~22_combout\ : std_logic;
SIGNAL \o_wb_data~27_combout\ : std_logic;
SIGNAL \o_wb_data~26_combout\ : std_logic;
SIGNAL \o_wb_data~28_combout\ : std_logic;
SIGNAL \o_wb_data~23_combout\ : std_logic;
SIGNAL \o_wb_data~25_combout\ : std_logic;
SIGNAL \o_wb_data~24_combout\ : std_logic;
SIGNAL \o_wb_data~29_combout\ : std_logic;
SIGNAL \o_wb_data~30_combout\ : std_logic;
SIGNAL \o_wb_data~31_combout\ : std_logic;
SIGNAL \o_wb_data~32_combout\ : std_logic;
SIGNAL \o_wb_data~33_combout\ : std_logic;
SIGNAL \o_wb_data~35_combout\ : std_logic;
SIGNAL \o_wb_data~36_combout\ : std_logic;
SIGNAL \o_wb_data~34_combout\ : std_logic;
SIGNAL \o_wb_data~37_combout\ : std_logic;
SIGNAL \err[1][8]~q\ : std_logic;
SIGNAL \o_wb_data~38_combout\ : std_logic;
SIGNAL \o_wb_data~39_combout\ : std_logic;
SIGNAL \o_wb_data~40_combout\ : std_logic;
SIGNAL \o_wb_data~41_combout\ : std_logic;
SIGNAL \o_wb_data~42_combout\ : std_logic;
SIGNAL \o_wb_data~43_combout\ : std_logic;
SIGNAL \o_wb_data~44_combout\ : std_logic;
SIGNAL \o_wb_data~45_combout\ : std_logic;
SIGNAL \o_wb_data~47_combout\ : std_logic;
SIGNAL \o_wb_data~48_combout\ : std_logic;
SIGNAL \o_wb_data~46_combout\ : std_logic;
SIGNAL \o_wb_data~49_combout\ : std_logic;
SIGNAL \o_wb_data~51_combout\ : std_logic;
SIGNAL \o_wb_data~52_combout\ : std_logic;
SIGNAL \o_wb_data~50_combout\ : std_logic;
SIGNAL \o_wb_data~53_combout\ : std_logic;
SIGNAL \o_wb_data~55_combout\ : std_logic;
SIGNAL \o_wb_data~56_combout\ : std_logic;
SIGNAL \o_wb_data~54_combout\ : std_logic;
SIGNAL \o_wb_data~57_combout\ : std_logic;
SIGNAL \o_wb_data~58_combout\ : std_logic;
SIGNAL \o_wb_data~59_combout\ : std_logic;
SIGNAL \o_wb_data~60_combout\ : std_logic;
SIGNAL \o_wb_data~61_combout\ : std_logic;
SIGNAL \o_wb_data~62_combout\ : std_logic;
SIGNAL \o_wb_data~63_combout\ : std_logic;
SIGNAL \o_wb_data~64_combout\ : std_logic;
SIGNAL \o_wb_data~65_combout\ : std_logic;
SIGNAL \Mux18~1_combout\ : std_logic;
SIGNAL \o_wb_data~66_combout\ : std_logic;
SIGNAL \Mux18~0_combout\ : std_logic;
SIGNAL \o_wb_data~67_combout\ : std_logic;
SIGNAL \o_wb_data~68_combout\ : std_logic;
SIGNAL \o_wb_data~69_combout\ : std_logic;
SIGNAL \o_wb_data~70_combout\ : std_logic;
SIGNAL \o_wb_data~71_combout\ : std_logic;
SIGNAL \o_wb_data~72_combout\ : std_logic;
SIGNAL \o_wb_data~73_combout\ : std_logic;
SIGNAL \o_wb_data~74_combout\ : std_logic;
SIGNAL \o_wb_data~75_combout\ : std_logic;
SIGNAL \o_wb_data~76_combout\ : std_logic;
SIGNAL \o_wb_data~77_combout\ : std_logic;
SIGNAL \o_wb_data~78_combout\ : std_logic;
SIGNAL \o_wb_data~79_combout\ : std_logic;
SIGNAL \o_wb_data~80_combout\ : std_logic;
SIGNAL \o_wb_data~81_combout\ : std_logic;
SIGNAL \o_wb_data~82_combout\ : std_logic;
SIGNAL \o_wb_data~83_combout\ : std_logic;
SIGNAL \o_wb_data~84_combout\ : std_logic;
SIGNAL \o_wb_data~85_combout\ : std_logic;
SIGNAL \o_wb_data~86_combout\ : std_logic;
SIGNAL \o_wb_data~87_combout\ : std_logic;
SIGNAL \o_wb_data~88_combout\ : std_logic;
SIGNAL \o_wb_data~89_combout\ : std_logic;
SIGNAL \o_wb_data~90_combout\ : std_logic;
SIGNAL \o_wb_data~91_combout\ : std_logic;
SIGNAL \o_wb_data~92_combout\ : std_logic;
SIGNAL \o_wb_data~93_combout\ : std_logic;
SIGNAL \o_wb_data~94_combout\ : std_logic;
SIGNAL \o_wb_data~95_combout\ : std_logic;
SIGNAL \o_wb_data~96_combout\ : std_logic;
SIGNAL \o_wb_data~97_combout\ : std_logic;
SIGNAL \o_wb_data~98_combout\ : std_logic;
SIGNAL \o_wb_data~99_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|mr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w5\ : std_logic_vector(1 DOWNTO 0);
SIGNAL un : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w3\ : std_logic_vector(1 DOWNTO 0);
SIGNAL sigma : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w18\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|o_s\ : std_logic_vector(31 DOWNTO 0);
SIGNAL a : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w25\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \of\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w22\ : std_logic_vector(1 DOWNTO 0);
SIGNAL kpd : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|md\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w29\ : std_logic_vector(2 DOWNTO 0);
SIGNAL pv : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w21\ : std_logic_vector(2 DOWNTO 0);
SIGNAL kp : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w20\ : std_logic_vector(3 DOWNTO 0);
SIGNAL ki : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL kd : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w4\ : std_logic_vector(1 DOWNTO 0);
SIGNAL sp : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w27\ : std_logic_vector(1 DOWNTO 0);
SIGNAL p : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w9\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \adder_32bit_0|o_s\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w13\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w14\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w15\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w11\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w12\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w10\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w6\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w8\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w7\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w23\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w24\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w26\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w19\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w17\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|reg_layer_2_w16\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_i_wb_data[30]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[29]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[28]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[27]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[23]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[21]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[16]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_we~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_cyc~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[11]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[10]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_adr[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_i_wb_stb~input_o\ : std_logic;
SIGNAL \ALT_INV_start~q\ : std_logic;
SIGNAL \ALT_INV_md_index.01~q\ : std_logic;
SIGNAL \ALT_INV_md_index.10~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_AxorB~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[2]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[4]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[6]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[8]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[10]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[12]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[14]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[5]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_12|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[6]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[3]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[5]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[8]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[10]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[12]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[14]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[7]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[9]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[11]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[15]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[13]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[14]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_11|ALT_INV_cout~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[13]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[12]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[14]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_zero~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_9|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[11]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[15]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[13]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[12]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[14]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_16|ALT_INV_AxBxCxD~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[11]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[15]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[13]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_15|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[10]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[12]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[14]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_13|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[7]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[11]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[9]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[13]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_14|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[7]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[11]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[15]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[13]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[12]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[10]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[14]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_zmd[15]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_1|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[3]~10_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[5]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[7]~15_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[1]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[3]~12_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[5]~14_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[0]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[2]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[4]~11_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[6]~13_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|ALT_INV_negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[2]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[4]~9_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[0]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[2]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[4]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[6]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[8]~8_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_4|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[0]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_3|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[2]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[4]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[6]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[8]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[10]~7_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[1]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[3]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[5]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[7]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[9]~6_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[7]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[9]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[11]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[15]~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[13]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[1]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[3]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[5]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[0]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[2]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[4]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|ALT_INV_negation~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[6]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[8]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[10]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[12]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[14]~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[3]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[5]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[7]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[9]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[11]~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[3]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[5]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[7]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[9]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[11]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[13]~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_full_adder_3|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[2]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[4]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[6]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[8]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[10]~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[12]~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\ : std_logic_vector(31 DOWNTO 1);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_13|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~5_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~4_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|ALT_INV_G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|ALT_INV_G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_G~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_AxorB~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w30~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_13|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_11|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_16|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~combout\ : std_logic;
SIGNAL \ALT_INV_Selector154~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_6|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|ALT_INV_Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector146~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|ALT_INV_Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_10|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|ALT_INV_P~combout\ : std_logic;
SIGNAL \ALT_INV_Selector145~1_combout\ : std_logic;
SIGNAL \ALT_INV_Selector145~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|ALT_INV_P~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_12|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \ALT_INV_RS~7_combout\ : std_logic;
SIGNAL \ALT_INV_RS~6_combout\ : std_logic;
SIGNAL \ALT_INV_RS~5_combout\ : std_logic;
SIGNAL \ALT_INV_RS~4_combout\ : std_logic;
SIGNAL \ALT_INV_RS~3_combout\ : std_logic;
SIGNAL \ALT_INV_RS~2_combout\ : std_logic;
SIGNAL \ALT_INV_RS~1_combout\ : std_logic;
SIGNAL \ALT_INV_RS~0_combout\ : std_logic;
SIGNAL \ALT_INV_a[31]~2_combout\ : std_logic;
SIGNAL \ALT_INV_a[31]~1_combout\ : std_logic;
SIGNAL \ALT_INV_p[27]~1_combout\ : std_logic;
SIGNAL \ALT_INV_p[27]~0_combout\ : std_logic;
SIGNAL \ALT_INV_a~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_1.0001000000~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_state_1.0000001000~q\ : std_logic;
SIGNAL \ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_0~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~4_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_29|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_28|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_25|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_24|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_11|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_22|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_10|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_20|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|ALT_INV_o_s\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_14|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_13|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_10|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_9|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_2|ALT_INV_Go~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_6|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_5|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_4|ALT_INV_P~combout\ : std_logic;
SIGNAL \ALT_INV_Selector77~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~7_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~6_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~5_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~4_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_26|ALT_INV_G~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_1_13|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~3_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL ALT_INV_p : std_logic_vector(31 DOWNTO 0);
SIGNAL \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_1_14|ALT_INV_Po~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \ALT_INV_Selector77~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_1.0100000000~q\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~combout\ : std_logic;
SIGNAL \ALT_INV_state_1.0010000000~q\ : std_logic;
SIGNAL \ALT_INV_of_addition[0]~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_3|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_2|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~1_combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_A_12|ALT_INV_P~combout\ : std_logic;
SIGNAL \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~0_combout\ : std_logic;
SIGNAL \ALT_INV_of~0_combout\ : std_logic;
SIGNAL \ALT_INV_update_esu~2_combout\ : std_logic;
SIGNAL \ALT_INV_Decoder0~2_combout\ : std_logic;
SIGNAL \ALT_INV_state_1.0000100000~q\ : std_logic;
SIGNAL \ALT_INV_RS~q\ : std_logic;
SIGNAL \ALT_INV_state_1.0000010000~q\ : std_logic;
SIGNAL \ALT_INV_cout~q\ : std_logic;
SIGNAL \ALT_INV_adr_check~combout\ : std_logic;
SIGNAL \ALT_INV_state_1.0000000100~q\ : std_logic;
SIGNAL \ALT_INV_update_kpd~0_combout\ : std_logic;
SIGNAL \ALT_INV_update_esu~1_combout\ : std_logic;
SIGNAL \ALT_INV_update_esu~0_combout\ : std_logic;
SIGNAL \ALT_INV_state_1.1000000000~q\ : std_logic;
SIGNAL \ALT_INV_state_1.0000000001~q\ : std_logic;
SIGNAL \ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \ALT_INV_wla~q\ : std_logic;
SIGNAL \ALT_INV_state_0~q\ : std_logic;
SIGNAL \ALT_INV_wack~0_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~98_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~96_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~94_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~92_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~90_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~88_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~86_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~84_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~82_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~80_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~78_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~76_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~74_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~72_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~70_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~68_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~66_combout\ : std_logic;
SIGNAL \ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL ALT_INV_sp : std_logic_vector(15 DOWNTO 0);
SIGNAL ALT_INV_kd : std_logic_vector(15 DOWNTO 0);
SIGNAL ALT_INV_ki : std_logic_vector(15 DOWNTO 0);
SIGNAL ALT_INV_kp : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][15]~q\ : std_logic;
SIGNAL ALT_INV_kpd : std_logic_vector(15 DOWNTO 0);
SIGNAL ALT_INV_pv : std_logic_vector(15 DOWNTO 0);
SIGNAL \ALT_INV_o_wb_data~64_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~63_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~62_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][14]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~60_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~59_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~58_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][13]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~56_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~55_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~54_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][12]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~52_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~51_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~50_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][11]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~48_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~47_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~46_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][10]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~44_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~43_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~42_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][9]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~40_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~39_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~38_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][8]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~36_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~35_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~34_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][7]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~32_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~31_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~30_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][6]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~28_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~27_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~26_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~25_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~24_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][5]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~23_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~21_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~20_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~19_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][4]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~17_combout\ : std_logic;
SIGNAL ALT_INV_of : std_logic_vector(4 DOWNTO 0);
SIGNAL \ALT_INV_o_wb_data~16_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~15_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~13_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~12_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~11_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~9_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~8_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~7_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~5_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~4_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~3_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~2_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~1_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_data~0_combout\ : std_logic;
SIGNAL \ALT_INV_err[1][0]~q\ : std_logic;
SIGNAL \ALT_INV_o_wb_ack~1_combout\ : std_logic;
SIGNAL \ALT_INV_o_wb_ack~0_combout\ : std_logic;
SIGNAL \ALT_INV_rla~q\ : std_logic;
SIGNAL \ALT_INV_rlb~q\ : std_logic;
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_wack~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_mr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL ALT_INV_a : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_sigma : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_un : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_err[0][15]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][14]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][13]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][12]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][11]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][10]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][9]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][8]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][7]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][6]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][5]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][4]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_err[0][0]~q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[1]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[2]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[0]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[18]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[17]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[19]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[23]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[10]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[8]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[11]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[13]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_p[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_cout~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[5]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\ : std_logic;
SIGNAL \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[16]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[20]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[19]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[21]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[23]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[26]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[27]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[28]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[29]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[7]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[12]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[15]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_i_rst~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_i_wb_data[31]~input_o\ : std_logic;

BEGIN

ww_i_clk <= i_clk;
ww_i_rst <= i_rst;
ww_i_wb_cyc <= i_wb_cyc;
ww_i_wb_stb <= i_wb_stb;
ww_i_wb_we <= i_wb_we;
ww_i_wb_adr <= i_wb_adr;
ww_i_wb_data <= i_wb_data;
o_wb_ack <= ww_o_wb_ack;
o_wb_data <= ww_o_wb_data;
o_un <= ww_o_un;
o_valid <= ww_o_valid;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ALT_INV_i_wb_data[30]~input_o\ <= NOT \i_wb_data[30]~input_o\;
\ALT_INV_i_wb_data[29]~input_o\ <= NOT \i_wb_data[29]~input_o\;
\ALT_INV_i_wb_data[28]~input_o\ <= NOT \i_wb_data[28]~input_o\;
\ALT_INV_i_wb_data[27]~input_o\ <= NOT \i_wb_data[27]~input_o\;
\ALT_INV_i_wb_data[26]~input_o\ <= NOT \i_wb_data[26]~input_o\;
\ALT_INV_i_wb_data[25]~input_o\ <= NOT \i_wb_data[25]~input_o\;
\ALT_INV_i_wb_data[24]~input_o\ <= NOT \i_wb_data[24]~input_o\;
\ALT_INV_i_wb_data[23]~input_o\ <= NOT \i_wb_data[23]~input_o\;
\ALT_INV_i_wb_data[22]~input_o\ <= NOT \i_wb_data[22]~input_o\;
\ALT_INV_i_wb_data[21]~input_o\ <= NOT \i_wb_data[21]~input_o\;
\ALT_INV_i_wb_data[20]~input_o\ <= NOT \i_wb_data[20]~input_o\;
\ALT_INV_i_wb_data[19]~input_o\ <= NOT \i_wb_data[19]~input_o\;
\ALT_INV_i_wb_data[17]~input_o\ <= NOT \i_wb_data[17]~input_o\;
\ALT_INV_i_wb_data[16]~input_o\ <= NOT \i_wb_data[16]~input_o\;
\ALT_INV_i_wb_data[18]~input_o\ <= NOT \i_wb_data[18]~input_o\;
\ALT_INV_i_wb_data[15]~input_o\ <= NOT \i_wb_data[15]~input_o\;
\ALT_INV_i_wb_data[14]~input_o\ <= NOT \i_wb_data[14]~input_o\;
\ALT_INV_i_wb_data[13]~input_o\ <= NOT \i_wb_data[13]~input_o\;
\ALT_INV_i_wb_data[12]~input_o\ <= NOT \i_wb_data[12]~input_o\;
\ALT_INV_i_wb_data[11]~input_o\ <= NOT \i_wb_data[11]~input_o\;
\ALT_INV_i_wb_data[10]~input_o\ <= NOT \i_wb_data[10]~input_o\;
\ALT_INV_i_wb_data[9]~input_o\ <= NOT \i_wb_data[9]~input_o\;
\ALT_INV_i_wb_data[8]~input_o\ <= NOT \i_wb_data[8]~input_o\;
\ALT_INV_i_wb_data[7]~input_o\ <= NOT \i_wb_data[7]~input_o\;
\ALT_INV_i_wb_data[6]~input_o\ <= NOT \i_wb_data[6]~input_o\;
\ALT_INV_i_wb_data[5]~input_o\ <= NOT \i_wb_data[5]~input_o\;
\ALT_INV_i_wb_data[4]~input_o\ <= NOT \i_wb_data[4]~input_o\;
\ALT_INV_i_wb_data[3]~input_o\ <= NOT \i_wb_data[3]~input_o\;
\ALT_INV_i_wb_data[2]~input_o\ <= NOT \i_wb_data[2]~input_o\;
\ALT_INV_i_wb_data[1]~input_o\ <= NOT \i_wb_data[1]~input_o\;
\ALT_INV_i_wb_data[0]~input_o\ <= NOT \i_wb_data[0]~input_o\;
\ALT_INV_i_wb_we~input_o\ <= NOT \i_wb_we~input_o\;
\ALT_INV_i_wb_cyc~input_o\ <= NOT \i_wb_cyc~input_o\;
\ALT_INV_i_wb_adr[2]~input_o\ <= NOT \i_wb_adr[2]~input_o\;
\ALT_INV_i_wb_adr[3]~input_o\ <= NOT \i_wb_adr[3]~input_o\;
\ALT_INV_i_wb_adr[5]~input_o\ <= NOT \i_wb_adr[5]~input_o\;
\ALT_INV_i_wb_adr[4]~input_o\ <= NOT \i_wb_adr[4]~input_o\;
\ALT_INV_i_wb_adr[15]~input_o\ <= NOT \i_wb_adr[15]~input_o\;
\ALT_INV_i_wb_adr[14]~input_o\ <= NOT \i_wb_adr[14]~input_o\;
\ALT_INV_i_wb_adr[13]~input_o\ <= NOT \i_wb_adr[13]~input_o\;
\ALT_INV_i_wb_adr[12]~input_o\ <= NOT \i_wb_adr[12]~input_o\;
\ALT_INV_i_wb_adr[11]~input_o\ <= NOT \i_wb_adr[11]~input_o\;
\ALT_INV_i_wb_adr[10]~input_o\ <= NOT \i_wb_adr[10]~input_o\;
\ALT_INV_i_wb_adr[9]~input_o\ <= NOT \i_wb_adr[9]~input_o\;
\ALT_INV_i_wb_adr[8]~input_o\ <= NOT \i_wb_adr[8]~input_o\;
\ALT_INV_i_wb_adr[7]~input_o\ <= NOT \i_wb_adr[7]~input_o\;
\ALT_INV_i_wb_adr[6]~input_o\ <= NOT \i_wb_adr[6]~input_o\;
\ALT_INV_i_wb_stb~input_o\ <= NOT \i_wb_stb~input_o\;
\ALT_INV_start~q\ <= NOT \start~q\;
\ALT_INV_md_index.01~q\ <= NOT \md_index.01~q\;
\ALT_INV_md_index.10~q\ <= NOT \md_index.10~q\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_AxorB~0_combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[2]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[4]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[6]~15_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[8]~15_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[10]~15_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[12]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[14]~15_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[5]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_12|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[6]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_cout~0_combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[3]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[5]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[8]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[10]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[12]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[14]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[7]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[9]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[11]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[15]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[13]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[14]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_11|ALT_INV_cout~0_combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[15]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[13]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[12]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[14]~10_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\;
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_zero~0_combout\ <= NOT \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_9|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[11]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[15]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[13]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[12]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[14]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_16|ALT_INV_AxBxCxD~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[9]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[11]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[15]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[13]~10_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_15|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[8]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[10]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[12]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[14]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_13|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[7]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[11]~10_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[9]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[15]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[13]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_14|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[7]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[9]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[11]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[15]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[13]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[8]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[12]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[10]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[14]~10_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_zmd[15]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_1|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[3]~10_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[5]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[7]~15_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[1]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[3]~12_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[5]~14_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[0]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[2]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[4]~11_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[6]~13_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\;
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|ALT_INV_negation~0_combout\ <= NOT \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[2]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[4]~9_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[0]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[2]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[4]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[6]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[8]~8_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_4|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\;
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\ <= NOT \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[0]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_3|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[2]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[4]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[6]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[8]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[10]~7_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[1]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[3]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[5]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[7]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[9]~6_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[7]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[9]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[11]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[15]~5_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[13]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[1]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[3]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[5]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[0]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[2]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[4]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\;
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|ALT_INV_negation~0_combout\ <= NOT \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[6]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[8]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[10]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[12]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[14]~4_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[3]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[5]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[7]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[9]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[11]~3_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[3]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[5]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[7]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[9]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[11]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[13]~2_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\;
\multiplier_16x16bit_pipelined|layer_1_full_adder_3|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[2]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[4]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\;
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[6]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[8]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[10]~0_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\;
\multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[12]~1_combout\ <= NOT \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(16) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(16);
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(18) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(18);
\multiplier_16x16bit_pipelined|layer_4_half_adder_13|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(17) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(17);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(20) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(20);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(19) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(19);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(22) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(22);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(21) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(21);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(23) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(23);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(24) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(24);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(26) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(26);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(25) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(25);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(27) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(27);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(28) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(28);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~4_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~3_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(29) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(29);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(30) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(30);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~5_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~4_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(31) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(31);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~3_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|ALT_INV_G~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|ALT_INV_G~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_G~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_G~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_AxorB~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w18\(3);
\multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w18\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w18\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w18\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w17\(2);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w17\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w17\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w20\(3);
\multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w20\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w20\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w20\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w19\(2);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w19\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w19\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w30~q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w30~q\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_13|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w29\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w29\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w27\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w27\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w26\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w26\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w26\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_11|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w25\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w25\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24\(2);
\multiplier_16x16bit_pipelined|layer_4_half_adder_16|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w23\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w23\(1);
\multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w22\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w21\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w21\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w22\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(4) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(4);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(1) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(1);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(2) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(2);
\ALT_INV_Selector154~0_combout\ <= NOT \Selector154~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(6) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(6);
\multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(5) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(5);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(10) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(10);
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(9) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(9);
\multiplier_16x16bit_pipelined|layer_4_half_adder_6|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(7) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(7);
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(8) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(8);
\multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(12) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(12);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|ALT_INV_Go~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(11) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(11);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\;
\ALT_INV_Selector146~0_combout\ <= NOT \Selector146~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(14) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(14);
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|ALT_INV_Go~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_10|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(13) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(13);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\;
\ALT_INV_Selector145~1_combout\ <= NOT \Selector145~1_combout\;
\ALT_INV_Selector145~0_combout\ <= NOT \Selector145~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(15) <= NOT \multiplier_16x16bit_pipelined|adder_32bit|o_s\(15);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w9\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w7\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w8\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w8\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w5\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w6\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w1~q\;
\multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w2\(2);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w2\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w2\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w3\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w3\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w4\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\;
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w10\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1);
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|ALT_INV_P~combout\ <= NOT \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w12\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w12\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11\(2);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11\(3);
\multiplier_16x16bit_pipelined|layer_4_half_adder_12|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\;
\multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w15\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w15\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w15\(2);
\multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\;
\multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\ <= NOT \multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14\(2);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w13\(0);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w13\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2);
\ALT_INV_RS~7_combout\ <= NOT \RS~7_combout\;
\ALT_INV_RS~6_combout\ <= NOT \RS~6_combout\;
\ALT_INV_RS~5_combout\ <= NOT \RS~5_combout\;
\ALT_INV_RS~4_combout\ <= NOT \RS~4_combout\;
\ALT_INV_RS~3_combout\ <= NOT \RS~3_combout\;
\ALT_INV_RS~2_combout\ <= NOT \RS~2_combout\;
\ALT_INV_RS~1_combout\ <= NOT \RS~1_combout\;
\ALT_INV_RS~0_combout\ <= NOT \RS~0_combout\;
\ALT_INV_a[31]~2_combout\ <= NOT \a[31]~2_combout\;
\ALT_INV_a[31]~1_combout\ <= NOT \a[31]~1_combout\;
\ALT_INV_p[27]~1_combout\ <= NOT \p[27]~1_combout\;
\ALT_INV_p[27]~0_combout\ <= NOT \p[27]~0_combout\;
\ALT_INV_a~0_combout\ <= NOT \a~0_combout\;
\ALT_INV_state_1.0001000000~q\ <= NOT \state_1.0001000000~q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w0\(1);
\ALT_INV_state_1.0000001000~q\ <= NOT \state_1.0000001000~q\;
\ALT_INV_Selector8~0_combout\ <= NOT \Selector8~0_combout\;
\ALT_INV_state_0~0_combout\ <= NOT \state_0~0_combout\;
\adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~4_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_14|Go~4_combout\;
\adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~3_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\;
\adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_14|Go~2_combout\;
\adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\;
\adder_32bit_0|operator_A_29|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_29|P~combout\;
\adder_32bit_0|operator_A_28|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_28|P~combout\;
\adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\;
\adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_13|Go~0_combout\;
\adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\;
\adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~3_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_12|Go~3_combout\;
\adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\;
\adder_32bit_0|operator_B_stage_2_12|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_12|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\;
\adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_12|Go~1_combout\;
\adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\;
\adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~3_combout\ <= NOT \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\;
\adder_32bit_0|operator_A_25|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_25|P~combout\;
\adder_32bit_0|operator_A_24|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_24|P~combout\;
\adder_32bit_0|operator_C_stage_5_11|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\;
\adder_32bit_0|operator_A_22|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_22|P~combout\;
\adder_32bit_0|operator_C_stage_5_10|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_10|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_10|Po~1_combout\;
\adder_32bit_0|operator_A_20|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_20|P~combout\;
\adder_32bit_0|operator_B_stage_2_9|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_9|Po~0_combout\;
\adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_9|Go~2_combout\;
\adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_8|Po~1_combout\;
\adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\;
\adder_32bit_0|ALT_INV_o_s\(14) <= NOT \adder_32bit_0|o_s\(14);
\adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\;
\adder_32bit_0|operator_A_14|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_14|P~combout\;
\adder_32bit_0|ALT_INV_o_s\(13) <= NOT \adder_32bit_0|o_s\(13);
\adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\;
\adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\;
\adder_32bit_0|operator_A_13|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_13|P~combout\;
\adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_9|Go~0_combout\;
\adder_32bit_0|ALT_INV_o_s\(11) <= NOT \adder_32bit_0|o_s\(11);
\adder_32bit_0|ALT_INV_o_s\(10) <= NOT \adder_32bit_0|o_s\(10);
\adder_32bit_0|operator_A_10|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_10|P~combout\;
\adder_32bit_0|ALT_INV_o_s\(9) <= NOT \adder_32bit_0|o_s\(9);
\adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\;
\adder_32bit_0|operator_A_9|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_9|P~combout\;
\adder_32bit_0|ALT_INV_o_s\(8) <= NOT \adder_32bit_0|o_s\(8);
\adder_32bit_0|operator_C_stage_3_2|ALT_INV_Go~combout\ <= NOT \adder_32bit_0|operator_C_stage_3_2|Go~combout\;
\adder_32bit_0|operator_A_6|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_6|P~combout\;
\adder_32bit_0|ALT_INV_o_s\(5) <= NOT \adder_32bit_0|o_s\(5);
\adder_32bit_0|operator_A_5|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_5|P~combout\;
\adder_32bit_0|ALT_INV_o_s\(4) <= NOT \adder_32bit_0|o_s\(4);
\adder_32bit_0|operator_A_4|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_4|P~combout\;
\ALT_INV_Selector77~1_combout\ <= NOT \Selector77~1_combout\;
\adder_32bit_0|ALT_INV_o_s\(31) <= NOT \adder_32bit_0|o_s\(31);
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~7_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\;
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~6_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\;
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~5_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~5_combout\;
\adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_11|Go~1_combout\;
\adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_11|Go~0_combout\;
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~4_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\;
\adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_9|Go~1_combout\;
\adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_9|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\;
\adder_32bit_0|operator_A_26|ALT_INV_G~0_combout\ <= NOT \adder_32bit_0|operator_A_26|G~0_combout\;
\adder_32bit_0|operator_B_stage_1_13|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_13|Go~0_combout\;
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~3_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\;
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\;
\adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\;
ALT_INV_p(16) <= NOT p(16);
\adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\;
ALT_INV_p(18) <= NOT p(18);
ALT_INV_p(17) <= NOT p(17);
\adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\;
ALT_INV_p(20) <= NOT p(20);
ALT_INV_p(19) <= NOT p(19);
\adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_12|Po~0_combout\;
ALT_INV_p(22) <= NOT p(22);
ALT_INV_p(21) <= NOT p(21);
\adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_13|Po~1_combout\;
\adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\;
ALT_INV_p(23) <= NOT p(23);
ALT_INV_p(24) <= NOT p(24);
\adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\;
ALT_INV_p(26) <= NOT p(26);
ALT_INV_p(25) <= NOT p(25);
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\;
\adder_32bit_0|operator_B_stage_1_14|ALT_INV_Po~combout\ <= NOT \adder_32bit_0|operator_B_stage_1_14|Po~combout\;
ALT_INV_p(27) <= NOT p(27);
ALT_INV_p(28) <= NOT p(28);
\adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\;
ALT_INV_p(29) <= NOT p(29);
ALT_INV_p(30) <= NOT p(30);
ALT_INV_p(31) <= NOT p(31);
\ALT_INV_Selector77~0_combout\ <= NOT \Selector77~0_combout\;
\ALT_INV_state_1.0100000000~q\ <= NOT \state_1.0100000000~q\;
\adder_32bit_0|ALT_INV_o_s\(3) <= NOT \adder_32bit_0|o_s\(3);
\adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~combout\ <= NOT \adder_32bit_0|operator_C_stage_2_1|Go~combout\;
\adder_32bit_0|ALT_INV_o_s\(2) <= NOT \adder_32bit_0|o_s\(2);
\adder_32bit_0|ALT_INV_o_s\(1) <= NOT \adder_32bit_0|o_s\(1);
\ALT_INV_state_1.0010000000~q\ <= NOT \state_1.0010000000~q\;
\ALT_INV_of_addition[0]~0_combout\ <= NOT \of_addition[0]~0_combout\;
\adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\ <= NOT \adder_32bit_0|operator_C_stage_4_7|Go~combout\;
\adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_7|Go~1_combout\;
\adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_7|Go~0_combout\;
\adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_4_7|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\;
\adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\ <= NOT \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\;
\adder_32bit_0|operator_B_stage_2_3|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\;
\adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\;
\adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\;
ALT_INV_p(4) <= NOT p(4);
ALT_INV_p(3) <= NOT p(3);
\adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\;
\adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\;
ALT_INV_p(1) <= NOT p(1);
\adder_32bit_0|operator_A_2|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_2|P~combout\;
ALT_INV_p(2) <= NOT p(2);
\adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\;
ALT_INV_p(6) <= NOT p(6);
ALT_INV_p(5) <= NOT p(5);
\adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\;
\adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_5|Go~0_combout\;
\adder_32bit_0|operator_B_stage_2_6|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\;
ALT_INV_p(10) <= NOT p(10);
ALT_INV_p(9) <= NOT p(9);
ALT_INV_p(7) <= NOT p(7);
ALT_INV_p(8) <= NOT p(8);
\adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~1_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_7|Po~1_combout\;
\adder_32bit_0|operator_A_12|ALT_INV_P~combout\ <= NOT \adder_32bit_0|operator_A_12|P~combout\;
ALT_INV_p(12) <= NOT p(12);
ALT_INV_p(11) <= NOT p(11);
\adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~0_combout\ <= NOT \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\;
ALT_INV_p(14) <= NOT p(14);
ALT_INV_p(13) <= NOT p(13);
ALT_INV_p(15) <= NOT p(15);
\ALT_INV_of~0_combout\ <= NOT \of~0_combout\;
\ALT_INV_update_esu~2_combout\ <= NOT \update_esu~2_combout\;
\ALT_INV_Decoder0~2_combout\ <= NOT \Decoder0~2_combout\;
\ALT_INV_state_1.0000100000~q\ <= NOT \state_1.0000100000~q\;
\ALT_INV_RS~q\ <= NOT \RS~q\;
\ALT_INV_state_1.0000010000~q\ <= NOT \state_1.0000010000~q\;
\adder_32bit_0|ALT_INV_o_s\(0) <= NOT \adder_32bit_0|o_s\(0);
ALT_INV_p(0) <= NOT p(0);
\ALT_INV_cout~q\ <= NOT \cout~q\;
\ALT_INV_adr_check~combout\ <= NOT \adr_check~combout\;
\ALT_INV_state_1.0000000100~q\ <= NOT \state_1.0000000100~q\;
\ALT_INV_update_kpd~0_combout\ <= NOT \update_kpd~0_combout\;
\ALT_INV_update_esu~1_combout\ <= NOT \update_esu~1_combout\;
\ALT_INV_update_esu~0_combout\ <= NOT \update_esu~0_combout\;
\ALT_INV_state_1.1000000000~q\ <= NOT \state_1.1000000000~q\;
\ALT_INV_state_1.0000000001~q\ <= NOT \state_1.0000000001~q\;
\ALT_INV_Mux0~0_combout\ <= NOT \Mux0~0_combout\;
\ALT_INV_wla~q\ <= NOT \wla~q\;
\ALT_INV_state_0~q\ <= NOT \state_0~q\;
\ALT_INV_wack~0_combout\ <= NOT \wack~0_combout\;
\ALT_INV_o_wb_data~98_combout\ <= NOT \o_wb_data~98_combout\;
\ALT_INV_o_wb_data~96_combout\ <= NOT \o_wb_data~96_combout\;
\ALT_INV_o_wb_data~94_combout\ <= NOT \o_wb_data~94_combout\;
\ALT_INV_o_wb_data~92_combout\ <= NOT \o_wb_data~92_combout\;
\ALT_INV_o_wb_data~90_combout\ <= NOT \o_wb_data~90_combout\;
\ALT_INV_o_wb_data~88_combout\ <= NOT \o_wb_data~88_combout\;
\ALT_INV_o_wb_data~86_combout\ <= NOT \o_wb_data~86_combout\;
\ALT_INV_o_wb_data~84_combout\ <= NOT \o_wb_data~84_combout\;
\ALT_INV_o_wb_data~82_combout\ <= NOT \o_wb_data~82_combout\;
\ALT_INV_o_wb_data~80_combout\ <= NOT \o_wb_data~80_combout\;
\ALT_INV_o_wb_data~78_combout\ <= NOT \o_wb_data~78_combout\;
\ALT_INV_o_wb_data~76_combout\ <= NOT \o_wb_data~76_combout\;
\ALT_INV_o_wb_data~74_combout\ <= NOT \o_wb_data~74_combout\;
\ALT_INV_o_wb_data~72_combout\ <= NOT \o_wb_data~72_combout\;
\ALT_INV_o_wb_data~70_combout\ <= NOT \o_wb_data~70_combout\;
\ALT_INV_o_wb_data~68_combout\ <= NOT \o_wb_data~68_combout\;
\ALT_INV_o_wb_data~66_combout\ <= NOT \o_wb_data~66_combout\;
\ALT_INV_Mux18~1_combout\ <= NOT \Mux18~1_combout\;
ALT_INV_sp(15) <= NOT sp(15);
ALT_INV_kd(15) <= NOT kd(15);
ALT_INV_ki(15) <= NOT ki(15);
ALT_INV_kp(15) <= NOT kp(15);
\ALT_INV_Mux18~0_combout\ <= NOT \Mux18~0_combout\;
\ALT_INV_err[1][15]~q\ <= NOT \err[1][15]~q\;
ALT_INV_kpd(15) <= NOT kpd(15);
ALT_INV_pv(15) <= NOT pv(15);
\ALT_INV_o_wb_data~64_combout\ <= NOT \o_wb_data~64_combout\;
\ALT_INV_o_wb_data~63_combout\ <= NOT \o_wb_data~63_combout\;
ALT_INV_sp(14) <= NOT sp(14);
ALT_INV_kd(14) <= NOT kd(14);
ALT_INV_ki(14) <= NOT ki(14);
ALT_INV_kp(14) <= NOT kp(14);
\ALT_INV_o_wb_data~62_combout\ <= NOT \o_wb_data~62_combout\;
\ALT_INV_err[1][14]~q\ <= NOT \err[1][14]~q\;
ALT_INV_kpd(14) <= NOT kpd(14);
ALT_INV_pv(14) <= NOT pv(14);
\ALT_INV_o_wb_data~60_combout\ <= NOT \o_wb_data~60_combout\;
\ALT_INV_o_wb_data~59_combout\ <= NOT \o_wb_data~59_combout\;
ALT_INV_sp(13) <= NOT sp(13);
ALT_INV_kd(13) <= NOT kd(13);
ALT_INV_ki(13) <= NOT ki(13);
ALT_INV_kp(13) <= NOT kp(13);
\ALT_INV_o_wb_data~58_combout\ <= NOT \o_wb_data~58_combout\;
\ALT_INV_err[1][13]~q\ <= NOT \err[1][13]~q\;
ALT_INV_kpd(13) <= NOT kpd(13);
ALT_INV_pv(13) <= NOT pv(13);
\ALT_INV_o_wb_data~56_combout\ <= NOT \o_wb_data~56_combout\;
\ALT_INV_o_wb_data~55_combout\ <= NOT \o_wb_data~55_combout\;
ALT_INV_sp(12) <= NOT sp(12);
ALT_INV_kd(12) <= NOT kd(12);
ALT_INV_ki(12) <= NOT ki(12);
ALT_INV_kp(12) <= NOT kp(12);
\ALT_INV_o_wb_data~54_combout\ <= NOT \o_wb_data~54_combout\;
\ALT_INV_err[1][12]~q\ <= NOT \err[1][12]~q\;
ALT_INV_kpd(12) <= NOT kpd(12);
ALT_INV_pv(12) <= NOT pv(12);
\ALT_INV_o_wb_data~52_combout\ <= NOT \o_wb_data~52_combout\;
\ALT_INV_o_wb_data~51_combout\ <= NOT \o_wb_data~51_combout\;
ALT_INV_sp(11) <= NOT sp(11);
ALT_INV_kd(11) <= NOT kd(11);
ALT_INV_ki(11) <= NOT ki(11);
ALT_INV_kp(11) <= NOT kp(11);
\ALT_INV_o_wb_data~50_combout\ <= NOT \o_wb_data~50_combout\;
\ALT_INV_err[1][11]~q\ <= NOT \err[1][11]~q\;
ALT_INV_kpd(11) <= NOT kpd(11);
ALT_INV_pv(11) <= NOT pv(11);
\ALT_INV_o_wb_data~48_combout\ <= NOT \o_wb_data~48_combout\;
\ALT_INV_o_wb_data~47_combout\ <= NOT \o_wb_data~47_combout\;
ALT_INV_sp(10) <= NOT sp(10);
ALT_INV_kd(10) <= NOT kd(10);
ALT_INV_ki(10) <= NOT ki(10);
ALT_INV_kp(10) <= NOT kp(10);
\ALT_INV_o_wb_data~46_combout\ <= NOT \o_wb_data~46_combout\;
\ALT_INV_err[1][10]~q\ <= NOT \err[1][10]~q\;
ALT_INV_kpd(10) <= NOT kpd(10);
ALT_INV_pv(10) <= NOT pv(10);
\ALT_INV_o_wb_data~44_combout\ <= NOT \o_wb_data~44_combout\;
\ALT_INV_o_wb_data~43_combout\ <= NOT \o_wb_data~43_combout\;
ALT_INV_sp(9) <= NOT sp(9);
ALT_INV_kd(9) <= NOT kd(9);
ALT_INV_ki(9) <= NOT ki(9);
ALT_INV_kp(9) <= NOT kp(9);
\ALT_INV_o_wb_data~42_combout\ <= NOT \o_wb_data~42_combout\;
\ALT_INV_err[1][9]~q\ <= NOT \err[1][9]~q\;
ALT_INV_kpd(9) <= NOT kpd(9);
ALT_INV_pv(9) <= NOT pv(9);
\ALT_INV_o_wb_data~40_combout\ <= NOT \o_wb_data~40_combout\;
\ALT_INV_o_wb_data~39_combout\ <= NOT \o_wb_data~39_combout\;
ALT_INV_sp(8) <= NOT sp(8);
ALT_INV_kd(8) <= NOT kd(8);
ALT_INV_ki(8) <= NOT ki(8);
ALT_INV_kp(8) <= NOT kp(8);
\ALT_INV_o_wb_data~38_combout\ <= NOT \o_wb_data~38_combout\;
\ALT_INV_err[1][8]~q\ <= NOT \err[1][8]~q\;
ALT_INV_kpd(8) <= NOT kpd(8);
ALT_INV_pv(8) <= NOT pv(8);
\ALT_INV_o_wb_data~36_combout\ <= NOT \o_wb_data~36_combout\;
\ALT_INV_o_wb_data~35_combout\ <= NOT \o_wb_data~35_combout\;
ALT_INV_sp(7) <= NOT sp(7);
ALT_INV_kd(7) <= NOT kd(7);
ALT_INV_ki(7) <= NOT ki(7);
ALT_INV_kp(7) <= NOT kp(7);
\ALT_INV_o_wb_data~34_combout\ <= NOT \o_wb_data~34_combout\;
\ALT_INV_err[1][7]~q\ <= NOT \err[1][7]~q\;
ALT_INV_kpd(7) <= NOT kpd(7);
ALT_INV_pv(7) <= NOT pv(7);
\ALT_INV_o_wb_data~32_combout\ <= NOT \o_wb_data~32_combout\;
\ALT_INV_o_wb_data~31_combout\ <= NOT \o_wb_data~31_combout\;
ALT_INV_sp(6) <= NOT sp(6);
ALT_INV_kd(6) <= NOT kd(6);
ALT_INV_ki(6) <= NOT ki(6);
ALT_INV_kp(6) <= NOT kp(6);
\ALT_INV_o_wb_data~30_combout\ <= NOT \o_wb_data~30_combout\;
\ALT_INV_err[1][6]~q\ <= NOT \err[1][6]~q\;
ALT_INV_kpd(6) <= NOT kpd(6);
ALT_INV_pv(6) <= NOT pv(6);
\ALT_INV_o_wb_data~28_combout\ <= NOT \o_wb_data~28_combout\;
\ALT_INV_o_wb_data~27_combout\ <= NOT \o_wb_data~27_combout\;
ALT_INV_sp(5) <= NOT sp(5);
ALT_INV_kd(5) <= NOT kd(5);
ALT_INV_ki(5) <= NOT ki(5);
ALT_INV_kp(5) <= NOT kp(5);
\ALT_INV_o_wb_data~26_combout\ <= NOT \o_wb_data~26_combout\;
\ALT_INV_o_wb_data~25_combout\ <= NOT \o_wb_data~25_combout\;
\ALT_INV_o_wb_data~24_combout\ <= NOT \o_wb_data~24_combout\;
\ALT_INV_err[1][5]~q\ <= NOT \err[1][5]~q\;
ALT_INV_kpd(5) <= NOT kpd(5);
ALT_INV_pv(5) <= NOT pv(5);
\ALT_INV_o_wb_data~23_combout\ <= NOT \o_wb_data~23_combout\;
\ALT_INV_o_wb_data~21_combout\ <= NOT \o_wb_data~21_combout\;
\ALT_INV_o_wb_data~20_combout\ <= NOT \o_wb_data~20_combout\;
ALT_INV_sp(4) <= NOT sp(4);
ALT_INV_kd(4) <= NOT kd(4);
ALT_INV_ki(4) <= NOT ki(4);
ALT_INV_kp(4) <= NOT kp(4);
\ALT_INV_o_wb_data~19_combout\ <= NOT \o_wb_data~19_combout\;
\ALT_INV_err[1][4]~q\ <= NOT \err[1][4]~q\;
ALT_INV_kpd(4) <= NOT kpd(4);
ALT_INV_pv(4) <= NOT pv(4);
\ALT_INV_o_wb_data~17_combout\ <= NOT \o_wb_data~17_combout\;
ALT_INV_of(3) <= NOT \of\(3);
\ALT_INV_o_wb_data~16_combout\ <= NOT \o_wb_data~16_combout\;
ALT_INV_sp(3) <= NOT sp(3);
ALT_INV_kd(3) <= NOT kd(3);
ALT_INV_ki(3) <= NOT ki(3);
ALT_INV_kp(3) <= NOT kp(3);
\ALT_INV_o_wb_data~15_combout\ <= NOT \o_wb_data~15_combout\;
\ALT_INV_err[1][3]~q\ <= NOT \err[1][3]~q\;
ALT_INV_kpd(3) <= NOT kpd(3);
ALT_INV_pv(3) <= NOT pv(3);
\ALT_INV_o_wb_data~13_combout\ <= NOT \o_wb_data~13_combout\;
\ALT_INV_o_wb_data~12_combout\ <= NOT \o_wb_data~12_combout\;
ALT_INV_sp(2) <= NOT sp(2);
ALT_INV_kd(2) <= NOT kd(2);
ALT_INV_ki(2) <= NOT ki(2);
ALT_INV_kp(2) <= NOT kp(2);
\ALT_INV_o_wb_data~11_combout\ <= NOT \o_wb_data~11_combout\;
\ALT_INV_err[1][2]~q\ <= NOT \err[1][2]~q\;
ALT_INV_kpd(2) <= NOT kpd(2);
ALT_INV_pv(2) <= NOT pv(2);
\ALT_INV_o_wb_data~9_combout\ <= NOT \o_wb_data~9_combout\;
\ALT_INV_o_wb_data~8_combout\ <= NOT \o_wb_data~8_combout\;
ALT_INV_sp(1) <= NOT sp(1);
ALT_INV_kd(1) <= NOT kd(1);
ALT_INV_ki(1) <= NOT ki(1);
ALT_INV_kp(1) <= NOT kp(1);
\ALT_INV_o_wb_data~7_combout\ <= NOT \o_wb_data~7_combout\;
\ALT_INV_err[1][1]~q\ <= NOT \err[1][1]~q\;
ALT_INV_kpd(1) <= NOT kpd(1);
ALT_INV_pv(1) <= NOT pv(1);
\ALT_INV_o_wb_data~5_combout\ <= NOT \o_wb_data~5_combout\;
ALT_INV_of(0) <= NOT \of\(0);
\ALT_INV_o_wb_data~4_combout\ <= NOT \o_wb_data~4_combout\;
ALT_INV_sp(0) <= NOT sp(0);
ALT_INV_kd(0) <= NOT kd(0);
ALT_INV_ki(0) <= NOT ki(0);
ALT_INV_kp(0) <= NOT kp(0);
\ALT_INV_o_wb_data~3_combout\ <= NOT \o_wb_data~3_combout\;
\ALT_INV_o_wb_data~2_combout\ <= NOT \o_wb_data~2_combout\;
\ALT_INV_o_wb_data~1_combout\ <= NOT \o_wb_data~1_combout\;
\ALT_INV_o_wb_data~0_combout\ <= NOT \o_wb_data~0_combout\;
\ALT_INV_err[1][0]~q\ <= NOT \err[1][0]~q\;
ALT_INV_kpd(0) <= NOT kpd(0);
ALT_INV_pv(0) <= NOT pv(0);
\ALT_INV_o_wb_ack~1_combout\ <= NOT \o_wb_ack~1_combout\;
\ALT_INV_o_wb_ack~0_combout\ <= NOT \o_wb_ack~0_combout\;
\ALT_INV_rla~q\ <= NOT \rla~q\;
\ALT_INV_rlb~q\ <= NOT \rlb~q\;
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
\ALT_INV_wack~q\ <= NOT \wack~q\;
\multiplier_16x16bit_pipelined|ALT_INV_md\(15) <= NOT \multiplier_16x16bit_pipelined|md\(15);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(14) <= NOT \multiplier_16x16bit_pipelined|mr\(14);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(15) <= NOT \multiplier_16x16bit_pipelined|mr\(15);
\multiplier_16x16bit_pipelined|ALT_INV_md\(14) <= NOT \multiplier_16x16bit_pipelined|md\(14);
\multiplier_16x16bit_pipelined|ALT_INV_md\(13) <= NOT \multiplier_16x16bit_pipelined|md\(13);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(10) <= NOT \multiplier_16x16bit_pipelined|mr\(10);
\multiplier_16x16bit_pipelined|ALT_INV_md\(2) <= NOT \multiplier_16x16bit_pipelined|md\(2);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(8) <= NOT \multiplier_16x16bit_pipelined|mr\(8);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(9) <= NOT \multiplier_16x16bit_pipelined|mr\(9);
\multiplier_16x16bit_pipelined|ALT_INV_md\(3) <= NOT \multiplier_16x16bit_pipelined|md\(3);
\multiplier_16x16bit_pipelined|ALT_INV_md\(4) <= NOT \multiplier_16x16bit_pipelined|md\(4);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(6) <= NOT \multiplier_16x16bit_pipelined|mr\(6);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(7) <= NOT \multiplier_16x16bit_pipelined|mr\(7);
\multiplier_16x16bit_pipelined|ALT_INV_md\(5) <= NOT \multiplier_16x16bit_pipelined|md\(5);
\multiplier_16x16bit_pipelined|ALT_INV_md\(6) <= NOT \multiplier_16x16bit_pipelined|md\(6);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(4) <= NOT \multiplier_16x16bit_pipelined|mr\(4);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(5) <= NOT \multiplier_16x16bit_pipelined|mr\(5);
\multiplier_16x16bit_pipelined|ALT_INV_md\(7) <= NOT \multiplier_16x16bit_pipelined|md\(7);
\multiplier_16x16bit_pipelined|ALT_INV_md\(8) <= NOT \multiplier_16x16bit_pipelined|md\(8);
\multiplier_16x16bit_pipelined|ALT_INV_md\(10) <= NOT \multiplier_16x16bit_pipelined|md\(10);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(2) <= NOT \multiplier_16x16bit_pipelined|mr\(2);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(3) <= NOT \multiplier_16x16bit_pipelined|mr\(3);
\multiplier_16x16bit_pipelined|ALT_INV_md\(9) <= NOT \multiplier_16x16bit_pipelined|md\(9);
\multiplier_16x16bit_pipelined|ALT_INV_md\(12) <= NOT \multiplier_16x16bit_pipelined|md\(12);
\multiplier_16x16bit_pipelined|ALT_INV_md\(11) <= NOT \multiplier_16x16bit_pipelined|md\(11);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(12) <= NOT \multiplier_16x16bit_pipelined|mr\(12);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(13) <= NOT \multiplier_16x16bit_pipelined|mr\(13);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(11) <= NOT \multiplier_16x16bit_pipelined|mr\(11);
\multiplier_16x16bit_pipelined|ALT_INV_md\(1) <= NOT \multiplier_16x16bit_pipelined|md\(1);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(0) <= NOT \multiplier_16x16bit_pipelined|mr\(0);
\multiplier_16x16bit_pipelined|ALT_INV_md\(0) <= NOT \multiplier_16x16bit_pipelined|md\(0);
\multiplier_16x16bit_pipelined|ALT_INV_mr\(1) <= NOT \multiplier_16x16bit_pipelined|mr\(1);
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0) <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w0\(0);
ALT_INV_a(16) <= NOT a(16);
ALT_INV_a(18) <= NOT a(18);
ALT_INV_a(17) <= NOT a(17);
ALT_INV_a(20) <= NOT a(20);
ALT_INV_a(19) <= NOT a(19);
ALT_INV_a(22) <= NOT a(22);
ALT_INV_a(21) <= NOT a(21);
ALT_INV_a(23) <= NOT a(23);
ALT_INV_a(24) <= NOT a(24);
ALT_INV_a(26) <= NOT a(26);
ALT_INV_a(25) <= NOT a(25);
ALT_INV_a(27) <= NOT a(27);
ALT_INV_a(28) <= NOT a(28);
ALT_INV_a(29) <= NOT a(29);
ALT_INV_a(30) <= NOT a(30);
ALT_INV_a(31) <= NOT a(31);
ALT_INV_a(4) <= NOT a(4);
ALT_INV_a(3) <= NOT a(3);
ALT_INV_a(1) <= NOT a(1);
ALT_INV_a(2) <= NOT a(2);
ALT_INV_a(6) <= NOT a(6);
ALT_INV_a(5) <= NOT a(5);
ALT_INV_a(10) <= NOT a(10);
ALT_INV_a(9) <= NOT a(9);
ALT_INV_a(7) <= NOT a(7);
ALT_INV_a(8) <= NOT a(8);
ALT_INV_a(12) <= NOT a(12);
ALT_INV_a(11) <= NOT a(11);
ALT_INV_a(14) <= NOT a(14);
ALT_INV_a(13) <= NOT a(13);
ALT_INV_a(15) <= NOT a(15);
ALT_INV_a(0) <= NOT a(0);
ALT_INV_sigma(31) <= NOT sigma(31);
ALT_INV_un(31) <= NOT un(31);
ALT_INV_sigma(30) <= NOT sigma(30);
ALT_INV_un(30) <= NOT un(30);
ALT_INV_sigma(29) <= NOT sigma(29);
ALT_INV_un(29) <= NOT un(29);
ALT_INV_sigma(28) <= NOT sigma(28);
ALT_INV_un(28) <= NOT un(28);
ALT_INV_sigma(27) <= NOT sigma(27);
ALT_INV_un(27) <= NOT un(27);
ALT_INV_sigma(26) <= NOT sigma(26);
ALT_INV_un(26) <= NOT un(26);
ALT_INV_sigma(25) <= NOT sigma(25);
ALT_INV_un(25) <= NOT un(25);
ALT_INV_sigma(24) <= NOT sigma(24);
ALT_INV_un(24) <= NOT un(24);
ALT_INV_sigma(23) <= NOT sigma(23);
ALT_INV_un(23) <= NOT un(23);
ALT_INV_sigma(22) <= NOT sigma(22);
ALT_INV_un(22) <= NOT un(22);
ALT_INV_sigma(21) <= NOT sigma(21);
ALT_INV_un(21) <= NOT un(21);
ALT_INV_sigma(20) <= NOT sigma(20);
ALT_INV_un(20) <= NOT un(20);
ALT_INV_sigma(19) <= NOT sigma(19);
ALT_INV_un(19) <= NOT un(19);
ALT_INV_sigma(18) <= NOT sigma(18);
ALT_INV_un(18) <= NOT un(18);
ALT_INV_sigma(17) <= NOT sigma(17);
ALT_INV_un(17) <= NOT un(17);
ALT_INV_sigma(16) <= NOT sigma(16);
ALT_INV_un(16) <= NOT un(16);
ALT_INV_sigma(15) <= NOT sigma(15);
ALT_INV_un(15) <= NOT un(15);
\ALT_INV_err[0][15]~q\ <= NOT \err[0][15]~q\;
ALT_INV_sigma(14) <= NOT sigma(14);
\ALT_INV_err[0][14]~q\ <= NOT \err[0][14]~q\;
ALT_INV_un(14) <= NOT un(14);
ALT_INV_sigma(13) <= NOT sigma(13);
\ALT_INV_err[0][13]~q\ <= NOT \err[0][13]~q\;
ALT_INV_un(13) <= NOT un(13);
ALT_INV_sigma(12) <= NOT sigma(12);
\ALT_INV_err[0][12]~q\ <= NOT \err[0][12]~q\;
ALT_INV_un(12) <= NOT un(12);
ALT_INV_sigma(11) <= NOT sigma(11);
\ALT_INV_err[0][11]~q\ <= NOT \err[0][11]~q\;
ALT_INV_un(11) <= NOT un(11);
ALT_INV_sigma(10) <= NOT sigma(10);
\ALT_INV_err[0][10]~q\ <= NOT \err[0][10]~q\;
ALT_INV_un(10) <= NOT un(10);
ALT_INV_sigma(9) <= NOT sigma(9);
\ALT_INV_err[0][9]~q\ <= NOT \err[0][9]~q\;
ALT_INV_un(9) <= NOT un(9);
ALT_INV_sigma(8) <= NOT sigma(8);
\ALT_INV_err[0][8]~q\ <= NOT \err[0][8]~q\;
ALT_INV_un(8) <= NOT un(8);
ALT_INV_sigma(7) <= NOT sigma(7);
\ALT_INV_err[0][7]~q\ <= NOT \err[0][7]~q\;
ALT_INV_un(7) <= NOT un(7);
ALT_INV_sigma(6) <= NOT sigma(6);
\ALT_INV_err[0][6]~q\ <= NOT \err[0][6]~q\;
ALT_INV_un(6) <= NOT un(6);
ALT_INV_sigma(5) <= NOT sigma(5);
\ALT_INV_err[0][5]~q\ <= NOT \err[0][5]~q\;
ALT_INV_un(5) <= NOT un(5);
ALT_INV_sigma(4) <= NOT sigma(4);
ALT_INV_of(4) <= NOT \of\(4);
ALT_INV_un(4) <= NOT un(4);
\ALT_INV_err[0][4]~q\ <= NOT \err[0][4]~q\;
ALT_INV_sigma(3) <= NOT sigma(3);
ALT_INV_un(3) <= NOT un(3);
\ALT_INV_err[0][3]~q\ <= NOT \err[0][3]~q\;
ALT_INV_sigma(2) <= NOT sigma(2);
ALT_INV_of(2) <= NOT \of\(2);
ALT_INV_un(2) <= NOT un(2);
\ALT_INV_err[0][2]~q\ <= NOT \err[0][2]~q\;
ALT_INV_sigma(1) <= NOT sigma(1);
ALT_INV_of(1) <= NOT \of\(1);
ALT_INV_un(1) <= NOT un(1);
\ALT_INV_err[0][1]~q\ <= NOT \err[0][1]~q\;
ALT_INV_sigma(0) <= NOT sigma(0);
ALT_INV_un(0) <= NOT un(0);
\ALT_INV_err[0][0]~q\ <= NOT \err[0][0]~q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[2]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[2]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12[2]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[2]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[2]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[0]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\;
\ALT_INV_p[18]~DUPLICATE_q\ <= NOT \p[18]~DUPLICATE_q\;
\ALT_INV_p[17]~DUPLICATE_q\ <= NOT \p[17]~DUPLICATE_q\;
\ALT_INV_p[19]~DUPLICATE_q\ <= NOT \p[19]~DUPLICATE_q\;
\ALT_INV_p[23]~DUPLICATE_q\ <= NOT \p[23]~DUPLICATE_q\;
\ALT_INV_p[4]~DUPLICATE_q\ <= NOT \p[4]~DUPLICATE_q\;
\ALT_INV_p[3]~DUPLICATE_q\ <= NOT \p[3]~DUPLICATE_q\;
\ALT_INV_p[2]~DUPLICATE_q\ <= NOT \p[2]~DUPLICATE_q\;
\ALT_INV_p[5]~DUPLICATE_q\ <= NOT \p[5]~DUPLICATE_q\;
\ALT_INV_p[10]~DUPLICATE_q\ <= NOT \p[10]~DUPLICATE_q\;
\ALT_INV_p[7]~DUPLICATE_q\ <= NOT \p[7]~DUPLICATE_q\;
\ALT_INV_p[8]~DUPLICATE_q\ <= NOT \p[8]~DUPLICATE_q\;
\ALT_INV_p[12]~DUPLICATE_q\ <= NOT \p[12]~DUPLICATE_q\;
\ALT_INV_p[11]~DUPLICATE_q\ <= NOT \p[11]~DUPLICATE_q\;
\ALT_INV_p[13]~DUPLICATE_q\ <= NOT \p[13]~DUPLICATE_q\;
\ALT_INV_p[15]~DUPLICATE_q\ <= NOT \p[15]~DUPLICATE_q\;
\ALT_INV_cout~DUPLICATE_q\ <= NOT \cout~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[5]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\;
\multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\ <= NOT \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\;
\ALT_INV_a[16]~DUPLICATE_q\ <= NOT \a[16]~DUPLICATE_q\;
\ALT_INV_a[20]~DUPLICATE_q\ <= NOT \a[20]~DUPLICATE_q\;
\ALT_INV_a[19]~DUPLICATE_q\ <= NOT \a[19]~DUPLICATE_q\;
\ALT_INV_a[21]~DUPLICATE_q\ <= NOT \a[21]~DUPLICATE_q\;
\ALT_INV_a[23]~DUPLICATE_q\ <= NOT \a[23]~DUPLICATE_q\;
\ALT_INV_a[26]~DUPLICATE_q\ <= NOT \a[26]~DUPLICATE_q\;
\ALT_INV_a[27]~DUPLICATE_q\ <= NOT \a[27]~DUPLICATE_q\;
\ALT_INV_a[28]~DUPLICATE_q\ <= NOT \a[28]~DUPLICATE_q\;
\ALT_INV_a[29]~DUPLICATE_q\ <= NOT \a[29]~DUPLICATE_q\;
\ALT_INV_a[3]~DUPLICATE_q\ <= NOT \a[3]~DUPLICATE_q\;
\ALT_INV_a[2]~DUPLICATE_q\ <= NOT \a[2]~DUPLICATE_q\;
\ALT_INV_a[6]~DUPLICATE_q\ <= NOT \a[6]~DUPLICATE_q\;
\ALT_INV_a[7]~DUPLICATE_q\ <= NOT \a[7]~DUPLICATE_q\;
\ALT_INV_a[12]~DUPLICATE_q\ <= NOT \a[12]~DUPLICATE_q\;
\ALT_INV_a[15]~DUPLICATE_q\ <= NOT \a[15]~DUPLICATE_q\;
\ALT_INV_a[0]~DUPLICATE_q\ <= NOT \a[0]~DUPLICATE_q\;
\ALT_INV_i_rst~inputCLKENA0_outclk\ <= NOT \i_rst~inputCLKENA0_outclk\;
\ALT_INV_i_wb_data[31]~input_o\ <= NOT \i_wb_data[31]~input_o\;

-- Location: IOOBUF_X32_Y0_N36
\o_wb_ack~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_ack~2_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_ack);

-- Location: IOOBUF_X34_Y0_N42
\o_wb_data[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~6_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(0));

-- Location: IOOBUF_X32_Y81_N36
\o_wb_data[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~10_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(1));

-- Location: IOOBUF_X26_Y81_N76
\o_wb_data[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~14_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(2));

-- Location: IOOBUF_X32_Y81_N53
\o_wb_data[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~18_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(3));

-- Location: IOOBUF_X36_Y81_N53
\o_wb_data[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~22_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(4));

-- Location: IOOBUF_X89_Y6_N5
\o_wb_data[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~29_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(5));

-- Location: IOOBUF_X28_Y81_N53
\o_wb_data[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~33_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(6));

-- Location: IOOBUF_X36_Y0_N36
\o_wb_data[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~37_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(7));

-- Location: IOOBUF_X78_Y81_N53
\o_wb_data[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~41_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(8));

-- Location: IOOBUF_X2_Y0_N42
\o_wb_data[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~45_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(9));

-- Location: IOOBUF_X26_Y0_N76
\o_wb_data[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~49_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(10));

-- Location: IOOBUF_X58_Y0_N76
\o_wb_data[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~53_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(11));

-- Location: IOOBUF_X54_Y0_N2
\o_wb_data[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~57_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(12));

-- Location: IOOBUF_X89_Y4_N62
\o_wb_data[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~61_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(13));

-- Location: IOOBUF_X30_Y81_N36
\o_wb_data[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~65_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(14));

-- Location: IOOBUF_X38_Y0_N53
\o_wb_data[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~67_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(15));

-- Location: IOOBUF_X34_Y81_N59
\o_wb_data[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~69_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(16));

-- Location: IOOBUF_X34_Y0_N76
\o_wb_data[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~71_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(17));

-- Location: IOOBUF_X36_Y81_N2
\o_wb_data[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~73_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(18));

-- Location: IOOBUF_X30_Y0_N19
\o_wb_data[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~75_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(19));

-- Location: IOOBUF_X38_Y0_N2
\o_wb_data[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~77_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(20));

-- Location: IOOBUF_X40_Y0_N19
\o_wb_data[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~79_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(21));

-- Location: IOOBUF_X32_Y0_N2
\o_wb_data[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~81_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(22));

-- Location: IOOBUF_X89_Y6_N22
\o_wb_data[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~83_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(23));

-- Location: IOOBUF_X50_Y0_N93
\o_wb_data[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~85_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(24));

-- Location: IOOBUF_X36_Y0_N19
\o_wb_data[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~87_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(25));

-- Location: IOOBUF_X52_Y0_N2
\o_wb_data[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~89_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(26));

-- Location: IOOBUF_X52_Y0_N53
\o_wb_data[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~91_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(27));

-- Location: IOOBUF_X26_Y81_N59
\o_wb_data[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~93_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(28));

-- Location: IOOBUF_X58_Y0_N59
\o_wb_data[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~95_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(29));

-- Location: IOOBUF_X36_Y81_N36
\o_wb_data[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~97_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(30));

-- Location: IOOBUF_X30_Y0_N36
\o_wb_data[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \o_wb_data~99_combout\,
	devoe => ww_devoe,
	o => ww_o_wb_data(31));

-- Location: IOOBUF_X38_Y0_N19
\o_un[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(0),
	devoe => ww_devoe,
	o => ww_o_un(0));

-- Location: IOOBUF_X32_Y81_N2
\o_un[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(1),
	devoe => ww_devoe,
	o => ww_o_un(1));

-- Location: IOOBUF_X32_Y81_N19
\o_un[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(2),
	devoe => ww_devoe,
	o => ww_o_un(2));

-- Location: IOOBUF_X89_Y6_N56
\o_un[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(3),
	devoe => ww_devoe,
	o => ww_o_un(3));

-- Location: IOOBUF_X26_Y81_N93
\o_un[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(4),
	devoe => ww_devoe,
	o => ww_o_un(4));

-- Location: IOOBUF_X36_Y0_N2
\o_un[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(5),
	devoe => ww_devoe,
	o => ww_o_un(5));

-- Location: IOOBUF_X28_Y0_N19
\o_un[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(6),
	devoe => ww_devoe,
	o => ww_o_un(6));

-- Location: IOOBUF_X56_Y0_N36
\o_un[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(7),
	devoe => ww_devoe,
	o => ww_o_un(7));

-- Location: IOOBUF_X34_Y81_N76
\o_un[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(8),
	devoe => ww_devoe,
	o => ww_o_un(8));

-- Location: IOOBUF_X30_Y81_N53
\o_un[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(9),
	devoe => ww_devoe,
	o => ww_o_un(9));

-- Location: IOOBUF_X36_Y0_N53
\o_un[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(10),
	devoe => ww_devoe,
	o => ww_o_un(10));

-- Location: IOOBUF_X89_Y8_N22
\o_un[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(11),
	devoe => ww_devoe,
	o => ww_o_un(11));

-- Location: IOOBUF_X28_Y0_N36
\o_un[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(12),
	devoe => ww_devoe,
	o => ww_o_un(12));

-- Location: IOOBUF_X89_Y6_N39
\o_un[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(13),
	devoe => ww_devoe,
	o => ww_o_un(13));

-- Location: IOOBUF_X30_Y81_N2
\o_un[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(14),
	devoe => ww_devoe,
	o => ww_o_un(14));

-- Location: IOOBUF_X52_Y0_N36
\o_un[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(15),
	devoe => ww_devoe,
	o => ww_o_un(15));

-- Location: IOOBUF_X34_Y81_N93
\o_un[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(16),
	devoe => ww_devoe,
	o => ww_o_un(16));

-- Location: IOOBUF_X28_Y81_N2
\o_un[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(17),
	devoe => ww_devoe,
	o => ww_o_un(17));

-- Location: IOOBUF_X54_Y0_N19
\o_un[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(18),
	devoe => ww_devoe,
	o => ww_o_un(18));

-- Location: IOOBUF_X38_Y0_N36
\o_un[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(19),
	devoe => ww_devoe,
	o => ww_o_un(19));

-- Location: IOOBUF_X89_Y4_N79
\o_un[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(20),
	devoe => ww_devoe,
	o => ww_o_un(20));

-- Location: IOOBUF_X56_Y0_N2
\o_un[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(21),
	devoe => ww_devoe,
	o => ww_o_un(21));

-- Location: IOOBUF_X36_Y81_N19
\o_un[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(22),
	devoe => ww_devoe,
	o => ww_o_un(22));

-- Location: IOOBUF_X34_Y0_N93
\o_un[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(23),
	devoe => ww_devoe,
	o => ww_o_un(23));

-- Location: IOOBUF_X26_Y0_N59
\o_un[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(24),
	devoe => ww_devoe,
	o => ww_o_un(24));

-- Location: IOOBUF_X52_Y0_N19
\o_un[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(25),
	devoe => ww_devoe,
	o => ww_o_un(25));

-- Location: IOOBUF_X28_Y81_N36
\o_un[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(26),
	devoe => ww_devoe,
	o => ww_o_un(26));

-- Location: IOOBUF_X50_Y0_N42
\o_un[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(27),
	devoe => ww_devoe,
	o => ww_o_un(27));

-- Location: IOOBUF_X54_Y0_N36
\o_un[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(28),
	devoe => ww_devoe,
	o => ww_o_un(28));

-- Location: IOOBUF_X68_Y0_N2
\o_un[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(29),
	devoe => ww_devoe,
	o => ww_o_un(29));

-- Location: IOOBUF_X40_Y0_N36
\o_un[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(30),
	devoe => ww_devoe,
	o => ww_o_un(30));

-- Location: IOOBUF_X30_Y0_N53
\o_un[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => un(31),
	devoe => ww_devoe,
	o => ww_o_un(31));

-- Location: IOOBUF_X89_Y4_N96
\o_valid~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_rlb~q\,
	devoe => ww_devoe,
	o => ww_o_valid);

-- Location: IOIBUF_X40_Y0_N52
\i_wb_stb~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_stb,
	o => \i_wb_stb~input_o\);

-- Location: IOIBUF_X2_Y0_N75
\i_wb_adr[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(10),
	o => \i_wb_adr[10]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\i_wb_adr[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(9),
	o => \i_wb_adr[9]~input_o\);

-- Location: IOIBUF_X2_Y0_N92
\i_wb_adr[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(6),
	o => \i_wb_adr[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\i_wb_adr[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(7),
	o => \i_wb_adr[7]~input_o\);

-- Location: IOIBUF_X50_Y0_N58
\i_wb_adr[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(11),
	o => \i_wb_adr[11]~input_o\);

-- Location: IOIBUF_X28_Y81_N18
\i_wb_adr[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(8),
	o => \i_wb_adr[8]~input_o\);

-- Location: LABCELL_X7_Y2_N12
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !\i_wb_adr[11]~input_o\ & ( !\i_wb_adr[8]~input_o\ & ( (!\i_wb_adr[10]~input_o\ & (!\i_wb_adr[9]~input_o\ & (!\i_wb_adr[6]~input_o\ & !\i_wb_adr[7]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[10]~input_o\,
	datab => \ALT_INV_i_wb_adr[9]~input_o\,
	datac => \ALT_INV_i_wb_adr[6]~input_o\,
	datad => \ALT_INV_i_wb_adr[7]~input_o\,
	datae => \ALT_INV_i_wb_adr[11]~input_o\,
	dataf => \ALT_INV_i_wb_adr[8]~input_o\,
	combout => \Equal0~0_combout\);

-- Location: IOIBUF_X34_Y0_N58
\i_wb_we~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_we,
	o => \i_wb_we~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\i_wb_cyc~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_cyc,
	o => \i_wb_cyc~input_o\);

-- Location: LABCELL_X17_Y3_N54
\o_wb_ack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_ack~1_combout\ = ( \i_wb_cyc~input_o\ & ( !\i_wb_we~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_i_wb_we~input_o\,
	dataf => \ALT_INV_i_wb_cyc~input_o\,
	combout => \o_wb_ack~1_combout\);

-- Location: IOIBUF_X89_Y35_N61
\i_clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_clk,
	o => \i_clk~input_o\);

-- Location: CLKCTRL_G10
\i_clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \i_clk~input_o\,
	outclk => \i_clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X28_Y0_N1
\i_wb_adr[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(5),
	o => \i_wb_adr[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\i_wb_adr[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(15),
	o => \i_wb_adr[15]~input_o\);

-- Location: IOIBUF_X56_Y0_N18
\i_wb_adr[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(14),
	o => \i_wb_adr[14]~input_o\);

-- Location: IOIBUF_X50_Y0_N75
\i_wb_adr[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(12),
	o => \i_wb_adr[12]~input_o\);

-- Location: IOIBUF_X58_Y0_N92
\i_wb_adr[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(13),
	o => \i_wb_adr[13]~input_o\);

-- Location: LABCELL_X42_Y2_N39
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( !\i_wb_adr[13]~input_o\ & ( (!\i_wb_adr[15]~input_o\ & (!\i_wb_adr[14]~input_o\ & !\i_wb_adr[12]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[15]~input_o\,
	datab => \ALT_INV_i_wb_adr[14]~input_o\,
	datac => \ALT_INV_i_wb_adr[12]~input_o\,
	datae => \ALT_INV_i_wb_adr[13]~input_o\,
	combout => \Equal0~1_combout\);

-- Location: IOIBUF_X26_Y0_N41
\i_wb_adr[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(4),
	o => \i_wb_adr[4]~input_o\);

-- Location: IOIBUF_X26_Y0_N92
\i_wb_adr[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(3),
	o => \i_wb_adr[3]~input_o\);

-- Location: IOIBUF_X6_Y0_N52
\i_wb_adr[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(2),
	o => \i_wb_adr[2]~input_o\);

-- Location: LABCELL_X17_Y5_N51
\update_esu~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \update_esu~0_combout\ = (!\i_wb_adr[3]~input_o\ & \i_wb_adr[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_i_wb_adr[4]~input_o\,
	combout => \update_esu~0_combout\);

-- Location: LABCELL_X17_Y3_N57
\update_esu~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \update_esu~1_combout\ = ( \wack~q\ & ( (!\i_wb_adr[5]~input_o\ & (!\i_wb_adr[2]~input_o\ & (\Equal0~0_combout\ & \Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[5]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_wack~q\,
	combout => \update_esu~1_combout\);

-- Location: LABCELL_X18_Y5_N21
adr_check : cyclonev_lcell_comb
-- Equation(s):
-- \adr_check~combout\ = ( !\i_wb_adr[5]~input_o\ & ( (\Equal0~1_combout\ & \Equal0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \adr_check~combout\);

-- Location: LABCELL_X18_Y3_N39
\update_esu~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \update_esu~2_combout\ = ( \wack~q\ & ( !\i_wb_adr[2]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => \ALT_INV_wack~q\,
	combout => \update_esu~2_combout\);

-- Location: LABCELL_X17_Y3_N3
\state_1~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_1~24_combout\ = ( \update_esu~2_combout\ & ( !\state_1.0000000001~q\ & ( (\Equal0~1_combout\ & (!\i_wb_adr[4]~input_o\ & (\Equal0~0_combout\ & !\i_wb_adr[5]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_i_wb_adr[5]~input_o\,
	datae => \ALT_INV_update_esu~2_combout\,
	dataf => \ALT_INV_state_1.0000000001~q\,
	combout => \state_1~24_combout\);

-- Location: IOIBUF_X89_Y35_N44
\i_rst~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_rst,
	o => \i_rst~input_o\);

-- Location: CLKCTRL_G8
\i_rst~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \i_rst~input_o\,
	outclk => \i_rst~inputCLKENA0_outclk\);

-- Location: FF_X17_Y3_N5
\state_1.0000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \state_1~24_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000000010~q\);

-- Location: FF_X17_Y3_N44
\state_1.0000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0000000010~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000000100~q\);

-- Location: MLABCELL_X15_Y5_N57
\Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = ( !\state_1.1000000000~q\ & ( !\state_1.0000000100~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0000000100~q\,
	dataf => \ALT_INV_state_1.1000000000~q\,
	combout => \Selector8~0_combout\);

-- Location: MLABCELL_X15_Y5_N24
\Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector0~0_combout\ = ( \state_1.0000000001~q\ & ( \Selector8~0_combout\ ) ) # ( !\state_1.0000000001~q\ & ( (\update_esu~1_combout\ & (\Selector8~0_combout\ & ((!\i_wb_adr[3]~input_o\) # (!\i_wb_adr[4]~input_o\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010100000000001111111100000000010101000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_update_esu~1_combout\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[4]~input_o\,
	datad => \ALT_INV_Selector8~0_combout\,
	datae => \ALT_INV_state_1.0000000001~q\,
	combout => \Selector0~0_combout\);

-- Location: FF_X15_Y5_N26
\state_1.0000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector0~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000000001~q\);

-- Location: LABCELL_X17_Y3_N45
\state_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_1~25_combout\ = ( !\state_1.0000000001~q\ & ( \wack~q\ & ( (!\i_wb_adr[2]~input_o\ & (\adr_check~combout\ & (\i_wb_adr[4]~input_o\ & !\i_wb_adr[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => \ALT_INV_adr_check~combout\,
	datac => \ALT_INV_i_wb_adr[4]~input_o\,
	datad => \ALT_INV_i_wb_adr[3]~input_o\,
	datae => \ALT_INV_state_1.0000000001~q\,
	dataf => \ALT_INV_wack~q\,
	combout => \state_1~25_combout\);

-- Location: FF_X17_Y3_N47
\state_1.0000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \state_1~25_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000001000~q\);

-- Location: FF_X16_Y5_N14
\state_1.0000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0000001000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000010000~q\);

-- Location: FF_X15_Y3_N17
\state_1.0000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0000010000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0000100000~q\);

-- Location: FF_X15_Y5_N29
\state_1.0001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0000100000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0001000000~q\);

-- Location: FF_X15_Y3_N35
\state_1.0010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0001000000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0010000000~q\);

-- Location: FF_X15_Y3_N26
\state_1.0100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0010000000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.0100000000~q\);

-- Location: FF_X15_Y3_N14
\state_1.1000000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \state_1.0100000000~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_1.1000000000~q\);

-- Location: LABCELL_X17_Y5_N18
\rlb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rlb~0_combout\ = ( \state_1.0000000001~q\ & ( (!\state_1.1000000000~q\ & \rlb~q\) ) ) # ( !\state_1.0000000001~q\ & ( ((\update_esu~0_combout\ & \update_esu~1_combout\)) # (\rlb~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_update_esu~0_combout\,
	datab => \ALT_INV_update_esu~1_combout\,
	datac => \ALT_INV_state_1.1000000000~q\,
	datad => \ALT_INV_rlb~q\,
	dataf => \ALT_INV_state_1.0000000001~q\,
	combout => \rlb~0_combout\);

-- Location: FF_X17_Y5_N20
rlb : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \rlb~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rlb~q\);

-- Location: MLABCELL_X15_Y5_N21
\Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector8~1_combout\ = ( \wla~q\ & ( \state_1.0000000001~q\ & ( \Selector8~0_combout\ ) ) ) # ( \wla~q\ & ( !\state_1.0000000001~q\ ) ) # ( !\wla~q\ & ( !\state_1.0000000001~q\ & ( (\update_esu~1_combout\ & ((!\i_wb_adr[4]~input_o\) # 
-- (!\i_wb_adr[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_Selector8~0_combout\,
	datad => \ALT_INV_update_esu~1_combout\,
	datae => \ALT_INV_wla~q\,
	dataf => \ALT_INV_state_1.0000000001~q\,
	combout => \Selector8~1_combout\);

-- Location: FF_X15_Y5_N23
wla : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector8~1_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wla~q\);

-- Location: LABCELL_X18_Y5_N39
\Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = ( \rlb~q\ & ( \wla~q\ & ( (!\i_wb_adr[4]~input_o\) # ((!\i_wb_adr[3]~input_o\ & !\i_wb_adr[2]~input_o\)) ) ) ) # ( !\rlb~q\ & ( \wla~q\ & ( (!\i_wb_adr[4]~input_o\ & ((!\i_wb_adr[3]~input_o\) # (!\i_wb_adr[2]~input_o\))) ) ) ) # ( 
-- \rlb~q\ & ( !\wla~q\ & ( (!\i_wb_adr[4]~input_o\ & (\i_wb_adr[3]~input_o\ & \i_wb_adr[2]~input_o\)) # (\i_wb_adr[4]~input_o\ & (!\i_wb_adr[3]~input_o\ & !\i_wb_adr[2]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100000000101010101010101000001111101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => \ALT_INV_rlb~q\,
	dataf => \ALT_INV_wla~q\,
	combout => \Mux0~0_combout\);

-- Location: LABCELL_X17_Y3_N48
\state_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_0~0_combout\ = ( !\state_0~q\ & ( (\i_wb_stb~input_o\ & (\i_wb_cyc~input_o\ & (\i_wb_we~input_o\ & !\wack~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_stb~input_o\,
	datab => \ALT_INV_i_wb_cyc~input_o\,
	datac => \ALT_INV_i_wb_we~input_o\,
	datad => \ALT_INV_wack~q\,
	dataf => \ALT_INV_state_0~q\,
	combout => \state_0~0_combout\);

-- Location: LABCELL_X17_Y3_N6
\state_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_0~1_combout\ = ( \state_0~q\ & ( \state_0~0_combout\ ) ) # ( !\state_0~q\ & ( \state_0~0_combout\ ) ) # ( \state_0~q\ & ( !\state_0~0_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & (!\i_wb_adr[5]~input_o\ & \Mux0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_i_wb_adr[5]~input_o\,
	datad => \ALT_INV_Mux0~0_combout\,
	datae => \ALT_INV_state_0~q\,
	dataf => \ALT_INV_state_0~0_combout\,
	combout => \state_0~1_combout\);

-- Location: FF_X17_Y3_N8
state_0 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \state_0~1_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_0~q\);

-- Location: LABCELL_X17_Y3_N33
\wack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \wack~0_combout\ = ( \wack~q\ & ( \i_wb_stb~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_stb~input_o\,
	dataf => \ALT_INV_wack~q\,
	combout => \wack~0_combout\);

-- Location: LABCELL_X17_Y3_N24
\wack~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \wack~1_combout\ = ( \Mux0~0_combout\ & ( \wack~0_combout\ ) ) # ( !\Mux0~0_combout\ & ( \wack~0_combout\ ) ) # ( \Mux0~0_combout\ & ( !\wack~0_combout\ & ( (\state_0~q\ & (((!\Equal0~0_combout\) # (!\Equal0~1_combout\)) # (\i_wb_adr[5]~input_o\))) ) ) ) 
-- # ( !\Mux0~0_combout\ & ( !\wack~0_combout\ & ( \state_0~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[5]~input_o\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_state_0~q\,
	datae => \ALT_INV_Mux0~0_combout\,
	dataf => \ALT_INV_wack~0_combout\,
	combout => \wack~1_combout\);

-- Location: FF_X17_Y3_N26
wack : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \wack~1_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \wack~q\);

-- Location: LABCELL_X17_Y3_N0
\update_kpd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \update_kpd~0_combout\ = ( \wack~q\ & ( !\i_wb_adr[2]~input_o\ & ( (\Equal0~1_combout\ & (!\i_wb_adr[4]~input_o\ & (!\i_wb_adr[5]~input_o\ & \Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_i_wb_adr[5]~input_o\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_wack~q\,
	dataf => \ALT_INV_i_wb_adr[2]~input_o\,
	combout => \update_kpd~0_combout\);

-- Location: LABCELL_X17_Y3_N30
\Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = ( \state_1.0000000100~q\ & ( (!\state_1.0000000001~q\ & ((\rla~q\) # (\update_kpd~0_combout\))) ) ) # ( !\state_1.0000000100~q\ & ( ((!\state_1.0000000001~q\ & \update_kpd~0_combout\)) # (\rla~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011111111000011001111111100001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_1.0000000001~q\,
	datac => \ALT_INV_update_kpd~0_combout\,
	datad => \ALT_INV_rla~q\,
	dataf => \ALT_INV_state_1.0000000100~q\,
	combout => \Selector9~0_combout\);

-- Location: FF_X17_Y3_N32
rla : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector9~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rla~q\);

-- Location: LABCELL_X17_Y3_N12
\o_wb_ack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_ack~0_combout\ = ( \rlb~q\ & ( \i_wb_adr[5]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & ((!\i_wb_adr[2]~input_o\) # (!\i_wb_adr[3]~input_o\))) ) ) ) # ( !\rlb~q\ & ( \i_wb_adr[5]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & (!\i_wb_adr[4]~input_o\ & 
-- (\i_wb_adr[3]~input_o\ & \rla~q\))) ) ) ) # ( \rlb~q\ & ( !\i_wb_adr[5]~input_o\ & ( (\i_wb_adr[4]~input_o\ & (((\i_wb_adr[2]~input_o\ & \rla~q\)) # (\i_wb_adr[3]~input_o\))) ) ) ) # ( !\rlb~q\ & ( !\i_wb_adr[5]~input_o\ & ( (\i_wb_adr[2]~input_o\ & 
-- (\i_wb_adr[4]~input_o\ & (!\i_wb_adr[3]~input_o\ & \rla~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000110001001100000000000010001100100011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_rla~q\,
	datae => \ALT_INV_rlb~q\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \o_wb_ack~0_combout\);

-- Location: LABCELL_X17_Y3_N18
\o_wb_ack~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_ack~2_combout\ = ( \Equal0~1_combout\ & ( \o_wb_ack~0_combout\ & ( (\i_wb_stb~input_o\ & (((!\Equal0~0_combout\ & \o_wb_ack~1_combout\)) # (\wack~q\))) ) ) ) # ( !\Equal0~1_combout\ & ( \o_wb_ack~0_combout\ & ( (\i_wb_stb~input_o\ & ((\wack~q\) # 
-- (\o_wb_ack~1_combout\))) ) ) ) # ( \Equal0~1_combout\ & ( !\o_wb_ack~0_combout\ & ( (\i_wb_stb~input_o\ & ((\wack~q\) # (\o_wb_ack~1_combout\))) ) ) ) # ( !\Equal0~1_combout\ & ( !\o_wb_ack~0_combout\ & ( (\i_wb_stb~input_o\ & ((\wack~q\) # 
-- (\o_wb_ack~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010100000101010101010000010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_stb~input_o\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_ack~1_combout\,
	datad => \ALT_INV_wack~q\,
	datae => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_o_wb_ack~0_combout\,
	combout => \o_wb_ack~2_combout\);

-- Location: MLABCELL_X15_Y3_N24
\a~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \a~0_combout\ = ( \state_1.0100000000~q\ ) # ( !\state_1.0100000000~q\ & ( \state_1.0010000000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0010000000~q\,
	dataf => \ALT_INV_state_1.0100000000~q\,
	combout => \a~0_combout\);

-- Location: LABCELL_X10_Y5_N48
\a[31]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \a[31]~1_combout\ = ( !\state_1.0000001000~q\ & ( \a~0_combout\ ) ) # ( !\state_1.0000001000~q\ & ( !\a~0_combout\ & ( !\state_1.0000010000~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0000010000~q\,
	datae => \ALT_INV_state_1.0000001000~q\,
	dataf => \ALT_INV_a~0_combout\,
	combout => \a[31]~1_combout\);

-- Location: IOIBUF_X32_Y0_N18
\i_wb_data[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(0),
	o => \i_wb_data[0]~input_o\);

-- Location: LABCELL_X13_Y2_N36
\kd[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kd[0]~feeder_combout\ = ( \i_wb_data[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[0]~input_o\,
	combout => \kd[0]~feeder_combout\);

-- Location: LABCELL_X18_Y5_N51
\Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~4_combout\ = ( \adr_check~combout\ & ( !\Mux0~0_combout\ & ( (!\i_wb_adr[4]~input_o\ & (\i_wb_adr[3]~input_o\ & (\state_0~q\ & !\i_wb_adr[2]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_state_0~q\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => \ALT_INV_adr_check~combout\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Decoder0~4_combout\);

-- Location: FF_X13_Y2_N38
\kd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kd[0]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(0));

-- Location: IOIBUF_X60_Y0_N1
\i_wb_data[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(31),
	o => \i_wb_data[31]~input_o\);

-- Location: LABCELL_X17_Y4_N21
\RS~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~3_combout\ = ( !\i_wb_data[31]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & \i_wb_adr[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	dataf => \ALT_INV_i_wb_data[31]~input_o\,
	combout => \RS~3_combout\);

-- Location: IOIBUF_X60_Y0_N52
\i_wb_data[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(22),
	o => \i_wb_data[22]~input_o\);

-- Location: IOIBUF_X62_Y0_N35
\i_wb_data[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(19),
	o => \i_wb_data[19]~input_o\);

-- Location: IOIBUF_X62_Y0_N18
\i_wb_data[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(20),
	o => \i_wb_data[20]~input_o\);

-- Location: IOIBUF_X62_Y0_N1
\i_wb_data[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(21),
	o => \i_wb_data[21]~input_o\);

-- Location: IOIBUF_X66_Y0_N58
\i_wb_data[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(24),
	o => \i_wb_data[24]~input_o\);

-- Location: IOIBUF_X62_Y0_N52
\i_wb_data[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(23),
	o => \i_wb_data[23]~input_o\);

-- Location: LABCELL_X62_Y1_N39
\RS~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~1_combout\ = ( !\i_wb_data[24]~input_o\ & ( !\i_wb_data[23]~input_o\ & ( (!\i_wb_data[22]~input_o\ & (!\i_wb_data[19]~input_o\ & (!\i_wb_data[20]~input_o\ & !\i_wb_data[21]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[22]~input_o\,
	datab => \ALT_INV_i_wb_data[19]~input_o\,
	datac => \ALT_INV_i_wb_data[20]~input_o\,
	datad => \ALT_INV_i_wb_data[21]~input_o\,
	datae => \ALT_INV_i_wb_data[24]~input_o\,
	dataf => \ALT_INV_i_wb_data[23]~input_o\,
	combout => \RS~1_combout\);

-- Location: IOIBUF_X89_Y9_N4
\i_wb_data[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(17),
	o => \i_wb_data[17]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\i_wb_data[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(13),
	o => \i_wb_data[13]~input_o\);

-- Location: IOIBUF_X30_Y81_N18
\i_wb_data[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(16),
	o => \i_wb_data[16]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\i_wb_data[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(15),
	o => \i_wb_data[15]~input_o\);

-- Location: IOIBUF_X6_Y0_N1
\i_wb_data[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(14),
	o => \i_wb_data[14]~input_o\);

-- Location: LABCELL_X7_Y5_N36
\RS~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~0_combout\ = ( !\i_wb_data[14]~input_o\ & ( (!\i_wb_data[17]~input_o\ & (!\i_wb_data[13]~input_o\ & (!\i_wb_data[16]~input_o\ & !\i_wb_data[15]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[17]~input_o\,
	datab => \ALT_INV_i_wb_data[13]~input_o\,
	datac => \ALT_INV_i_wb_data[16]~input_o\,
	datad => \ALT_INV_i_wb_data[15]~input_o\,
	datae => \ALT_INV_i_wb_data[14]~input_o\,
	combout => \RS~0_combout\);

-- Location: IOIBUF_X26_Y81_N41
\i_wb_data[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(18),
	o => \i_wb_data[18]~input_o\);

-- Location: IOIBUF_X64_Y0_N52
\i_wb_data[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(26),
	o => \i_wb_data[26]~input_o\);

-- Location: IOIBUF_X64_Y0_N35
\i_wb_data[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(30),
	o => \i_wb_data[30]~input_o\);

-- Location: IOIBUF_X64_Y0_N1
\i_wb_data[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(29),
	o => \i_wb_data[29]~input_o\);

-- Location: IOIBUF_X64_Y0_N18
\i_wb_data[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(25),
	o => \i_wb_data[25]~input_o\);

-- Location: IOIBUF_X66_Y0_N92
\i_wb_data[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(27),
	o => \i_wb_data[27]~input_o\);

-- Location: IOIBUF_X66_Y0_N75
\i_wb_data[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(28),
	o => \i_wb_data[28]~input_o\);

-- Location: LABCELL_X64_Y1_N12
\RS~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~2_combout\ = ( !\i_wb_data[27]~input_o\ & ( !\i_wb_data[28]~input_o\ & ( (!\i_wb_data[26]~input_o\ & (!\i_wb_data[30]~input_o\ & (!\i_wb_data[29]~input_o\ & !\i_wb_data[25]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[26]~input_o\,
	datab => \ALT_INV_i_wb_data[30]~input_o\,
	datac => \ALT_INV_i_wb_data[29]~input_o\,
	datad => \ALT_INV_i_wb_data[25]~input_o\,
	datae => \ALT_INV_i_wb_data[27]~input_o\,
	dataf => \ALT_INV_i_wb_data[28]~input_o\,
	combout => \RS~2_combout\);

-- Location: IOIBUF_X8_Y0_N1
\i_wb_data[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(12),
	o => \i_wb_data[12]~input_o\);

-- Location: IOIBUF_X8_Y0_N52
\i_wb_data[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(6),
	o => \i_wb_data[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\i_wb_data[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(7),
	o => \i_wb_data[7]~input_o\);

-- Location: IOIBUF_X6_Y0_N35
\i_wb_data[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(10),
	o => \i_wb_data[10]~input_o\);

-- Location: IOIBUF_X8_Y0_N18
\i_wb_data[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(11),
	o => \i_wb_data[11]~input_o\);

-- Location: IOIBUF_X72_Y0_N52
\i_wb_data[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(9),
	o => \i_wb_data[9]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\i_wb_data[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(8),
	o => \i_wb_data[8]~input_o\);

-- Location: LABCELL_X13_Y2_N30
\RS~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~6_combout\ = ( !\i_wb_data[9]~input_o\ & ( !\i_wb_data[8]~input_o\ & ( (!\i_wb_data[7]~input_o\ & (!\i_wb_data[10]~input_o\ & !\i_wb_data[11]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[7]~input_o\,
	datab => \ALT_INV_i_wb_data[10]~input_o\,
	datac => \ALT_INV_i_wb_data[11]~input_o\,
	datae => \ALT_INV_i_wb_data[9]~input_o\,
	dataf => \ALT_INV_i_wb_data[8]~input_o\,
	combout => \RS~6_combout\);

-- Location: IOIBUF_X28_Y0_N52
\i_wb_data[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(1),
	o => \i_wb_data[1]~input_o\);

-- Location: IOIBUF_X30_Y0_N1
\i_wb_data[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(3),
	o => \i_wb_data[3]~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\i_wb_data[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(5),
	o => \i_wb_data[5]~input_o\);

-- Location: IOIBUF_X54_Y0_N52
\i_wb_data[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(2),
	o => \i_wb_data[2]~input_o\);

-- Location: IOIBUF_X56_Y0_N52
\i_wb_data[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_data(4),
	o => \i_wb_data[4]~input_o\);

-- Location: LABCELL_X13_Y2_N0
\RS~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~5_combout\ = ( !\i_wb_data[2]~input_o\ & ( !\i_wb_data[4]~input_o\ & ( (!\i_wb_data[1]~input_o\ & (!\i_wb_data[3]~input_o\ & !\i_wb_data[5]~input_o\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[1]~input_o\,
	datab => \ALT_INV_i_wb_data[3]~input_o\,
	datac => \ALT_INV_i_wb_data[5]~input_o\,
	datae => \ALT_INV_i_wb_data[2]~input_o\,
	dataf => \ALT_INV_i_wb_data[4]~input_o\,
	combout => \RS~5_combout\);

-- Location: LABCELL_X18_Y5_N42
\RS~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~4_combout\ = ( !\rlb~q\ & ( \state_0~q\ & ( (\i_wb_adr[5]~input_o\ & (\i_wb_adr[2]~input_o\ & !\wla~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[5]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => \ALT_INV_wla~q\,
	datae => \ALT_INV_rlb~q\,
	dataf => \ALT_INV_state_0~q\,
	combout => \RS~4_combout\);

-- Location: LABCELL_X13_Y2_N12
\RS~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~7_combout\ = ( \RS~5_combout\ & ( \RS~4_combout\ & ( (!\i_wb_data[12]~input_o\ & (!\i_wb_data[0]~input_o\ & (!\i_wb_data[6]~input_o\ & \RS~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_data[12]~input_o\,
	datab => \ALT_INV_i_wb_data[0]~input_o\,
	datac => \ALT_INV_i_wb_data[6]~input_o\,
	datad => \ALT_INV_RS~6_combout\,
	datae => \ALT_INV_RS~5_combout\,
	dataf => \ALT_INV_RS~4_combout\,
	combout => \RS~7_combout\);

-- Location: LABCELL_X19_Y5_N51
\RS~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \RS~8_combout\ = ( \RS~2_combout\ & ( \RS~7_combout\ & ( (\RS~3_combout\ & (\RS~1_combout\ & (\RS~0_combout\ & !\i_wb_data[18]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RS~3_combout\,
	datab => \ALT_INV_RS~1_combout\,
	datac => \ALT_INV_RS~0_combout\,
	datad => \ALT_INV_i_wb_data[18]~input_o\,
	datae => \ALT_INV_RS~2_combout\,
	dataf => \ALT_INV_RS~7_combout\,
	combout => \RS~8_combout\);

-- Location: FF_X19_Y5_N53
RS : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \RS~8_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RS~q\);

-- Location: MLABCELL_X15_Y5_N33
\sigma[22]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \sigma[22]~0_combout\ = ( \RS~q\ & ( \state_1.0010000000~q\ & ( ((!\update_esu~1_combout\) # ((\i_wb_adr[4]~input_o\ & \i_wb_adr[3]~input_o\))) # (\state_1.0000000001~q\) ) ) ) # ( !\RS~q\ & ( \state_1.0010000000~q\ & ( \state_1.0000000001~q\ ) ) ) # ( 
-- \RS~q\ & ( !\state_1.0010000000~q\ & ( (!\state_1.0000000001~q\ & ((!\update_esu~1_combout\) # ((\i_wb_adr[4]~input_o\ & \i_wb_adr[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000010000110011001100111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datab => \ALT_INV_state_1.0000000001~q\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_update_esu~1_combout\,
	datae => \ALT_INV_RS~q\,
	dataf => \ALT_INV_state_1.0010000000~q\,
	combout => \sigma[22]~0_combout\);

-- Location: FF_X16_Y6_N50
\sigma[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(0));

-- Location: LABCELL_X10_Y5_N45
\a[31]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \a[31]~2_combout\ = ( !\state_1.0001000000~q\ & ( !\state_1.0000001000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_state_1.0000001000~q\,
	dataf => \ALT_INV_state_1.0001000000~q\,
	combout => \a[31]~2_combout\);

-- Location: LABCELL_X18_Y5_N18
\Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = ( !\Mux0~0_combout\ & ( (\update_esu~0_combout\ & (\state_0~q\ & (\adr_check~combout\ & !\i_wb_adr[2]~input_o\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_update_esu~0_combout\,
	datab => \ALT_INV_state_0~q\,
	datac => \ALT_INV_adr_check~combout\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Decoder0~0_combout\);

-- Location: FF_X11_Y5_N17
\pv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[0]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(0));

-- Location: LABCELL_X10_Y5_N0
\Selector160~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector160~0_combout\ = ( pv(0) & ( (!\a[31]~1_combout\ & (((\a[31]~2_combout\)))) # (\a[31]~1_combout\ & ((!\a[31]~2_combout\ & ((sigma(0)))) # (\a[31]~2_combout\ & (kd(0))))) ) ) # ( !pv(0) & ( (!\a[31]~1_combout\) # ((!\a[31]~2_combout\ & 
-- ((sigma(0)))) # (\a[31]~2_combout\ & (kd(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110111011101011111011101100000101101110110000010110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[31]~1_combout\,
	datab => ALT_INV_kd(0),
	datac => ALT_INV_sigma(0),
	datad => \ALT_INV_a[31]~2_combout\,
	dataf => ALT_INV_pv(0),
	combout => \Selector160~0_combout\);

-- Location: MLABCELL_X15_Y3_N15
WideOr11 : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr11~combout\ = ( !\state_1.0000100000~q\ & ( \state_1.0000000001~q\ & ( (!\state_1.1000000000~q\ & !\state_1.0000000100~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.1000000000~q\,
	datad => \ALT_INV_state_1.0000000100~q\,
	datae => \ALT_INV_state_1.0000100000~q\,
	dataf => \ALT_INV_state_1.0000000001~q\,
	combout => \WideOr11~combout\);

-- Location: FF_X10_Y5_N2
\a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector160~0_combout\,
	asdata => \adder_32bit_0|o_s\(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[0]~DUPLICATE_q\);

-- Location: FF_X11_Y5_N22
cout : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector161~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cout~q\);

-- Location: LABCELL_X11_Y5_N21
\Selector161~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector161~0_combout\ = ( \state_1.0000001000~q\ ) # ( !\state_1.0000001000~q\ & ( (!\state_1.0000010000~q\ & \cout~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0000010000~q\,
	datad => \ALT_INV_cout~q\,
	dataf => \ALT_INV_state_1.0000001000~q\,
	combout => \Selector161~0_combout\);

-- Location: FF_X11_Y5_N23
\cout~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector161~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \cout~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y5_N48
\Selector168~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector168~0_combout\ = ( \md_index.10~q\ & ( \state_1.0000010000~q\ & ( \state_1.0000100000~q\ ) ) ) # ( !\md_index.10~q\ & ( \state_1.0000010000~q\ & ( \state_1.0000100000~q\ ) ) ) # ( \md_index.10~q\ & ( !\state_1.0000010000~q\ & ( 
-- (!\state_1.0001000000~q\) # (\state_1.0000100000~q\) ) ) ) # ( !\md_index.10~q\ & ( !\state_1.0000010000~q\ & ( \state_1.0000100000~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_1.0000100000~q\,
	datac => \ALT_INV_state_1.0001000000~q\,
	datae => \ALT_INV_md_index.10~q\,
	dataf => \ALT_INV_state_1.0000010000~q\,
	combout => \Selector168~0_combout\);

-- Location: FF_X15_Y5_N50
\md_index.10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector168~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \md_index.10~q\);

-- Location: FF_X18_Y5_N56
\kd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[1]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(1));

-- Location: LABCELL_X17_Y1_N39
\Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~2_combout\ = ( !\i_wb_adr[4]~input_o\ & ( (!\i_wb_adr[3]~input_o\ & \i_wb_adr[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => \ALT_INV_i_wb_adr[4]~input_o\,
	combout => \Decoder0~2_combout\);

-- Location: LABCELL_X18_Y5_N24
\Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~3_combout\ = ( \state_0~q\ & ( !\Mux0~0_combout\ & ( (\Decoder0~2_combout\ & (\Equal0~1_combout\ & (!\i_wb_adr[5]~input_o\ & \Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Decoder0~2_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_i_wb_adr[5]~input_o\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_state_0~q\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Decoder0~3_combout\);

-- Location: FF_X10_Y6_N41
\ki[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[1]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(1));

-- Location: LABCELL_X10_Y6_N24
\mr[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[1]~2_combout\ = ( ki(1) & ( (!\md_index.10~q\) # (kd(1)) ) ) # ( !ki(1) & ( (\md_index.10~q\ & kd(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_kd(1),
	dataf => ALT_INV_ki(1),
	combout => \mr[1]~2_combout\);

-- Location: MLABCELL_X15_Y5_N3
\err[0][0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][0]~0_combout\ = ( \i_wb_adr[4]~input_o\ & ( \update_esu~1_combout\ & ( (!\state_1.0000000001~q\ & (((\i_wb_adr[3]~input_o\ & \RS~q\)))) # (\state_1.0000000001~q\ & (\state_1.0000010000~q\)) ) ) ) # ( !\i_wb_adr[4]~input_o\ & ( 
-- \update_esu~1_combout\ & ( (\state_1.0000000001~q\ & \state_1.0000010000~q\) ) ) ) # ( \i_wb_adr[4]~input_o\ & ( !\update_esu~1_combout\ & ( (!\state_1.0000000001~q\ & ((\RS~q\))) # (\state_1.0000000001~q\ & (\state_1.0000010000~q\)) ) ) ) # ( 
-- !\i_wb_adr[4]~input_o\ & ( !\update_esu~1_combout\ & ( (!\state_1.0000000001~q\ & ((\RS~q\))) # (\state_1.0000000001~q\ & (\state_1.0000010000~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100010001000100010001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_1.0000000001~q\,
	datab => \ALT_INV_state_1.0000010000~q\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_RS~q\,
	datae => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_update_esu~1_combout\,
	combout => \err[0][0]~0_combout\);

-- Location: FF_X11_Y2_N41
\err[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][1]~q\);

-- Location: MLABCELL_X15_Y3_N27
\Selector162~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector162~0_combout\ = ((!\state_1.0001000000~q\ & \start~q\)) # (\state_1.0000001000~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010101010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_1.0000001000~q\,
	datac => \ALT_INV_state_1.0001000000~q\,
	datad => \ALT_INV_start~q\,
	combout => \Selector162~0_combout\);

-- Location: FF_X15_Y3_N29
start : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector162~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \start~q\);

-- Location: LABCELL_X9_Y2_N9
\multiplier_16x16bit_pipelined|stage_0_ready~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|stage_0_ready~feeder_combout\ = ( \start~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_start~q\,
	combout => \multiplier_16x16bit_pipelined|stage_0_ready~feeder_combout\);

-- Location: FF_X9_Y2_N11
\multiplier_16x16bit_pipelined|stage_0_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|stage_0_ready~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|stage_0_ready~q\);

-- Location: FF_X8_Y5_N50
\multiplier_16x16bit_pipelined|reg_layer_2_w0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|mr\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w0\(1));

-- Location: FF_X7_Y5_N50
\ki[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[0]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(0));

-- Location: MLABCELL_X6_Y2_N27
\mr[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[0]~3_combout\ = ( \md_index.10~q\ & ( kd(0) ) ) # ( !\md_index.10~q\ & ( ki(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(0),
	datac => ALT_INV_ki(0),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[0]~3_combout\);

-- Location: FF_X11_Y6_N37
\kpd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(0));

-- Location: MLABCELL_X15_Y3_N57
\Selector167~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector167~0_combout\ = ( \md_index.01~q\ & ( \state_1.0000100000~q\ & ( \state_1.0000010000~q\ ) ) ) # ( !\md_index.01~q\ & ( \state_1.0000100000~q\ & ( \state_1.0000010000~q\ ) ) ) # ( \md_index.01~q\ & ( !\state_1.0000100000~q\ & ( 
-- (!\state_1.0001000000~q\) # (\state_1.0000010000~q\) ) ) ) # ( !\md_index.01~q\ & ( !\state_1.0000100000~q\ & ( \state_1.0000010000~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100111111001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_1.0000010000~q\,
	datac => \ALT_INV_state_1.0001000000~q\,
	datae => \ALT_INV_md_index.01~q\,
	dataf => \ALT_INV_state_1.0000100000~q\,
	combout => \Selector167~0_combout\);

-- Location: FF_X15_Y3_N59
\md_index.01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector167~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \md_index.01~q\);

-- Location: FF_X6_Y2_N29
\multiplier_16x16bit_pipelined|mr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[0]~3_combout\,
	asdata => kpd(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(0));

-- Location: LABCELL_X11_Y6_N3
\md[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[0]~2_combout\ = (!\md_index.01~q\ & (\adder_32bit_0|o_s\(0))) # (\md_index.01~q\ & ((\err[0][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|ALT_INV_o_s\(0),
	datab => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][0]~q\,
	combout => \md[0]~2_combout\);

-- Location: LABCELL_X16_Y6_N39
\err[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[1][0]~feeder_combout\ = ( \adder_32bit_0|o_s\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(0),
	combout => \err[1][0]~feeder_combout\);

-- Location: FF_X16_Y6_N40
\err[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[1][0]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][0]~q\);

-- Location: FF_X11_Y6_N5
\multiplier_16x16bit_pipelined|md[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[0]~2_combout\,
	asdata => \err[1][0]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(0));

-- Location: MLABCELL_X15_Y3_N3
\md[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[1]~3_combout\ = ( \md_index.01~q\ & ( \adder_32bit_0|o_s\(1) & ( \err[0][1]~q\ ) ) ) # ( !\md_index.01~q\ & ( \adder_32bit_0|o_s\(1) ) ) # ( \md_index.01~q\ & ( !\adder_32bit_0|o_s\(1) & ( \err[0][1]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][1]~q\,
	datae => \ALT_INV_md_index.01~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(1),
	combout => \md[1]~3_combout\);

-- Location: FF_X16_Y4_N44
\err[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][1]~q\);

-- Location: FF_X15_Y3_N4
\multiplier_16x16bit_pipelined|md[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[1]~3_combout\,
	asdata => \err[1][1]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y3_N3
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[1]~12_combout\ = ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(0) & (\multiplier_16x16bit_pipelined|mr\(1) & !\multiplier_16x16bit_pipelined|md\(0))) # 
-- (\multiplier_16x16bit_pipelined|mr\(0) & (!\multiplier_16x16bit_pipelined|mr\(1))) ) ) # ( !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(0)) # 
-- (\multiplier_16x16bit_pipelined|mr\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100110001001100010011000101100100011001000110010001100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[1]~12_combout\);

-- Location: FF_X7_Y3_N4
\multiplier_16x16bit_pipelined|reg_layer_2_w1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[1]~12_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w1~q\);

-- Location: LABCELL_X9_Y5_N15
\multiplier_16x16bit_pipelined|adder_32bit|o_s[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(1) = ( \multiplier_16x16bit_pipelined|reg_layer_2_w0\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w0\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w1~q\) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w0\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(1));

-- Location: LABCELL_X17_Y6_N6
\kp[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kp[1]~feeder_combout\ = ( \i_wb_data[1]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[1]~input_o\,
	combout => \kp[1]~feeder_combout\);

-- Location: LABCELL_X18_Y5_N30
\Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = ( !\i_wb_adr[4]~input_o\ & ( !\Mux0~0_combout\ & ( (\adr_check~combout\ & (!\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\ & \state_0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_adr_check~combout\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_state_0~q\,
	datae => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Decoder0~1_combout\);

-- Location: FF_X17_Y6_N8
\kp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kp[1]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(1));

-- Location: LABCELL_X18_Y5_N6
\Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~5_combout\ = ( !\i_wb_adr[4]~input_o\ & ( !\Mux0~0_combout\ & ( (\adr_check~combout\ & (\i_wb_adr[3]~input_o\ & (\i_wb_adr[2]~input_o\ & \state_0~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_adr_check~combout\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_state_0~q\,
	datae => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_Mux0~0_combout\,
	combout => \Decoder0~5_combout\);

-- Location: FF_X17_Y6_N14
\sp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[1]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(1));

-- Location: LABCELL_X13_Y3_N12
\p[27]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \p[27]~1_combout\ = ( \a~0_combout\ & ( \state_1.0000010000~q\ ) ) # ( !\a~0_combout\ & ( \state_1.0000010000~q\ ) ) # ( \a~0_combout\ & ( !\state_1.0000010000~q\ ) ) # ( !\a~0_combout\ & ( !\state_1.0000010000~q\ & ( \state_1.0001000000~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0001000000~q\,
	datae => \ALT_INV_a~0_combout\,
	dataf => \ALT_INV_state_1.0000010000~q\,
	combout => \p[27]~1_combout\);

-- Location: MLABCELL_X15_Y3_N33
\p[27]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \p[27]~0_combout\ = ( !\state_1.0001000000~q\ & ( !\a~0_combout\ & ( (\state_1.0000001000~q\) # (\state_1.0000010000~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_state_1.0000010000~q\,
	datad => \ALT_INV_state_1.0000001000~q\,
	datae => \ALT_INV_state_1.0001000000~q\,
	dataf => \ALT_INV_a~0_combout\,
	combout => \p[27]~0_combout\);

-- Location: LABCELL_X10_Y5_N12
\Selector127~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector127~0_combout\ = ( \p[27]~1_combout\ & ( \p[27]~0_combout\ & ( !\err[0][1]~q\ ) ) ) # ( !\p[27]~1_combout\ & ( \p[27]~0_combout\ & ( sp(1) ) ) ) # ( \p[27]~1_combout\ & ( !\p[27]~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(1) ) 
-- ) ) # ( !\p[27]~1_combout\ & ( !\p[27]~0_combout\ & ( kp(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100000000111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][1]~q\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(1),
	datac => ALT_INV_kp(1),
	datad => ALT_INV_sp(1),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \ALT_INV_p[27]~0_combout\,
	combout => \Selector127~0_combout\);

-- Location: FF_X11_Y5_N5
\p[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \Selector127~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(1));

-- Location: FF_X12_Y4_N11
\pv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[1]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(1));

-- Location: FF_X16_Y6_N19
\sigma[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(1));

-- Location: LABCELL_X11_Y5_N54
\Selector159~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector159~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & ((sigma(1)))) # (\a[31]~2_combout\ & (kd(1))) ) ) # ( !\a[31]~1_combout\ & ( (!pv(1) & !\a[31]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(1),
	datab => ALT_INV_pv(1),
	datac => \ALT_INV_a[31]~2_combout\,
	datad => ALT_INV_sigma(1),
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector159~0_combout\);

-- Location: FF_X11_Y5_N56
\a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector159~0_combout\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(1));

-- Location: FF_X10_Y5_N1
\a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector160~0_combout\,
	asdata => \adder_32bit_0|o_s\(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(0));

-- Location: LABCELL_X11_Y5_N12
\adder_32bit_0|o_s[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(1) = ( a(0) & ( !p(1) $ (!a(1) $ (((\cout~q\) # (p(0))))) ) ) # ( !a(0) & ( !p(1) $ (!a(1) $ (((p(0) & \cout~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(0),
	datab => \ALT_INV_cout~q\,
	datac => ALT_INV_p(1),
	datad => ALT_INV_a(1),
	dataf => ALT_INV_a(0),
	combout => \adder_32bit_0|o_s\(1));

-- Location: FF_X16_Y6_N26
\kpd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(1));

-- Location: FF_X10_Y6_N26
\multiplier_16x16bit_pipelined|mr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[1]~2_combout\,
	asdata => kpd(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(1));

-- Location: LABCELL_X10_Y3_N15
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[0]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( !\multiplier_16x16bit_pipelined|mr\(1) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( \multiplier_16x16bit_pipelined|mr\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[0]~0_combout\);

-- Location: FF_X10_Y3_N16
\multiplier_16x16bit_pipelined|reg_layer_2_w0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[0]~0_combout\,
	asdata => \multiplier_16x16bit_pipelined|mr\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w0\(0));

-- Location: FF_X7_Y5_N31
\sp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[0]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(0));

-- Location: FF_X9_Y5_N5
\kp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[0]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(0));

-- Location: LABCELL_X9_Y5_N42
\Selector128~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector128~0_combout\ = ( !\p[27]~1_combout\ & ( (((!\p[27]~0_combout\ & ((kp(0)))) # (\p[27]~0_combout\ & (sp(0))))) ) ) # ( \p[27]~1_combout\ & ( ((!\p[27]~0_combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w0\(0) $ 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w0\(1))))) # (\p[27]~0_combout\ & (((!\err[0][0]~q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111010110100101101000110011001100111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0),
	datab => ALT_INV_sp(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1),
	datad => \ALT_INV_err[0][0]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \ALT_INV_p[27]~0_combout\,
	datag => ALT_INV_kp(0),
	combout => \Selector128~0_combout\);

-- Location: FF_X9_Y5_N43
\p[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector128~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(0));

-- Location: LABCELL_X10_Y5_N54
\adder_32bit_0|o_s[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(0) = ( \cout~DUPLICATE_q\ & ( p(0) & ( \a[0]~DUPLICATE_q\ ) ) ) # ( !\cout~DUPLICATE_q\ & ( p(0) & ( !\a[0]~DUPLICATE_q\ ) ) ) # ( \cout~DUPLICATE_q\ & ( !p(0) & ( !\a[0]~DUPLICATE_q\ ) ) ) # ( !\cout~DUPLICATE_q\ & ( !p(0) & ( 
-- \a[0]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_a[0]~DUPLICATE_q\,
	datae => \ALT_INV_cout~DUPLICATE_q\,
	dataf => ALT_INV_p(0),
	combout => \adder_32bit_0|o_s\(0));

-- Location: FF_X9_Y5_N11
\err[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(0),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][0]~q\);

-- Location: LABCELL_X11_Y6_N36
\o_wb_data~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~0_combout\ = ( kpd(0) & ( pv(0) & ( (!\i_wb_adr[3]~input_o\) # ((!\i_wb_adr[2]~input_o\ & (\err[0][0]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][0]~q\)))) ) ) ) # ( !kpd(0) & ( pv(0) & ( (!\i_wb_adr[3]~input_o\ & (((!\i_wb_adr[2]~input_o\)))) # 
-- (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (\err[0][0]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][0]~q\))))) ) ) ) # ( kpd(0) & ( !pv(0) & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ 
-- & (\err[0][0]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][0]~q\))))) ) ) ) # ( !kpd(0) & ( !pv(0) & ( (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (\err[0][0]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][0]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][0]~q\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_err[1][0]~q\,
	datae => ALT_INV_kpd(0),
	dataf => ALT_INV_pv(0),
	combout => \o_wb_data~0_combout\);

-- Location: LABCELL_X7_Y5_N30
\o_wb_data~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~4_combout\ = ( sp(0) & ( ki(0) & ( ((!\i_wb_adr[3]~input_o\ & (kp(0))) # (\i_wb_adr[3]~input_o\ & ((kd(0))))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !sp(0) & ( ki(0) & ( (!\i_wb_adr[3]~input_o\ & (((kp(0))) # (\i_wb_adr[2]~input_o\))) # 
-- (\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\ & ((kd(0))))) ) ) ) # ( sp(0) & ( !ki(0) & ( (!\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\ & (kp(0)))) # (\i_wb_adr[3]~input_o\ & (((kd(0))) # (\i_wb_adr[2]~input_o\))) ) ) ) # ( !sp(0) & ( !ki(0) & ( 
-- (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (kp(0))) # (\i_wb_adr[3]~input_o\ & ((kd(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_kp(0),
	datad => ALT_INV_kd(0),
	datae => ALT_INV_sp(0),
	dataf => ALT_INV_ki(0),
	combout => \o_wb_data~4_combout\);

-- Location: LABCELL_X17_Y5_N21
\o_wb_data~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~1_combout\ = ( !\i_wb_adr[5]~input_o\ & ( !\i_wb_adr[4]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \o_wb_data~1_combout\);

-- Location: LABCELL_X17_Y6_N36
\o_wb_data~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~2_combout\ = ( \Equal0~1_combout\ & ( !\o_wb_data~1_combout\ & ( \Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_o_wb_data~1_combout\,
	combout => \o_wb_data~2_combout\);

-- Location: LABCELL_X18_Y5_N12
\o_wb_data~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~3_combout\ = ( \i_wb_adr[4]~input_o\ & ( \Equal0~1_combout\ & ( (\Equal0~0_combout\ & \i_wb_adr[5]~input_o\) ) ) ) # ( !\i_wb_adr[4]~input_o\ & ( \Equal0~1_combout\ & ( \Equal0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_i_wb_adr[5]~input_o\,
	datae => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \o_wb_data~3_combout\);

-- Location: LABCELL_X18_Y5_N0
\of~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \of~0_combout\ = ( \Equal0~0_combout\ & ( \update_esu~2_combout\ & ( (\RS~q\ & (((!\Equal0~1_combout\) # (!\update_esu~0_combout\)) # (\i_wb_adr[5]~input_o\))) ) ) ) # ( !\Equal0~0_combout\ & ( \update_esu~2_combout\ & ( \RS~q\ ) ) ) # ( 
-- \Equal0~0_combout\ & ( !\update_esu~2_combout\ & ( \RS~q\ ) ) ) # ( !\Equal0~0_combout\ & ( !\update_esu~2_combout\ & ( \RS~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[5]~input_o\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_update_esu~0_combout\,
	datad => \ALT_INV_RS~q\,
	datae => \ALT_INV_Equal0~0_combout\,
	dataf => \ALT_INV_update_esu~2_combout\,
	combout => \of~0_combout\);

-- Location: MLABCELL_X15_Y3_N39
\Selector145~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector145~0_combout\ = ( \state_1.0001000000~q\ & ( !\state_1.0000001000~q\ & ( (!\state_1.0000010000~q\) # (\a~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101011111010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a~0_combout\,
	datac => \ALT_INV_state_1.0000010000~q\,
	datae => \ALT_INV_state_1.0001000000~q\,
	dataf => \ALT_INV_state_1.0000001000~q\,
	combout => \Selector145~0_combout\);

-- Location: FF_X9_Y6_N59
\kp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[15]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(15));

-- Location: FF_X10_Y4_N47
\err[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][15]~q\);

-- Location: FF_X10_Y6_N20
\sp[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[15]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(15));

-- Location: FF_X10_Y5_N17
\kd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[12]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(12));

-- Location: LABCELL_X13_Y2_N54
\ki[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[12]~feeder_combout\ = ( \i_wb_data[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[12]~input_o\,
	combout => \ki[12]~feeder_combout\);

-- Location: FF_X13_Y2_N56
\ki[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[12]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(12));

-- Location: LABCELL_X10_Y2_N15
\mr[12]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[12]~6_combout\ = ( \md_index.10~q\ & ( kd(12) ) ) # ( !\md_index.10~q\ & ( ki(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(12),
	datac => ALT_INV_ki(12),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[12]~6_combout\);

-- Location: FF_X9_Y5_N23
\err[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][11]~q\);

-- Location: FF_X12_Y2_N34
\sp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[11]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(11));

-- Location: FF_X12_Y2_N13
\kp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[11]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(11));

-- Location: FF_X13_Y2_N29
\kd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[10]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(10));

-- Location: MLABCELL_X6_Y2_N48
\ki[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[10]~feeder_combout\ = ( \i_wb_data[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[10]~input_o\,
	combout => \ki[10]~feeder_combout\);

-- Location: FF_X6_Y2_N50
\ki[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[10]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(10));

-- Location: LABCELL_X10_Y2_N39
\mr[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[10]~15_combout\ = ( ki(10) & ( \md_index.10~q\ & ( kd(10) ) ) ) # ( !ki(10) & ( \md_index.10~q\ & ( kd(10) ) ) ) # ( ki(10) & ( !\md_index.10~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(10),
	datae => ALT_INV_ki(10),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[10]~15_combout\);

-- Location: FF_X13_Y2_N5
\pv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[7]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(7));

-- Location: FF_X17_Y6_N50
\sp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[2]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(2));

-- Location: FF_X15_Y5_N11
\sigma[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(2));

-- Location: FF_X13_Y2_N35
\pv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[2]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(2));

-- Location: FF_X13_Y2_N11
\kd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[2]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(2));

-- Location: LABCELL_X11_Y5_N33
\Selector158~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector158~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & (sigma(2))) # (\a[31]~2_combout\ & ((kd(2)))) ) ) # ( !\a[31]~1_combout\ & ( (!\a[31]~2_combout\ & !pv(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[31]~2_combout\,
	datab => ALT_INV_sigma(2),
	datac => ALT_INV_pv(2),
	datad => ALT_INV_kd(2),
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector158~0_combout\);

-- Location: FF_X11_Y5_N34
\a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector158~0_combout\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(2));

-- Location: FF_X11_Y5_N1
\p[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector126~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(2));

-- Location: LABCELL_X11_Y5_N15
\adder_32bit_0|operator_A_2|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_2|P~combout\ = ( p(2) & ( !a(2) ) ) # ( !p(2) & ( a(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_a(2),
	dataf => ALT_INV_p(2),
	combout => \adder_32bit_0|operator_A_2|P~combout\);

-- Location: LABCELL_X11_Y5_N18
\adder_32bit_0|operator_C_stage_6_0|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ = ( p(0) & ( (!a(0) & (\cout~DUPLICATE_q\ & (!a(1) $ (!p(1))))) # (a(0) & (!a(1) $ (((!p(1)))))) ) ) # ( !p(0) & ( (a(0) & (\cout~DUPLICATE_q\ & (!a(1) $ (!p(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010000000010000001000010101001010100001010100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(1),
	datab => ALT_INV_a(0),
	datac => \ALT_INV_cout~DUPLICATE_q\,
	datad => ALT_INV_p(1),
	dataf => ALT_INV_p(0),
	combout => \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\);

-- Location: LABCELL_X11_Y5_N45
\adder_32bit_0|o_s[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(2) = ( \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ & ( !\adder_32bit_0|operator_A_2|P~combout\ ) ) # ( !\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ & ( !\adder_32bit_0|operator_A_2|P~combout\ $ (((!a(1)) # (!p(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010000011110101101011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(1),
	datac => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datad => ALT_INV_p(1),
	dataf => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(2));

-- Location: FF_X17_Y3_N23
\err[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][2]~q\);

-- Location: FF_X17_Y6_N47
\kp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[2]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(2));

-- Location: FF_X13_Y2_N16
\ki[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[2]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(2));

-- Location: LABCELL_X10_Y2_N18
\mr[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[2]~8_combout\ = ( \md_index.10~q\ & ( kd(2) ) ) # ( !\md_index.10~q\ & ( ki(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_kd(2),
	datac => ALT_INV_ki(2),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[2]~8_combout\);

-- Location: FF_X16_Y3_N31
\kpd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(2));

-- Location: FF_X10_Y2_N19
\multiplier_16x16bit_pipelined|mr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[2]~8_combout\,
	asdata => kpd(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(2));

-- Location: LABCELL_X18_Y6_N3
\kd[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kd[3]~feeder_combout\ = ( \i_wb_data[3]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[3]~input_o\,
	combout => \kd[3]~feeder_combout\);

-- Location: FF_X18_Y6_N5
\kd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kd[3]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(3));

-- Location: FF_X10_Y6_N56
\ki[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[3]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(3));

-- Location: LABCELL_X10_Y6_N3
\mr[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[3]~7_combout\ = ( \md_index.10~q\ & ( ki(3) & ( kd(3) ) ) ) # ( !\md_index.10~q\ & ( ki(3) ) ) # ( \md_index.10~q\ & ( !ki(3) & ( kd(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(3),
	datae => \ALT_INV_md_index.10~q\,
	dataf => ALT_INV_ki(3),
	combout => \mr[3]~7_combout\);

-- Location: LABCELL_X17_Y6_N57
\err[0][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][3]~feeder_combout\ = ( \adder_32bit_0|o_s\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(3),
	combout => \err[0][3]~feeder_combout\);

-- Location: FF_X17_Y6_N59
\err[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[0][3]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][3]~q\);

-- Location: LABCELL_X11_Y3_N42
\md[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[2]~14_combout\ = (!\md_index.01~q\ & (\adder_32bit_0|o_s\(2))) # (\md_index.01~q\ & ((\err[0][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|ALT_INV_o_s\(2),
	datab => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][2]~q\,
	combout => \md[2]~14_combout\);

-- Location: FF_X11_Y3_N23
\err[1][2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][2]~DUPLICATE_q\);

-- Location: FF_X11_Y3_N44
\multiplier_16x16bit_pipelined|md[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[2]~14_combout\,
	asdata => \err[1][2]~DUPLICATE_q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(2));

-- Location: LABCELL_X11_Y3_N45
\adder_32bit_0|operator_C_stage_2_1|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_2_1|Go~combout\ = ( \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ & ( (!\adder_32bit_0|operator_A_2|P~combout\ & !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datad => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_2_1|Go~combout\);

-- Location: FF_X12_Y6_N55
\p[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector125~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[3]~DUPLICATE_q\);

-- Location: FF_X16_Y6_N13
\sigma[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(3));

-- Location: FF_X12_Y4_N29
\pv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[3]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(3));

-- Location: LABCELL_X12_Y6_N48
\Selector157~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector157~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & ((sigma(3)))) # (\a[31]~2_combout\ & (kd(3))) ) ) # ( !\a[31]~1_combout\ & ( (!pv(3) & !\a[31]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(3),
	datab => ALT_INV_sigma(3),
	datac => ALT_INV_pv(3),
	datad => \ALT_INV_a[31]~2_combout\,
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector157~0_combout\);

-- Location: FF_X12_Y6_N49
\a[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector157~0_combout\,
	asdata => \adder_32bit_0|o_s\(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[3]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N54
\md[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[3]~13_combout\ = ( \md_index.01~q\ & ( \err[0][3]~q\ ) ) # ( !\md_index.01~q\ & ( !\adder_32bit_0|operator_C_stage_2_1|Go~combout\ $ (!\p[3]~DUPLICATE_q\ $ (!\a[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][3]~q\,
	datab => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~combout\,
	datac => \ALT_INV_p[3]~DUPLICATE_q\,
	datad => \ALT_INV_a[3]~DUPLICATE_q\,
	dataf => \ALT_INV_md_index.01~q\,
	combout => \md[3]~13_combout\);

-- Location: FF_X12_Y6_N8
\err[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][3]~q\);

-- Location: FF_X11_Y3_N55
\multiplier_16x16bit_pipelined|md[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[3]~13_combout\,
	asdata => \err[1][3]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N54
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10_combout\ = ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|mr\(1) $ (!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(0) & ( (\multiplier_16x16bit_pipelined|mr\(1) & !\multiplier_16x16bit_pipelined|md\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10_combout\);

-- Location: FF_X8_Y5_N56
\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N57
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & 
-- ((!\multiplier_16x16bit_pipelined|md\(0)))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr\(2)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(2)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(2) & ((\multiplier_16x16bit_pipelined|md\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101000010010001110100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9_combout\);

-- Location: FF_X8_Y5_N59
\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w3\(1));

-- Location: MLABCELL_X8_Y5_N18
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_1|negation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_1|negation~0_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1)) # (!\multiplier_16x16bit_pipelined|mr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111100001111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_1|negation~0_combout\);

-- Location: FF_X8_Y5_N20
\multiplier_16x16bit_pipelined|reg_layer_2_w2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_1|negation~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w2\(2));

-- Location: MLABCELL_X8_Y5_N36
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11_combout\ = (!\multiplier_16x16bit_pipelined|mr\(0) & (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(0) & 
-- (!\multiplier_16x16bit_pipelined|mr\(1) $ (((!\multiplier_16x16bit_pipelined|md\(2))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001000100010110100100010001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11_combout\);

-- Location: FF_X8_Y5_N38
\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(1) $ 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w2\(2))))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(1) $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) & \multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\);

-- Location: FF_X10_Y6_N17
\sp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[3]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(3));

-- Location: FF_X8_Y5_N37
\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[2]~11_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w2\(0));

-- Location: FF_X8_Y5_N40
\multiplier_16x16bit_pipelined|reg_layer_2_w2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w2\(1));

-- Location: LABCELL_X9_Y5_N36
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w1~q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w0\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w0\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w2\(0) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w2\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(2),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\);

-- Location: FF_X17_Y6_N20
\kp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[3]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(3));

-- Location: LABCELL_X12_Y6_N54
\Selector125~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector125~0_combout\ = ( !\p[27]~1_combout\ & ( (!\p[27]~0_combout\ & (((kp(3))))) # (\p[27]~0_combout\ & ((((sp(3)))))) ) ) # ( \p[27]~1_combout\ & ( (!\p[27]~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\)))))) # (\p[27]~0_combout\ & (!\err[0][3]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111010011100100111000001010010111111110010011100100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => \ALT_INV_err[0][3]~q\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|ALT_INV_P~combout\,
	datad => ALT_INV_sp(3),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	datag => ALT_INV_kp(3),
	combout => \Selector125~0_combout\);

-- Location: FF_X12_Y6_N56
\p[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector125~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(3));

-- Location: LABCELL_X12_Y6_N9
\adder_32bit_0|o_s[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(3) = !p(3) $ (!\a[3]~DUPLICATE_q\ $ (!\adder_32bit_0|operator_C_stage_2_1|Go~combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110011000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_p(3),
	datac => \ALT_INV_a[3]~DUPLICATE_q\,
	datad => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(3));

-- Location: FF_X12_Y6_N2
\kpd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(3));

-- Location: FF_X10_Y6_N4
\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[3]~7_combout\,
	asdata => kpd(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N39
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2)) # 
-- (!\multiplier_16x16bit_pipelined|md\(0)))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|mr\(2) & !\multiplier_16x16bit_pipelined|md\(0))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( 
-- (\multiplier_16x16bit_pipelined|md\(0) & (!\multiplier_16x16bit_pipelined|mr\(1) $ (!\multiplier_16x16bit_pipelined|mr\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011010000000000101101011111010101000001111101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10_combout\);

-- Location: FF_X8_Y5_N41
\multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[0]~10_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N33
\multiplier_16x16bit_pipelined|layer_4_full_adder_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\) ) ) # 
-- ( !\multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w2[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(2),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\);

-- Location: LABCELL_X9_Y5_N30
\multiplier_16x16bit_pipelined|adder_32bit|o_s[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(2) = ( \multiplier_16x16bit_pipelined|reg_layer_2_w0\(1) & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w0\(0)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w1~q\))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w0\(1) & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001111000011001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(2));

-- Location: LABCELL_X11_Y5_N0
\Selector126~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector126~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(2) & ( (!\err[0][2]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(2) & ( (!\p[27]~0_combout\ & 
-- ((kp(2)))) # (\p[27]~0_combout\ & (sp(2))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(2) & ( (!\err[0][2]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(2) & 
-- ( (!\p[27]~0_combout\ & ((kp(2)))) # (\p[27]~0_combout\ & (sp(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000011000000110000000101111101011111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sp(2),
	datab => \ALT_INV_err[0][2]~q\,
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_kp(2),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(2),
	combout => \Selector126~0_combout\);

-- Location: FF_X11_Y5_N2
\p[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector126~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[2]~DUPLICATE_q\);

-- Location: FF_X11_Y5_N35
\a[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector158~0_combout\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[2]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y5_N42
\adder_32bit_0|operator_C_stage_2_1|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ = ( \a[2]~DUPLICATE_q\ & ( ((a(1) & p(1))) # (\p[2]~DUPLICATE_q\) ) ) # ( !\a[2]~DUPLICATE_q\ & ( (a(1) & (\p[2]~DUPLICATE_q\ & p(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(1),
	datac => \ALT_INV_p[2]~DUPLICATE_q\,
	datad => ALT_INV_p(1),
	dataf => \ALT_INV_a[2]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\);

-- Location: FF_X9_Y3_N35
\err[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][6]~q\);

-- Location: FF_X9_Y5_N41
\kp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[6]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(6));

-- Location: FF_X10_Y6_N34
\sp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[6]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(6));

-- Location: LABCELL_X13_Y2_N39
\kd[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kd[4]~feeder_combout\ = ( \i_wb_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[4]~input_o\,
	combout => \kd[4]~feeder_combout\);

-- Location: FF_X13_Y2_N41
\kd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kd[4]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(4));

-- Location: MLABCELL_X6_Y2_N3
\ki[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[4]~feeder_combout\ = ( \i_wb_data[4]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[4]~input_o\,
	combout => \ki[4]~feeder_combout\);

-- Location: FF_X6_Y2_N5
\ki[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[4]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(4));

-- Location: MLABCELL_X6_Y2_N6
\mr[4]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[4]~10_combout\ = ( ki(4) & ( (!\md_index.10~q\) # (kd(4)) ) ) # ( !ki(4) & ( (kd(4) & \md_index.10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(4),
	datac => \ALT_INV_md_index.10~q\,
	dataf => ALT_INV_ki(4),
	combout => \mr[4]~10_combout\);

-- Location: LABCELL_X17_Y6_N54
\err[0][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][4]~feeder_combout\ = ( \adder_32bit_0|o_s\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(4),
	combout => \err[0][4]~feeder_combout\);

-- Location: FF_X17_Y6_N56
\err[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[0][4]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][4]~q\);

-- Location: FF_X8_Y5_N58
\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[1]~9_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\);

-- Location: FF_X8_Y5_N55
\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[3]~10_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w3\(0));

-- Location: MLABCELL_X8_Y5_N0
\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w2\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w2\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w2[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w2\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2[0]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w2\(2),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\);

-- Location: LABCELL_X11_Y3_N0
\md[4]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[4]~12_combout\ = ( \adder_32bit_0|o_s\(4) & ( (!\md_index.01~q\) # (\err[0][4]~q\) ) ) # ( !\adder_32bit_0|o_s\(4) & ( (\md_index.01~q\ & \err[0][4]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][4]~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(4),
	combout => \md[4]~12_combout\);

-- Location: FF_X11_Y3_N38
\err[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(4),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][4]~q\);

-- Location: FF_X11_Y3_N1
\multiplier_16x16bit_pipelined|md[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[4]~12_combout\,
	asdata => \err[1][4]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(4));

-- Location: FF_X11_Y3_N56
\multiplier_16x16bit_pipelined|md[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[3]~13_combout\,
	asdata => \err[1][3]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(3));

-- Location: LABCELL_X7_Y3_N0
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ = (!\multiplier_16x16bit_pipelined|mr\(0) & (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(3))))) # (\multiplier_16x16bit_pipelined|mr\(0) & 
-- (!\multiplier_16x16bit_pipelined|mr\(1) $ ((!\multiplier_16x16bit_pipelined|md\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000110110000101000011011000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\);

-- Location: FF_X12_Y2_N44
\kd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[5]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(5));

-- Location: MLABCELL_X6_Y2_N51
\ki[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[5]~feeder_combout\ = ( \i_wb_data[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[5]~input_o\,
	combout => \ki[5]~feeder_combout\);

-- Location: FF_X6_Y2_N53
\ki[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[5]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(5));

-- Location: MLABCELL_X6_Y2_N15
\mr[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[5]~9_combout\ = ( ki(5) & ( (!\md_index.10~q\) # (kd(5)) ) ) # ( !ki(5) & ( (kd(5) & \md_index.10~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(5),
	datad => \ALT_INV_md_index.10~q\,
	dataf => ALT_INV_ki(5),
	combout => \mr[5]~9_combout\);

-- Location: FF_X12_Y6_N50
\a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector157~0_combout\,
	asdata => \adder_32bit_0|o_s\(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(3));

-- Location: FF_X18_Y5_N50
\pv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[4]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(4));

-- Location: FF_X16_Y6_N31
\sigma[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(4),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(4));

-- Location: LABCELL_X12_Y6_N36
\Selector156~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector156~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & ((sigma(4)))) # (\a[31]~2_combout\ & (kd(4))) ) ) # ( !\a[31]~1_combout\ & ( (!pv(4) & !\a[31]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(4),
	datab => ALT_INV_kd(4),
	datac => ALT_INV_sigma(4),
	datad => \ALT_INV_a[31]~2_combout\,
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector156~0_combout\);

-- Location: FF_X12_Y6_N38
\a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector156~0_combout\,
	asdata => \adder_32bit_0|o_s\(4),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(4));

-- Location: FF_X12_Y6_N20
\p[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector124~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(4));

-- Location: LABCELL_X12_Y6_N45
\adder_32bit_0|operator_C_stage_3_3|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ = ( p(3) & ( p(4) & ( (!a(3) & !a(4)) ) ) ) # ( !p(3) & ( p(4) & ( (a(3) & !a(4)) ) ) ) # ( p(3) & ( !p(4) & ( (!a(3) & a(4)) ) ) ) # ( !p(3) & ( !p(4) & ( (a(3) & a(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000001010101001010101000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(3),
	datad => ALT_INV_a(4),
	datae => ALT_INV_p(3),
	dataf => ALT_INV_p(4),
	combout => \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\);

-- Location: FF_X12_Y2_N38
\sp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[5]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(5));

-- Location: FF_X12_Y2_N50
\kp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[5]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(5));

-- Location: FF_X9_Y3_N53
\err[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][5]~q\);

-- Location: FF_X6_Y2_N16
\multiplier_16x16bit_pipelined|mr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[5]~9_combout\,
	asdata => kpd(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(5));

-- Location: LABCELL_X7_Y3_N33
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(1) & ((\multiplier_16x16bit_pipelined|mr\(2)))) 
-- # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2)) # (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr\(1) & !\multiplier_16x16bit_pipelined|mr\(2)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|mr\(1) & \multiplier_16x16bit_pipelined|mr\(2)))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|mr\(2)))) # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110100001000110011010000101100110001000010110011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\);

-- Location: LABCELL_X7_Y3_N42
\multiplier_16x16bit_pipelined|layer_1_full_adder_0|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_0|cout~combout\ = ( \multiplier_16x16bit_pipelined|mr\(4) & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr\(5) $ (!\multiplier_16x16bit_pipelined|md\(0))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(4) & ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( (!\multiplier_16x16bit_pipelined|mr\(5) $ (((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|md\(0))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\) ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ (!\multiplier_16x16bit_pipelined|md\(0))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|md\(0)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010100000001000100000001011111011111010101110111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[4]~9_combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[2]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_0|cout~combout\);

-- Location: FF_X7_Y3_N43
\multiplier_16x16bit_pipelined|reg_layer_2_w5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_0|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0));

-- Location: LABCELL_X7_Y3_N6
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0_combout\ = (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|mr\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110010001100100011001000110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0_combout\);

-- Location: FF_X8_Y3_N16
\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y5_N27
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & (((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010111011111110001011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\);

-- Location: LABCELL_X10_Y5_N36
\multiplier_16x16bit_pipelined|adder_32bit|o_s[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(5) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) $ 
-- (((!\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0))))) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001011001100110100110011001100101101001100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(0),
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(5));

-- Location: LABCELL_X12_Y3_N9
\Selector123~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector123~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(5) & ( (!\p[27]~0_combout\) # (!\err[0][5]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(5) & ( (!\p[27]~0_combout\ & 
-- ((kp(5)))) # (\p[27]~0_combout\ & (sp(5))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(5) & ( (\p[27]~0_combout\ & !\err[0][5]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(5) & 
-- ( (!\p[27]~0_combout\ & ((kp(5)))) # (\p[27]~0_combout\ & (sp(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000011110000000000110101001101011111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sp(5),
	datab => ALT_INV_kp(5),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => \ALT_INV_err[0][5]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(5),
	combout => \Selector123~0_combout\);

-- Location: FF_X12_Y3_N10
\p[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector123~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[5]~DUPLICATE_q\);

-- Location: FF_X15_Y6_N1
\sigma[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(5));

-- Location: FF_X12_Y3_N23
\pv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[5]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(5));

-- Location: LABCELL_X10_Y5_N18
\Selector155~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector155~0_combout\ = ( \a[31]~2_combout\ & ( \a[31]~1_combout\ & ( kd(5) ) ) ) # ( !\a[31]~2_combout\ & ( \a[31]~1_combout\ & ( sigma(5) ) ) ) # ( !\a[31]~2_combout\ & ( !\a[31]~1_combout\ & ( !pv(5) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000000110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sigma(5),
	datac => ALT_INV_kd(5),
	datad => ALT_INV_pv(5),
	datae => \ALT_INV_a[31]~2_combout\,
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector155~0_combout\);

-- Location: FF_X10_Y5_N19
\a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector155~0_combout\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(5));

-- Location: LABCELL_X11_Y5_N57
\adder_32bit_0|operator_A_5|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_5|P~combout\ = !\p[5]~DUPLICATE_q\ $ (!a(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_p[5]~DUPLICATE_q\,
	datad => ALT_INV_a(5),
	combout => \adder_32bit_0|operator_A_5|P~combout\);

-- Location: LABCELL_X12_Y6_N6
\adder_32bit_0|operator_B_stage_2_3|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ = ( a(3) & ( (!a(4) & (p(4) & p(3))) # (a(4) & ((p(3)) # (p(4)))) ) ) # ( !a(3) & ( (a(4) & p(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(4),
	datac => ALT_INV_p(4),
	datad => ALT_INV_p(3),
	dataf => ALT_INV_a(3),
	combout => \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\);

-- Location: LABCELL_X11_Y5_N24
\adder_32bit_0|o_s[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(5) = ( \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_A_5|P~combout\ ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( 
-- \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ $ (!\adder_32bit_0|operator_A_5|P~combout\) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_A_5|P~combout\ ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_A_5|P~combout\ 
-- $ (((!\adder_32bit_0|operator_C_stage_3_3|Go~0_combout\) # ((!\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\) # (!\adder_32bit_0|operator_A_2|P~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110110110011001100110001100110011001101100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_A_5|ALT_INV_P~combout\,
	datac => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datae => \adder_32bit_0|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(5));

-- Location: FF_X11_Y3_N7
\kpd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(5));

-- Location: FF_X6_Y2_N17
\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[5]~9_combout\,
	asdata => kpd(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y3_N18
\multiplier_16x16bit_pipelined|layer_1_full_adder_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_0|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( \multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(0) $ (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( 
-- \multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ $ (((!\multiplier_16x16bit_pipelined|md\(0) $ (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # 
-- (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( !\multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|md\(0)) # (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[2]~8_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|mr\(4) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[4]~9_combout\ $ (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((\multiplier_16x16bit_pipelined|md\(0) & 
-- \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001110010010011011001100011100100111001110001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[4]~9_combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[2]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_0|S~combout\);

-- Location: FF_X8_Y3_N19
\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0));

-- Location: LABCELL_X9_Y5_N24
\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ 
-- & ( \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\);

-- Location: LABCELL_X9_Y5_N12
\multiplier_16x16bit_pipelined|adder_32bit|o_s[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(4) = ( \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0)) # (!\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & !\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0)))))) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0)))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0)) # (!\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111110000101110111111011101000100000011110100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0),
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(4));

-- Location: FF_X6_Y2_N58
\sp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[4]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(4));

-- Location: FF_X18_Y5_N35
\kp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[4]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(4));

-- Location: LABCELL_X12_Y6_N18
\Selector124~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector124~0_combout\ = ( \p[27]~1_combout\ & ( kp(4) & ( (!\p[27]~0_combout\ & ((\multiplier_16x16bit_pipelined|adder_32bit|o_s\(4)))) # (\p[27]~0_combout\ & (!\err[0][4]~q\)) ) ) ) # ( !\p[27]~1_combout\ & ( kp(4) & ( (!\p[27]~0_combout\) # (sp(4)) ) 
-- ) ) # ( \p[27]~1_combout\ & ( !kp(4) & ( (!\p[27]~0_combout\ & ((\multiplier_16x16bit_pipelined|adder_32bit|o_s\(4)))) # (\p[27]~0_combout\ & (!\err[0][4]~q\)) ) ) ) # ( !\p[27]~1_combout\ & ( !kp(4) & ( (\p[27]~0_combout\ & sp(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101010011100100111010101010111111110100111001001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => \ALT_INV_err[0][4]~q\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(4),
	datad => ALT_INV_sp(4),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => ALT_INV_kp(4),
	combout => \Selector124~0_combout\);

-- Location: FF_X12_Y6_N19
\p[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector124~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[4]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y6_N51
\adder_32bit_0|operator_A_4|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_4|P~combout\ = !\p[4]~DUPLICATE_q\ $ (!a(4))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_p[4]~DUPLICATE_q\,
	datad => ALT_INV_a(4),
	combout => \adder_32bit_0|operator_A_4|P~combout\);

-- Location: LABCELL_X11_Y3_N39
\adder_32bit_0|o_s[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(4) = ( \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( \adder_32bit_0|operator_A_4|P~combout\ & ( (!\a[3]~DUPLICATE_q\ & !\p[3]~DUPLICATE_q\) ) ) ) # ( !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( 
-- \adder_32bit_0|operator_A_4|P~combout\ & ( (!\a[3]~DUPLICATE_q\ & ((!\adder_32bit_0|operator_A_2|P~combout\) # ((!\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\) # (!\p[3]~DUPLICATE_q\)))) # (\a[3]~DUPLICATE_q\ & (!\p[3]~DUPLICATE_q\ & 
-- ((!\adder_32bit_0|operator_A_2|P~combout\) # (!\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\)))) ) ) ) # ( \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_A_4|P~combout\ & ( (\p[3]~DUPLICATE_q\) # (\a[3]~DUPLICATE_q\) ) 
-- ) ) # ( !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( !\adder_32bit_0|operator_A_4|P~combout\ & ( (!\a[3]~DUPLICATE_q\ & (\adder_32bit_0|operator_A_2|P~combout\ & (\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\ & \p[3]~DUPLICATE_q\))) # 
-- (\a[3]~DUPLICATE_q\ & (((\adder_32bit_0|operator_A_2|P~combout\ & \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\)) # (\p[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010111010101011111111111111110101010001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[3]~DUPLICATE_q\,
	datab => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datac => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	datad => \ALT_INV_p[3]~DUPLICATE_q\,
	datae => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_A_4|ALT_INV_P~combout\,
	combout => \adder_32bit_0|o_s\(4));

-- Location: FF_X12_Y6_N25
\kpd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(4),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(4));

-- Location: FF_X6_Y2_N7
\multiplier_16x16bit_pipelined|mr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[4]~10_combout\,
	asdata => kpd(4),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(4));

-- Location: LABCELL_X7_Y3_N30
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(4) & 
-- (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(5))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ (((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|mr\(4)))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ (((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|mr\(4)))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101000000101001110100000010111001010000001011100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\);

-- Location: LABCELL_X7_Y3_N21
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md\(2))) 
-- # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(3)))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (((!\multiplier_16x16bit_pipelined|md\(3) & !\multiplier_16x16bit_pipelined|mr\(1))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (((\multiplier_16x16bit_pipelined|md\(3) & \multiplier_16x16bit_pipelined|mr\(1))))) # (\multiplier_16x16bit_pipelined|mr\(2) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(1) & ((\multiplier_16x16bit_pipelined|md\(3)))) # (\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|md\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110000001010110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\);

-- Location: LABCELL_X11_Y3_N12
\md[5]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[5]~11_combout\ = ( \adder_32bit_0|o_s\(5) & ( (!\md_index.01~q\) # (\err[0][5]~q\) ) ) # ( !\adder_32bit_0|o_s\(5) & ( (\md_index.01~q\ & \err[0][5]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][5]~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(5),
	combout => \md[5]~11_combout\);

-- Location: FF_X11_Y3_N29
\err[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][5]~q\);

-- Location: FF_X11_Y3_N14
\multiplier_16x16bit_pipelined|md[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[5]~11_combout\,
	asdata => \err[1][5]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(5));

-- Location: LABCELL_X7_Y3_N36
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\ = ( \multiplier_16x16bit_pipelined|md\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(0) & (!\multiplier_16x16bit_pipelined|md\(4) & \multiplier_16x16bit_pipelined|mr\(1))) # 
-- (\multiplier_16x16bit_pipelined|mr\(0) & ((!\multiplier_16x16bit_pipelined|mr\(1)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(5) & ( (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(4)) # 
-- (\multiplier_16x16bit_pipelined|mr\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101111000000001010111100001111101000000000111110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\);

-- Location: MLABCELL_X8_Y3_N27
\multiplier_16x16bit_pipelined|layer_1_full_adder_1|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_1|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[1]~9_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[3]~12_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[5]~14_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_1|S~combout\);

-- Location: FF_X8_Y3_N29
\multiplier_16x16bit_pipelined|reg_layer_2_w5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_1|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w5\(1));

-- Location: MLABCELL_X8_Y3_N57
\multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[1]~9_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[5]~14_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[3]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[5]~14_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[3]~12_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[1]~9_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout~combout\);

-- Location: FF_X8_Y3_N58
\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w6\(0));

-- Location: FF_X13_Y2_N8
\kd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[7]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(7));

-- Location: FF_X13_Y4_N47
\ki[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[7]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(7));

-- Location: LABCELL_X10_Y6_N6
\mr[7]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[7]~11_combout\ = ( ki(7) & ( (!\md_index.10~q\) # (kd(7)) ) ) # ( !ki(7) & ( (\md_index.10~q\ & kd(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_kd(7),
	dataf => ALT_INV_ki(7),
	combout => \mr[7]~11_combout\);

-- Location: FF_X11_Y6_N7
\kpd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(7));

-- Location: FF_X10_Y6_N8
\multiplier_16x16bit_pipelined|mr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[7]~11_combout\,
	asdata => kpd(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(7));

-- Location: FF_X10_Y5_N59
\kd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[6]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(6));

-- Location: FF_X10_Y6_N38
\ki[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[6]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(6));

-- Location: LABCELL_X10_Y6_N9
\mr[6]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[6]~12_combout\ = ( ki(6) & ( (!\md_index.10~q\) # (kd(6)) ) ) # ( !ki(6) & ( (\md_index.10~q\ & kd(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_kd(6),
	dataf => ALT_INV_ki(6),
	combout => \mr[6]~12_combout\);

-- Location: FF_X12_Y5_N40
\kpd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(6));

-- Location: FF_X10_Y6_N10
\multiplier_16x16bit_pipelined|mr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[6]~12_combout\,
	asdata => kpd(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(6));

-- Location: MLABCELL_X8_Y3_N3
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ = ( \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|mr\(7) & !\multiplier_16x16bit_pipelined|mr\(6)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\);

-- Location: LABCELL_X7_Y3_N54
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ = ( \multiplier_16x16bit_pipelined|mr\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ 
-- ((!\multiplier_16x16bit_pipelined|md\(4))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|md\(3))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(1) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md\(3))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ 
-- ((!\multiplier_16x16bit_pipelined|md\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000101000011011000010100001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\);

-- Location: MLABCELL_X8_Y3_N54
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ = ( \multiplier_16x16bit_pipelined|mr\(7) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md\(0)) # 
-- (!\multiplier_16x16bit_pipelined|mr\(6)))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(0) & !\multiplier_16x16bit_pipelined|mr\(6))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(7) & ( 
-- (\multiplier_16x16bit_pipelined|md\(0) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110011111100110000001111110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\);

-- Location: LABCELL_X11_Y5_N36
\adder_32bit_0|operator_C_stage_3_2|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_3_2|Go~combout\ = ( \adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( (!\adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ & !\adder_32bit_0|operator_B_stage_2_3|Go~0_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ((!\adder_32bit_0|operator_C_stage_6_0|Go~0_combout\) # ((!\adder_32bit_0|operator_A_2|P~combout\) # 
-- (!\adder_32bit_0|operator_C_stage_3_3|Go~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111000000000111111100000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datac => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_3_2|Go~combout\);

-- Location: LABCELL_X11_Y3_N30
\md[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[6]~10_combout\ = ( \adder_32bit_0|operator_A_6|P~combout\ & ( \p[5]~DUPLICATE_q\ & ( (!\md_index.01~q\ & (\adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ((!a(5))))) # (\md_index.01~q\ & (((\err[0][6]~q\)))) ) ) ) # ( 
-- !\adder_32bit_0|operator_A_6|P~combout\ & ( \p[5]~DUPLICATE_q\ & ( (!\md_index.01~q\ & ((!\adder_32bit_0|operator_C_stage_3_2|Go~combout\) # ((a(5))))) # (\md_index.01~q\ & (((\err[0][6]~q\)))) ) ) ) # ( \adder_32bit_0|operator_A_6|P~combout\ & ( 
-- !\p[5]~DUPLICATE_q\ & ( (!\md_index.01~q\ & (((!a(5))) # (\adder_32bit_0|operator_C_stage_3_2|Go~combout\))) # (\md_index.01~q\ & (((\err[0][6]~q\)))) ) ) ) # ( !\adder_32bit_0|operator_A_6|P~combout\ & ( !\p[5]~DUPLICATE_q\ & ( (!\md_index.01~q\ & 
-- (!\adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ((a(5))))) # (\md_index.01~q\ & (((\err[0][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101101011110010011110001101101011110010011100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_md_index.01~q\,
	datab => \adder_32bit_0|operator_C_stage_3_2|ALT_INV_Go~combout\,
	datac => \ALT_INV_err[0][6]~q\,
	datad => ALT_INV_a(5),
	datae => \adder_32bit_0|operator_A_6|ALT_INV_P~combout\,
	dataf => \ALT_INV_p[5]~DUPLICATE_q\,
	combout => \md[6]~10_combout\);

-- Location: FF_X11_Y3_N26
\err[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][6]~q\);

-- Location: FF_X11_Y3_N31
\multiplier_16x16bit_pipelined|md[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[6]~10_combout\,
	asdata => \err[1][6]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(6));

-- Location: LABCELL_X7_Y3_N48
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ = ( \multiplier_16x16bit_pipelined|md\(6) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & ((\multiplier_16x16bit_pipelined|mr\(0)))) # (\multiplier_16x16bit_pipelined|mr\(1) & 
-- (!\multiplier_16x16bit_pipelined|md\(5) & !\multiplier_16x16bit_pipelined|mr\(0))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(6) & ( (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(5)) # 
-- (\multiplier_16x16bit_pipelined|mr\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010001010100010101001010010010100100101001001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\);

-- Location: LABCELL_X7_Y3_N24
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|mr\(4)))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4)) # (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(4)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr\(4)))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ 
-- & ((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|mr\(4)))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110100001000110011010000101100110001000010110011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\);

-- Location: MLABCELL_X8_Y3_N24
\multiplier_16x16bit_pipelined|layer_1_compressor42_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_0|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[4]~11_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[0]~8_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[6]~13_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[2]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_0|S~combout\);

-- Location: FF_X8_Y3_N26
\multiplier_16x16bit_pipelined|reg_layer_2_w6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_compressor42_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1));

-- Location: LABCELL_X13_Y3_N27
\multiplier_16x16bit_pipelined|layer_4_half_adder_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ = !\multiplier_16x16bit_pipelined|reg_layer_2_w6\(0) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\);

-- Location: LABCELL_X10_Y5_N9
\multiplier_16x16bit_pipelined|adder_32bit|o_s[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(6) = ( \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ 
-- $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & !\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & !\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_3|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100111100001111000011110000111100011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(0),
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(0),
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(6));

-- Location: LABCELL_X10_Y5_N30
\Selector122~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector122~0_combout\ = ( \p[27]~1_combout\ & ( \p[27]~0_combout\ & ( !\err[0][6]~q\ ) ) ) # ( !\p[27]~1_combout\ & ( \p[27]~0_combout\ & ( sp(6) ) ) ) # ( \p[27]~1_combout\ & ( !\p[27]~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(6) ) 
-- ) ) # ( !\p[27]~1_combout\ & ( !\p[27]~0_combout\ & ( kp(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111100001111000011111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][6]~q\,
	datab => ALT_INV_kp(6),
	datac => ALT_INV_sp(6),
	datad => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(6),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \ALT_INV_p[27]~0_combout\,
	combout => \Selector122~0_combout\);

-- Location: FF_X10_Y5_N31
\p[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector122~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(6));

-- Location: FF_X11_Y5_N11
\a[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \a[6]~feeder_combout\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[6]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N57
\adder_32bit_0|operator_A_6|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_6|P~combout\ = !p(6) $ (!\a[6]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(6),
	datad => \ALT_INV_a[6]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_A_6|P~combout\);

-- Location: LABCELL_X11_Y3_N24
\adder_32bit_0|o_s[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(6) = ( \adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ( \p[5]~DUPLICATE_q\ & ( !\adder_32bit_0|operator_A_6|P~combout\ $ (!a(5)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ( \p[5]~DUPLICATE_q\ & ( 
-- !\adder_32bit_0|operator_A_6|P~combout\ ) ) ) # ( \adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ( !\p[5]~DUPLICATE_q\ & ( \adder_32bit_0|operator_A_6|P~combout\ ) ) ) # ( !\adder_32bit_0|operator_C_stage_3_2|Go~combout\ & ( !\p[5]~DUPLICATE_q\ & ( 
-- !\adder_32bit_0|operator_A_6|P~combout\ $ (!a(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100110011001111001100110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_A_6|ALT_INV_P~combout\,
	datad => ALT_INV_a(5),
	datae => \adder_32bit_0|operator_C_stage_3_2|ALT_INV_Go~combout\,
	dataf => \ALT_INV_p[5]~DUPLICATE_q\,
	combout => \adder_32bit_0|o_s\(6));

-- Location: FF_X15_Y5_N7
\sigma[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(6));

-- Location: FF_X10_Y5_N44
\pv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[6]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(6));

-- Location: LABCELL_X10_Y5_N42
\Selector154~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector154~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & (sigma(6))) # (\a[31]~2_combout\ & ((kd(6)))) ) ) # ( !\a[31]~1_combout\ & ( (!\a[31]~2_combout\ & !pv(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000001000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sigma(6),
	datab => \ALT_INV_a[31]~2_combout\,
	datac => ALT_INV_kd(6),
	datad => ALT_INV_pv(6),
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector154~0_combout\);

-- Location: LABCELL_X11_Y5_N9
\a[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \a[6]~feeder_combout\ = \Selector154~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector154~0_combout\,
	combout => \a[6]~feeder_combout\);

-- Location: FF_X11_Y5_N10
\a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \a[6]~feeder_combout\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(6));

-- Location: LABCELL_X12_Y5_N54
\adder_32bit_0|operator_C_stage_3_3|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\ = ( \p[5]~DUPLICATE_q\ & ( (!a(5) & (!a(6) $ (!p(6)))) ) ) # ( !\p[5]~DUPLICATE_q\ & ( (a(5) & (!a(6) $ (!p(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000000011110000111100000000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(6),
	datac => ALT_INV_p(6),
	datad => ALT_INV_a(5),
	dataf => \ALT_INV_p[5]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\);

-- Location: LABCELL_X12_Y5_N18
\adder_32bit_0|operator_C_stage_3_3|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ = ( \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\ ) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~1_combout\ ) ) ) # ( \adder_32bit_0|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_B_stage_2_3|Go~0_combout\ & ( (\adder_32bit_0|operator_C_stage_3_3|Go~1_combout\ & (((\adder_32bit_0|operator_A_2|P~combout\ & \adder_32bit_0|operator_C_stage_6_0|Go~0_combout\)) # 
-- (\adder_32bit_0|operator_C_stage_2_1|Go~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000011100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_A_2|ALT_INV_P~combout\,
	datac => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~1_combout\,
	datad => \adder_32bit_0|operator_C_stage_6_0|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\);

-- Location: FF_X12_Y3_N11
\p[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector123~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(5));

-- Location: LABCELL_X11_Y3_N18
\adder_32bit_0|operator_B_stage_2_4|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ = ( \a[6]~DUPLICATE_q\ & ( p(6) ) ) # ( !\a[6]~DUPLICATE_q\ & ( p(6) & ( (p(5) & a(5)) ) ) ) # ( \a[6]~DUPLICATE_q\ & ( !p(6) & ( (p(5) & a(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(5),
	datad => ALT_INV_a(5),
	datae => \ALT_INV_a[6]~DUPLICATE_q\,
	dataf => ALT_INV_p(6),
	combout => \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\);

-- Location: FF_X13_Y3_N55
\a[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector153~0_combout\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[7]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y3_N27
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[1]~9_combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(6) & 
-- (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|mr\(6)))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|mr\(6)))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101000000101001110100000010111001010000001011100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[1]~9_combout\);

-- Location: FF_X8_Y3_N35
\multiplier_16x16bit_pipelined|reg_layer_2_w7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[1]~9_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1));

-- Location: LABCELL_X13_Y3_N57
\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ = (\multiplier_16x16bit_pipelined|reg_layer_2_w6\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\);

-- Location: LABCELL_X7_Y3_N18
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ = ( \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|md\(2))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md\(3)))))) # (\multiplier_16x16bit_pipelined|mr\(4) & (((!\multiplier_16x16bit_pipelined|md\(3) & 
-- !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(4) & (((\multiplier_16x16bit_pipelined|md\(3) & 
-- \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|md\(3)))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|md\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110000001010110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\);

-- Location: FF_X10_Y4_N44
\err[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][7]~q\);

-- Location: LABCELL_X11_Y6_N48
\md[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[7]~9_combout\ = ( \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( \a[7]~DUPLICATE_q\ & ( (!\md_index.01~q\ & (\p[7]~DUPLICATE_q\)) # (\md_index.01~q\ & ((\err[0][7]~q\))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( 
-- \a[7]~DUPLICATE_q\ & ( (!\md_index.01~q\ & (!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ $ ((\p[7]~DUPLICATE_q\)))) # (\md_index.01~q\ & (((\err[0][7]~q\)))) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( !\a[7]~DUPLICATE_q\ & ( 
-- (!\md_index.01~q\ & (!\p[7]~DUPLICATE_q\)) # (\md_index.01~q\ & ((\err[0][7]~q\))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( !\a[7]~DUPLICATE_q\ & ( (!\md_index.01~q\ & (!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ $ 
-- ((!\p[7]~DUPLICATE_q\)))) # (\md_index.01~q\ & (((\err[0][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000001111110011000000111110011001000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	datab => \ALT_INV_p[7]~DUPLICATE_q\,
	datac => \ALT_INV_err[0][7]~q\,
	datad => \ALT_INV_md_index.01~q\,
	datae => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	dataf => \ALT_INV_a[7]~DUPLICATE_q\,
	combout => \md[7]~9_combout\);

-- Location: FF_X11_Y6_N17
\err[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][7]~q\);

-- Location: FF_X11_Y6_N49
\multiplier_16x16bit_pipelined|md[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[7]~9_combout\,
	asdata => \err[1][7]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(7));

-- Location: LABCELL_X10_Y3_N9
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\ = ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|md\(7) $ (!\multiplier_16x16bit_pipelined|mr\(1)) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(0) & ( 
-- (!\multiplier_16x16bit_pipelined|md\(6) & \multiplier_16x16bit_pipelined|mr\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\);

-- Location: LABCELL_X7_Y3_N51
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & 
-- ((!\multiplier_16x16bit_pipelined|md\(4)))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(5))))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md\(5) & 
-- (!\multiplier_16x16bit_pipelined|mr\(2)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|md\(5) & (\multiplier_16x16bit_pipelined|mr\(2)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|md\(5))) # (\multiplier_16x16bit_pipelined|mr\(2) & ((\multiplier_16x16bit_pipelined|md\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101000010010001110100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\);

-- Location: LABCELL_X7_Y3_N12
\multiplier_16x16bit_pipelined|layer_1_full_adder_2|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[3]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[7]~15_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[5]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\);

-- Location: MLABCELL_X8_Y3_N36
\multiplier_16x16bit_pipelined|layer_2_full_adder_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_0|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\))))) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))))) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)))) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010000001100000010001011100010111011111100111111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[2]~8_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[0]~8_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[4]~11_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[6]~13_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|S~combout\);

-- Location: FF_X8_Y3_N37
\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w7\(0));

-- Location: FF_X8_Y3_N17
\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_2|negation~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w4\(1));

-- Location: FF_X8_Y3_N59
\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\);

-- Location: FF_X8_Y3_N20
\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y3_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000010101010000000000110011000000001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\);

-- Location: MLABCELL_X8_Y3_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ = ( !\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) 
-- & (\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w4\(1))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w4\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(1) & (((\multiplier_16x16bit_pipelined|reg_layer_2_w4[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w4\(1))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w5\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010001111100000001000111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w5\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\);

-- Location: LABCELL_X9_Y5_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\) # ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\);

-- Location: LABCELL_X9_Y5_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0)) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w4\(0)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w4[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w4\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011111111000011111111000000001111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w4[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\);

-- Location: LABCELL_X9_Y5_N33
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\ & 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\);

-- Location: LABCELL_X13_Y3_N39
\multiplier_16x16bit_pipelined|adder_32bit|o_s[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(7) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101100110011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(1),
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(0),
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(7));

-- Location: FF_X13_Y3_N20
\sp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[7]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(7));

-- Location: FF_X13_Y3_N38
\kp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[7]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(7));

-- Location: LABCELL_X13_Y3_N42
\Selector121~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector121~0_combout\ = ( \err[0][7]~q\ & ( kp(7) & ( (!\p[27]~0_combout\ & (((!\p[27]~1_combout\)) # (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(7)))) # (\p[27]~0_combout\ & (((sp(7) & !\p[27]~1_combout\)))) ) ) ) # ( !\err[0][7]~q\ & ( kp(7) & ( 
-- (!\p[27]~0_combout\ & (((!\p[27]~1_combout\)) # (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(7)))) # (\p[27]~0_combout\ & (((\p[27]~1_combout\) # (sp(7))))) ) ) ) # ( \err[0][7]~q\ & ( !kp(7) & ( (!\p[27]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(7) & ((\p[27]~1_combout\)))) # (\p[27]~0_combout\ & (((sp(7) & !\p[27]~1_combout\)))) ) ) ) # ( !\err[0][7]~q\ & ( !kp(7) & ( (!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(7) & 
-- ((\p[27]~1_combout\)))) # (\p[27]~0_combout\ & (((\p[27]~1_combout\) # (sp(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101110111000001010010001010101111011101111010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(7),
	datac => ALT_INV_sp(7),
	datad => \ALT_INV_p[27]~1_combout\,
	datae => \ALT_INV_err[0][7]~q\,
	dataf => ALT_INV_kp(7),
	combout => \Selector121~0_combout\);

-- Location: FF_X13_Y3_N43
\p[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector121~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[7]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y5_N30
\adder_32bit_0|o_s[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(7) = ( \p[7]~DUPLICATE_q\ & ( !\a[7]~DUPLICATE_q\ $ (((\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\) # (\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\))) ) ) # ( !\p[7]~DUPLICATE_q\ & ( !\a[7]~DUPLICATE_q\ $ 
-- (((!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100010000111100001111000011110000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	datac => \ALT_INV_a[7]~DUPLICATE_q\,
	dataf => \ALT_INV_p[7]~DUPLICATE_q\,
	combout => \adder_32bit_0|o_s\(7));

-- Location: FF_X15_Y6_N10
\sigma[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(7));

-- Location: LABCELL_X13_Y3_N54
\Selector153~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector153~0_combout\ = ( kd(7) & ( (!\a[31]~2_combout\ & ((!\a[31]~1_combout\ & (!pv(7))) # (\a[31]~1_combout\ & ((sigma(7)))))) # (\a[31]~2_combout\ & (((\a[31]~1_combout\)))) ) ) # ( !kd(7) & ( (!\a[31]~2_combout\ & ((!\a[31]~1_combout\ & (!pv(7))) # 
-- (\a[31]~1_combout\ & ((sigma(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001010100000001000101010000101100011111000010110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[31]~2_combout\,
	datab => ALT_INV_pv(7),
	datac => \ALT_INV_a[31]~1_combout\,
	datad => ALT_INV_sigma(7),
	dataf => ALT_INV_kd(7),
	combout => \Selector153~0_combout\);

-- Location: FF_X13_Y3_N56
\a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector153~0_combout\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(7));

-- Location: LABCELL_X13_Y2_N42
\kd[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kd[8]~feeder_combout\ = ( \i_wb_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[8]~input_o\,
	combout => \kd[8]~feeder_combout\);

-- Location: FF_X13_Y2_N44
\kd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kd[8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(8));

-- Location: LABCELL_X13_Y2_N48
\ki[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[8]~feeder_combout\ = ( \i_wb_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[8]~input_o\,
	combout => \ki[8]~feeder_combout\);

-- Location: FF_X13_Y2_N50
\ki[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(8));

-- Location: LABCELL_X10_Y6_N27
\mr[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[8]~14_combout\ = (!\md_index.10~q\ & ((ki(8)))) # (\md_index.10~q\ & (kd(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(8),
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_ki(8),
	combout => \mr[8]~14_combout\);

-- Location: FF_X12_Y3_N49
\p[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector120~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(8));

-- Location: LABCELL_X13_Y2_N18
\pv[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pv[8]~feeder_combout\ = ( \i_wb_data[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[8]~input_o\,
	combout => \pv[8]~feeder_combout\);

-- Location: FF_X13_Y2_N20
\pv[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \pv[8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(8));

-- Location: FF_X15_Y6_N49
\sigma[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(8),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(8));

-- Location: LABCELL_X13_Y3_N24
\Selector152~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector152~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & ((sigma(8)))) # (\a[31]~2_combout\ & (kd(8))) ) ) # ( !\a[31]~1_combout\ & ( (!pv(8) & !\a[31]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(8),
	datab => ALT_INV_kd(8),
	datac => \ALT_INV_a[31]~2_combout\,
	datad => ALT_INV_sigma(8),
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector152~0_combout\);

-- Location: FF_X13_Y3_N26
\a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector152~0_combout\,
	asdata => \adder_32bit_0|o_s\(8),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(8));

-- Location: LABCELL_X12_Y6_N30
\adder_32bit_0|o_s[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(8) = ( \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !p(8) $ (!a(8) $ (((\p[7]~DUPLICATE_q\) # (\a[7]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !p(8) $ (!a(8) $ (((\p[7]~DUPLICATE_q\) # (\a[7]~DUPLICATE_q\)))) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !p(8) $ (!a(8) $ (((\p[7]~DUPLICATE_q\) # (\a[7]~DUPLICATE_q\)))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !p(8) $ (!a(8) 
-- $ (((\a[7]~DUPLICATE_q\ & \p[7]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001011010011100001101101001110000110110100111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[7]~DUPLICATE_q\,
	datab => ALT_INV_p(8),
	datac => ALT_INV_a(8),
	datad => \ALT_INV_p[7]~DUPLICATE_q\,
	datae => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|o_s\(8));

-- Location: FF_X12_Y6_N13
\kpd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(8),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(8));

-- Location: FF_X10_Y6_N28
\multiplier_16x16bit_pipelined|mr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[8]~14_combout\,
	asdata => kpd(8),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(8));

-- Location: FF_X13_Y2_N26
\kd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[9]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(9));

-- Location: FF_X13_Y2_N53
\ki[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[9]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(9));

-- Location: MLABCELL_X6_Y2_N39
\mr[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[9]~13_combout\ = ( \md_index.10~q\ & ( kd(9) ) ) # ( !\md_index.10~q\ & ( ki(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(9),
	datac => ALT_INV_ki(9),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[9]~13_combout\);

-- Location: FF_X11_Y6_N55
\kpd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(9));

-- Location: FF_X6_Y2_N40
\multiplier_16x16bit_pipelined|mr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[9]~13_combout\,
	asdata => kpd(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(9));

-- Location: LABCELL_X7_Y3_N57
\multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[3]~10_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[5]~13_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[7]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[5]~13_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[7]~15_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[3]~10_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\);

-- Location: LABCELL_X10_Y3_N24
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(6) & ((\multiplier_16x16bit_pipelined|mr\(5)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(5)) # (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr\(6) & !\multiplier_16x16bit_pipelined|mr\(5)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|mr\(6) & \multiplier_16x16bit_pipelined|mr\(5)))) # (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|mr\(5)))) # (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010010010001010101001001001010101000100100101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\);

-- Location: LABCELL_X10_Y3_N57
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|mr\(7)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|mr\(7))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( (\multiplier_16x16bit_pipelined|mr\(9) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(8)) # (!\multiplier_16x16bit_pipelined|mr\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001001100110100010000110011010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\);

-- Location: LABCELL_X10_Y3_N18
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ = ( \multiplier_16x16bit_pipelined|mr\(4) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (((!\multiplier_16x16bit_pipelined|md\(4)))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) & (\multiplier_16x16bit_pipelined|md\(3)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(4) & ( 
-- (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|md\(3)))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (((!\multiplier_16x16bit_pipelined|md\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101001010010001010100101001010010101000100101001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\);

-- Location: LABCELL_X17_Y6_N24
\err[0][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][8]~feeder_combout\ = ( \adder_32bit_0|o_s\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(8),
	combout => \err[0][8]~feeder_combout\);

-- Location: FF_X17_Y6_N26
\err[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[0][8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][8]~q\);

-- Location: MLABCELL_X15_Y3_N42
\md[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[8]~8_combout\ = ( \md_index.01~q\ & ( \adder_32bit_0|o_s\(8) & ( \err[0][8]~q\ ) ) ) # ( !\md_index.01~q\ & ( \adder_32bit_0|o_s\(8) ) ) # ( \md_index.01~q\ & ( !\adder_32bit_0|o_s\(8) & ( \err[0][8]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_err[0][8]~q\,
	datae => \ALT_INV_md_index.01~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(8),
	combout => \md[8]~8_combout\);

-- Location: MLABCELL_X15_Y3_N6
\err[1][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[1][8]~feeder_combout\ = ( \adder_32bit_0|o_s\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(8),
	combout => \err[1][8]~feeder_combout\);

-- Location: FF_X15_Y3_N8
\err[1][8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[1][8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][8]~DUPLICATE_q\);

-- Location: FF_X15_Y3_N44
\multiplier_16x16bit_pipelined|md[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[8]~8_combout\,
	asdata => \err[1][8]~DUPLICATE_q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(8));

-- Location: MLABCELL_X6_Y3_N33
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ = (!\multiplier_16x16bit_pipelined|mr\(0) & (((\multiplier_16x16bit_pipelined|mr\(1) & !\multiplier_16x16bit_pipelined|md\(7))))) # (\multiplier_16x16bit_pipelined|mr\(0) & 
-- (!\multiplier_16x16bit_pipelined|md\(8) $ ((!\multiplier_16x16bit_pipelined|mr\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011000110000011001100011000001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\);

-- Location: LABCELL_X10_Y3_N48
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ = ( \multiplier_16x16bit_pipelined|mr\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ 
-- (((!\multiplier_16x16bit_pipelined|md\(6)))))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|md\(5)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(2) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(5)))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ 
-- (((!\multiplier_16x16bit_pipelined|md\(6)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001011010010001000101101001011010001000100101101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\);

-- Location: LABCELL_X10_Y3_N12
\multiplier_16x16bit_pipelined|layer_1_compressor42_1|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[2]~7_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[0]~7_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[4]~7_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[8]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[6]~7_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\);

-- Location: MLABCELL_X8_Y3_N0
\multiplier_16x16bit_pipelined|layer_2_full_adder_1|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_1|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\ $ (((!\multiplier_16x16bit_pipelined|mr\(9)) # 
-- ((\multiplier_16x16bit_pipelined|mr\(8) & \multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\ $ 
-- (((\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(8)) # (!\multiplier_16x16bit_pipelined|mr\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100001110111100010000111000001110111100010000111011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_1|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|S~combout\);

-- Location: FF_X8_Y3_N1
\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y3_N12
\multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\))) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( (((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\)) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[6]~13_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_2|S~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\))))) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|negation~0_combout\ & 
-- (((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[2]~8_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[0]~8_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[4]~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111111011111111111111100000000000000010000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_3|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[4]~11_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[0]~8_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[2]~8_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[6]~13_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout~combout\);

-- Location: FF_X8_Y3_N13
\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y2_N18
\multiplier_16x16bit_pipelined|layer_4_half_adder_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ = ( !\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ ) ) # ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\);

-- Location: LABCELL_X13_Y3_N3
\multiplier_16x16bit_pipelined|adder_32bit|o_s[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(8) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & 
-- (\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & 
-- ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_5|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & (\multiplier_16x16bit_pipelined|layer_4_half_adder_3|carry~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w7\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110011001001001101100110110001101100110010010110110011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(1),
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_3|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(0),
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(8));

-- Location: FF_X13_Y3_N2
\kp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[8]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(8));

-- Location: FF_X13_Y3_N7
\sp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[8]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(8));

-- Location: LABCELL_X12_Y3_N48
\Selector120~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector120~0_combout\ = ( kp(8) & ( sp(8) & ( (!\p[27]~1_combout\) # ((!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(8))) # (\p[27]~0_combout\ & ((!\err[0][8]~q\)))) ) ) ) # ( !kp(8) & ( sp(8) & ( (!\p[27]~1_combout\ & 
-- (\p[27]~0_combout\)) # (\p[27]~1_combout\ & ((!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(8))) # (\p[27]~0_combout\ & ((!\err[0][8]~q\))))) ) ) ) # ( kp(8) & ( !sp(8) & ( (!\p[27]~1_combout\ & (!\p[27]~0_combout\)) # 
-- (\p[27]~1_combout\ & ((!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(8))) # (\p[27]~0_combout\ & ((!\err[0][8]~q\))))) ) ) ) # ( !kp(8) & ( !sp(8) & ( (\p[27]~1_combout\ & ((!\p[27]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(8))) # (\p[27]~0_combout\ & ((!\err[0][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100000100100111011000110000110111001001101011111110101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~1_combout\,
	datab => \ALT_INV_p[27]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(8),
	datad => \ALT_INV_err[0][8]~q\,
	datae => ALT_INV_kp(8),
	dataf => ALT_INV_sp(8),
	combout => \Selector120~0_combout\);

-- Location: FF_X12_Y3_N50
\p[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector120~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[8]~DUPLICATE_q\);

-- Location: FF_X13_Y3_N44
\p[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector121~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(7));

-- Location: LABCELL_X12_Y3_N12
\adder_32bit_0|operator_B_stage_2_5|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ = ( a(8) & ( (!\p[8]~DUPLICATE_q\ & (!a(7) $ (!p(7)))) ) ) # ( !a(8) & ( (\p[8]~DUPLICATE_q\ & (!a(7) $ (!p(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(7),
	datac => \ALT_INV_p[8]~DUPLICATE_q\,
	datad => ALT_INV_p(7),
	dataf => ALT_INV_a(8),
	combout => \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\);

-- Location: LABCELL_X10_Y2_N54
\pv[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \pv[9]~feeder_combout\ = ( \i_wb_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[9]~input_o\,
	combout => \pv[9]~feeder_combout\);

-- Location: FF_X10_Y2_N56
\pv[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \pv[9]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(9));

-- Location: FF_X15_Y6_N46
\sigma[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(9));

-- Location: LABCELL_X12_Y3_N42
\Selector151~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector151~0_combout\ = ( \a[31]~2_combout\ & ( (kd(9) & \a[31]~1_combout\) ) ) # ( !\a[31]~2_combout\ & ( (!\a[31]~1_combout\ & (!pv(9))) # (\a[31]~1_combout\ & ((sigma(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110011101010100011001100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(9),
	datab => ALT_INV_sigma(9),
	datac => ALT_INV_kd(9),
	datad => \ALT_INV_a[31]~1_combout\,
	dataf => \ALT_INV_a[31]~2_combout\,
	combout => \Selector151~0_combout\);

-- Location: FF_X12_Y3_N44
\a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector151~0_combout\,
	asdata => \adder_32bit_0|o_s\(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(9));

-- Location: LABCELL_X11_Y3_N3
\adder_32bit_0|operator_A_9|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_9|P~combout\ = ( p(9) & ( !a(9) ) ) # ( !p(9) & ( a(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_a(9),
	dataf => ALT_INV_p(9),
	combout => \adder_32bit_0|operator_A_9|P~combout\);

-- Location: LABCELL_X12_Y3_N15
\adder_32bit_0|operator_C_stage_4_6|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( (!\p[8]~DUPLICATE_q\ & (a(8) & ((p(7)) # (a(7))))) # (\p[8]~DUPLICATE_q\ & (((p(7)) # (a(8))) # (a(7)))) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & ( (!\p[8]~DUPLICATE_q\ & (a(7) & (a(8) & p(7)))) # (\p[8]~DUPLICATE_q\ & (((a(7) & p(7))) # (a(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010111000001010001011100010111010111110001011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[8]~DUPLICATE_q\,
	datab => ALT_INV_a(7),
	datac => ALT_INV_a(8),
	datad => ALT_INV_p(7),
	dataf => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\);

-- Location: LABCELL_X11_Y6_N27
\adder_32bit_0|o_s[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(9) = ( \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\adder_32bit_0|operator_A_9|P~combout\ ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( 
-- \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ $ (!\adder_32bit_0|operator_A_9|P~combout\) ) ) ) # ( \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\adder_32bit_0|operator_A_9|P~combout\ ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( \adder_32bit_0|operator_A_9|P~combout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000111100001111001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_A_9|ALT_INV_P~combout\,
	datae => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|o_s\(9));

-- Location: LABCELL_X11_Y2_N42
\err[0][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][9]~feeder_combout\ = ( \adder_32bit_0|o_s\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(9),
	combout => \err[0][9]~feeder_combout\);

-- Location: FF_X11_Y2_N44
\err[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[0][9]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][9]~q\);

-- Location: LABCELL_X10_Y2_N51
\kp[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kp[9]~feeder_combout\ = ( \i_wb_data[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[9]~input_o\,
	combout => \kp[9]~feeder_combout\);

-- Location: FF_X10_Y2_N53
\kp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kp[9]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(9));

-- Location: FF_X12_Y2_N55
\sp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[9]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(9));

-- Location: FF_X8_Y3_N38
\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\);

-- Location: FF_X8_Y3_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_0|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w8\(0));

-- Location: FF_X8_Y3_N2
\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w8\(1));

-- Location: MLABCELL_X8_Y3_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0) & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & !\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000001010000000000000000000101110001011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\);

-- Location: MLABCELL_X8_Y3_N30
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ 
-- (((!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0)))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0)))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w7[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w7\(1) & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w6[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w6\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w8\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000010010101001010100001010100101010000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w6\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w7\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\);

-- Location: LABCELL_X9_Y4_N57
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\);

-- Location: LABCELL_X10_Y3_N54
\multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ & ( (\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|mr\(8)) # (!\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_1|S~combout\ & ( ((\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(8)) # 
-- (!\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_2|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100101111001111110010111100000011000000100000001100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_2|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_1|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout~combout\);

-- Location: FF_X10_Y3_N55
\multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y6_N42
\md[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[9]~6_combout\ = ( \err[0][9]~q\ & ( \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & ( (!\adder_32bit_0|operator_A_9|P~combout\ $ (((!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\)))) # 
-- (\md_index.01~q\) ) ) ) # ( !\err[0][9]~q\ & ( \adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & ( (!\md_index.01~q\ & (!\adder_32bit_0|operator_A_9|P~combout\ $ (((!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & 
-- !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\))))) ) ) ) # ( \err[0][9]~q\ & ( !\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & ( (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ $ (!\adder_32bit_0|operator_A_9|P~combout\)) # (\md_index.01~q\) 
-- ) ) ) # ( !\err[0][9]~q\ & ( !\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & ( (!\md_index.01~q\ & (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ $ (!\adder_32bit_0|operator_A_9|P~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011000000001111111111001101001100100000000111111110110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	datab => \ALT_INV_md_index.01~q\,
	datac => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_A_9|ALT_INV_P~combout\,
	datae => \ALT_INV_err[0][9]~q\,
	dataf => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	combout => \md[9]~6_combout\);

-- Location: FF_X11_Y6_N29
\err[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][9]~q\);

-- Location: FF_X11_Y6_N43
\multiplier_16x16bit_pipelined|md[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[9]~6_combout\,
	asdata => \err[1][9]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(9));

-- Location: LABCELL_X10_Y3_N3
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ = ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|mr\(1) $ (!\multiplier_16x16bit_pipelined|md\(9)) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(0) & ( 
-- (!\multiplier_16x16bit_pipelined|md\(8) & \multiplier_16x16bit_pipelined|mr\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\);

-- Location: LABCELL_X10_Y3_N21
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(3) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(3) & !\multiplier_16x16bit_pipelined|mr\(6)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(3)) # (!\multiplier_16x16bit_pipelined|mr\(6)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(3) $ (!\multiplier_16x16bit_pipelined|mr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101000000100101110100000010111010010000001011101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\);

-- Location: LABCELL_X10_Y3_N51
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ = ( \multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4) & 
-- ((!\multiplier_16x16bit_pipelined|md\(4)))) # (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md\(5))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(5) & 
-- (!\multiplier_16x16bit_pipelined|mr\(4)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|md\(5) & (\multiplier_16x16bit_pipelined|mr\(4)))) # 
-- (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4) & (\multiplier_16x16bit_pipelined|md\(5))) # (\multiplier_16x16bit_pipelined|mr\(4) & ((\multiplier_16x16bit_pipelined|md\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001000010111000100100001011111101000010010001110100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\);

-- Location: LABCELL_X10_Y3_N27
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\ = ( \multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ 
-- ((!\multiplier_16x16bit_pipelined|mr\(9))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (((!\multiplier_16x16bit_pipelined|mr\(9) & \multiplier_16x16bit_pipelined|md\(0))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(8) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(7) & (((\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|md\(0))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ $ 
-- ((!\multiplier_16x16bit_pipelined|mr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010100000111100001010000101000011110000010100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\);

-- Location: LABCELL_X10_Y3_N6
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ = ( \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md\(6))) 
-- # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (((!\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(1))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (((\multiplier_16x16bit_pipelined|md\(7) & \multiplier_16x16bit_pipelined|mr\(1))))) # (\multiplier_16x16bit_pipelined|mr\(2) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(1) & ((\multiplier_16x16bit_pipelined|md\(7)))) # (\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|md\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110000001010110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\);

-- Location: LABCELL_X10_Y3_N42
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[9]~6_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[3]~5_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[5]~5_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[1]~5_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[7]~5_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\);

-- Location: LABCELL_X10_Y3_N36
\multiplier_16x16bit_pipelined|layer_2_full_adder_2|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_2|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\))))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100000010111100000010111111010000001011111100001011111101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[4]~7_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[0]~7_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[2]~7_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[8]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[6]~7_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|S~combout\);

-- Location: FF_X10_Y3_N37
\multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N15
\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\);

-- Location: LABCELL_X7_Y2_N39
\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\);

-- Location: LABCELL_X9_Y5_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & (\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ((\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & (((\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|Go~0_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(0) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w3[1]~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000001110000011100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(0),
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[1]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_2_1|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\);

-- Location: LABCELL_X10_Y4_N0
\multiplier_16x16bit_pipelined|adder_32bit|o_s[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(9) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010010110100101101001011010010110110000111001011011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_6|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(9));

-- Location: LABCELL_X12_Y3_N24
\Selector119~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector119~0_combout\ = ( sp(9) & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(9) & ( (!\p[27]~0_combout\ & (((kp(9)) # (\p[27]~1_combout\)))) # (\p[27]~0_combout\ & ((!\err[0][9]~q\) # ((!\p[27]~1_combout\)))) ) ) ) # ( !sp(9) & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(9) & ( (!\p[27]~0_combout\ & (((kp(9)) # (\p[27]~1_combout\)))) # (\p[27]~0_combout\ & (!\err[0][9]~q\ & (\p[27]~1_combout\))) ) ) ) # ( sp(9) & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(9) & ( 
-- (!\p[27]~0_combout\ & (((!\p[27]~1_combout\ & kp(9))))) # (\p[27]~0_combout\ & ((!\err[0][9]~q\) # ((!\p[27]~1_combout\)))) ) ) ) # ( !sp(9) & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(9) & ( (!\p[27]~0_combout\ & (((!\p[27]~1_combout\ & 
-- kp(9))))) # (\p[27]~0_combout\ & (!\err[0][9]~q\ & (\p[27]~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011000010001100101111001000001110110011100011111011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][9]~q\,
	datab => \ALT_INV_p[27]~0_combout\,
	datac => \ALT_INV_p[27]~1_combout\,
	datad => ALT_INV_kp(9),
	datae => ALT_INV_sp(9),
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(9),
	combout => \Selector119~0_combout\);

-- Location: FF_X12_Y3_N26
\p[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector119~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(9));

-- Location: FF_X11_Y2_N53
\kp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[10]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(10));

-- Location: FF_X11_Y2_N34
\sp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[10]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(10));

-- Location: FF_X10_Y4_N41
\err[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][10]~q\);

-- Location: FF_X8_Y2_N37
\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1));

-- Location: LABCELL_X10_Y3_N30
\multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\) # ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\) # 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\) # ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[8]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[6]~7_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|S~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[4]~7_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[2]~7_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[0]~7_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100000000011111110000000101111111000000011111111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[4]~7_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[0]~7_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[2]~7_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[8]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[6]~7_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout~combout\);

-- Location: FF_X10_Y3_N31
\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N12
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) $ 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w9[0]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w9[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000011110000111100001111011100001111000011110000111100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\);

-- Location: LABCELL_X10_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|o_s[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(10) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\)))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_4_half_adder_5|carry~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_6|S~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000110001110011100011000111001110001100011100111011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_5|ALT_INV_carry~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_6|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_10|ALT_INV_P~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(10));

-- Location: LABCELL_X12_Y3_N54
\Selector118~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector118~0_combout\ = ( \err[0][10]~q\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(10) & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & (kp(10))) # (\p[27]~0_combout\ & ((sp(10)))))) # (\p[27]~1_combout\ & (((!\p[27]~0_combout\)))) ) ) ) # ( 
-- !\err[0][10]~q\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(10) & ( ((!\p[27]~0_combout\ & (kp(10))) # (\p[27]~0_combout\ & ((sp(10))))) # (\p[27]~1_combout\) ) ) ) # ( \err[0][10]~q\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(10) & ( 
-- (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & (kp(10))) # (\p[27]~0_combout\ & ((sp(10)))))) ) ) ) # ( !\err[0][10]~q\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(10) & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & (kp(10))) # (\p[27]~0_combout\ 
-- & ((sp(10)))))) # (\p[27]~1_combout\ & (((\p[27]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010010100101111001000000010101001110101011111110111000001111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~1_combout\,
	datab => ALT_INV_kp(10),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_sp(10),
	datae => \ALT_INV_err[0][10]~q\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(10),
	combout => \Selector118~0_combout\);

-- Location: FF_X12_Y3_N55
\p[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector118~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(10));

-- Location: FF_X16_Y5_N11
\sigma[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(10));

-- Location: FF_X12_Y3_N20
\pv[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[10]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(10));

-- Location: LABCELL_X12_Y3_N0
\Selector150~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector150~0_combout\ = ( pv(10) & ( (\a[31]~1_combout\ & ((!\a[31]~2_combout\ & (sigma(10))) # (\a[31]~2_combout\ & ((kd(10)))))) ) ) # ( !pv(10) & ( (!\a[31]~2_combout\ & ((!\a[31]~1_combout\) # ((sigma(10))))) # (\a[31]~2_combout\ & 
-- (\a[31]~1_combout\ & ((kd(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010011011100010101001101100000010000100110000001000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[31]~2_combout\,
	datab => \ALT_INV_a[31]~1_combout\,
	datac => ALT_INV_sigma(10),
	datad => ALT_INV_kd(10),
	dataf => ALT_INV_pv(10),
	combout => \Selector150~0_combout\);

-- Location: FF_X12_Y3_N2
\a[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector150~0_combout\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(10));

-- Location: LABCELL_X12_Y3_N45
\adder_32bit_0|operator_A_10|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_10|P~combout\ = !p(10) $ (!a(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(10),
	datad => ALT_INV_a(10),
	combout => \adder_32bit_0|operator_A_10|P~combout\);

-- Location: LABCELL_X12_Y3_N30
\adder_32bit_0|o_s[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(10) = ( \adder_32bit_0|operator_A_10|P~combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (!p(9) & ((!a(9)) # ((!\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\)))) 
-- # (p(9) & (!\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & (!a(9) & !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\))) ) ) ) # ( !\adder_32bit_0|operator_A_10|P~combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (!p(9) & (a(9) & 
-- ((\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\) # (\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\)))) # (p(9) & (((\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\) # (a(9))) # (\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\))) ) ) ) # ( 
-- \adder_32bit_0|operator_A_10|P~combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (!p(9) & ((!a(9)) # (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\))) # (p(9) & (!a(9) & !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\)) ) ) ) # ( 
-- !\adder_32bit_0|operator_A_10|P~combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (!p(9) & (a(9) & \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\)) # (p(9) & ((\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\) # (a(9)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101011111111110101010000000010111010111111110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(9),
	datab => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datac => ALT_INV_a(9),
	datad => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_A_10|ALT_INV_P~combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|o_s\(10));

-- Location: FF_X11_Y3_N49
\kpd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(10));

-- Location: FF_X10_Y2_N40
\multiplier_16x16bit_pipelined|mr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[10]~15_combout\,
	asdata => kpd(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(10));

-- Location: FF_X9_Y2_N29
\ki[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[11]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(11));

-- Location: FF_X13_Y2_N47
\kd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[11]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(11));

-- Location: MLABCELL_X6_Y2_N18
\mr[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[11]~4_combout\ = ( \md_index.10~q\ & ( kd(11) ) ) # ( !\md_index.10~q\ & ( ki(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ki(11),
	datab => ALT_INV_kd(11),
	dataf => \ALT_INV_md_index.10~q\,
	combout => \mr[11]~4_combout\);

-- Location: FF_X12_Y5_N25
\kpd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(11));

-- Location: FF_X6_Y2_N19
\multiplier_16x16bit_pipelined|mr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[11]~4_combout\,
	asdata => kpd(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(11));

-- Location: MLABCELL_X8_Y2_N3
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(10) & \multiplier_16x16bit_pipelined|mr\(11)) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(9) 
-- & ( \multiplier_16x16bit_pipelined|mr\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\);

-- Location: LABCELL_X10_Y3_N45
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[1]~5_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110110000100111011011000010010110110001000001011011000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[9]~6_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[3]~5_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[7]~5_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[1]~5_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[5]~5_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\);

-- Location: FF_X10_Y2_N41
\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[10]~15_combout\,
	asdata => kpd(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y2_N51
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(9)))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(9))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( 
-- (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|mr\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100010101000101010001101000011010000110100001101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\);

-- Location: LABCELL_X10_Y3_N0
\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[3]~5_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[5]~5_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[7]~5_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[9]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[7]~5_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[9]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[3]~5_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[5]~5_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\);

-- Location: LABCELL_X7_Y3_N39
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ = ( \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(4) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(6) & (((\multiplier_16x16bit_pipelined|md\(3) & !\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(6) & (((!\multiplier_16x16bit_pipelined|md\(3) & \multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(4) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100010000100011110001001000111100010000100011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\);

-- Location: LABCELL_X7_Y2_N42
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ = ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|md\(2) & (!\multiplier_16x16bit_pipelined|mr\(8) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7)) # 
-- (!\multiplier_16x16bit_pipelined|md\(2)))) # (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(7) & !\multiplier_16x16bit_pipelined|md\(2))) ) ) ) # ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (\multiplier_16x16bit_pipelined|mr\(7) & \multiplier_16x16bit_pipelined|md\(2))) # (\multiplier_16x16bit_pipelined|mr\(8) & ((\multiplier_16x16bit_pipelined|md\(2)) # 
-- (\multiplier_16x16bit_pipelined|mr\(7)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(9) & ( (\multiplier_16x16bit_pipelined|md\(2) & (!\multiplier_16x16bit_pipelined|mr\(8) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111100000000110011111111111100110000000011110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\);

-- Location: LABCELL_X7_Y3_N9
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\ = ( \multiplier_16x16bit_pipelined|md\(6) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|mr\(4)))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(5) & !\multiplier_16x16bit_pipelined|mr\(4))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4)) # (\multiplier_16x16bit_pipelined|md\(5))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(6) & ( (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md\(5)) # (\multiplier_16x16bit_pipelined|mr\(4))))) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|md\(5) & \multiplier_16x16bit_pipelined|mr\(4))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\);

-- Location: FF_X11_Y6_N44
\multiplier_16x16bit_pipelined|md[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[9]~6_combout\,
	asdata => \err[1][9]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N15
\md[10]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[10]~7_combout\ = ( \adder_32bit_0|o_s\(10) & ( (!\md_index.01~q\) # (\err[0][10]~q\) ) ) # ( !\adder_32bit_0|o_s\(10) & ( (\md_index.01~q\ & \err[0][10]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][10]~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(10),
	combout => \md[10]~7_combout\);

-- Location: FF_X12_Y3_N34
\err[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][10]~q\);

-- Location: FF_X11_Y3_N16
\multiplier_16x16bit_pipelined|md[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[10]~7_combout\,
	asdata => \err[1][10]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y6_N6
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ = ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|mr\(1) $ (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(0) & ( (\multiplier_16x16bit_pipelined|mr\(1) & !\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\);

-- Location: FF_X10_Y6_N5
\multiplier_16x16bit_pipelined|mr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[3]~7_combout\,
	asdata => kpd(3),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(3));

-- Location: MLABCELL_X6_Y6_N27
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ = ( \multiplier_16x16bit_pipelined|mr\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(8) $ (((!\multiplier_16x16bit_pipelined|mr\(3)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(2) & (((\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(3))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & 
-- (((!\multiplier_16x16bit_pipelined|md\(7) & \multiplier_16x16bit_pipelined|mr\(3))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(8) $ (((!\multiplier_16x16bit_pipelined|mr\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001010000001011100101001010011101000000101001110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\);

-- Location: MLABCELL_X8_Y2_N30
\multiplier_16x16bit_pipelined|layer_1_compressor42_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[4]~6_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[2]~6_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[6]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[10]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[8]~6_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\);

-- Location: MLABCELL_X8_Y2_N36
\multiplier_16x16bit_pipelined|layer_2_compressor42_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_0|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[0]~5_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_3|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|S~combout\);

-- Location: FF_X8_Y2_N38
\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y2_N57
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[1]~4_combout\ = ( \multiplier_16x16bit_pipelined|mr\(9) & ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- ((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|md\(0)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(9) & ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|md\(0))) ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(9) & ( 
-- !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|md\(0))) # (\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(9) & ( !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|md\(0)) # 
-- (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010001100100011001100010011000101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[1]~4_combout\);

-- Location: FF_X8_Y2_N52
\multiplier_16x16bit_pipelined|reg_layer_2_w11[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[1]~4_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11\(3));

-- Location: MLABCELL_X8_Y2_N21
\multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111110101010101011111010100000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[0]~5_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_3|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout~combout\);

-- Location: FF_X8_Y2_N22
\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y2_N0
\multiplier_16x16bit_pipelined|layer_2_compressor42_0|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_0|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_3|S~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\ & \multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_2|carry~combout\) # ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[0]~5_combout\) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_2|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010001111101110101000111110101001101000101110100110100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[0]~5_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_2|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_3|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|carry~combout\);

-- Location: FF_X8_Y2_N2
\multiplier_16x16bit_pipelined|reg_layer_2_w11[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0));

-- Location: MLABCELL_X6_Y3_N18
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(6) & !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(4) & 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|md\(6))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(4) & 
-- (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md\(6)) # (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|md\(6) & \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\);

-- Location: LABCELL_X7_Y3_N15
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md\(3))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md\(3) & !\multiplier_16x16bit_pipelined|mr\(8)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md\(3)) # (!\multiplier_16x16bit_pipelined|mr\(8)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|md\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000101000001101100010100000010100011011000001010001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\);

-- Location: MLABCELL_X6_Y3_N30
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(8) & 
-- \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|mr\(2)) # (\multiplier_16x16bit_pipelined|md\(8))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|md\(8)) # (\multiplier_16x16bit_pipelined|mr\(2))))) # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr\(2) & ((\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) # 
-- (\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|md\(8) & !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110111100000000011011110000111101100000000011110110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\);

-- Location: LABCELL_X12_Y5_N0
\md[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[11]~4_combout\ = ( \adder_32bit_0|o_s\(11) & ( (!\md_index.01~q\) # (\err[0][11]~q\) ) ) # ( !\adder_32bit_0|o_s\(11) & ( (\err[0][11]~q\ & \md_index.01~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][11]~q\,
	datac => \ALT_INV_md_index.01~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(11),
	combout => \md[11]~4_combout\);

-- Location: FF_X12_Y5_N50
\err[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][11]~q\);

-- Location: FF_X12_Y5_N2
\multiplier_16x16bit_pipelined|md[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[11]~4_combout\,
	asdata => \err[1][11]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y5_N24
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ = ( \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(1)) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(1)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(0) & ( \multiplier_16x16bit_pipelined|mr\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\);

-- Location: MLABCELL_X6_Y3_N9
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ = ( \multiplier_16x16bit_pipelined|mr\(6) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(7) $ 
-- (!\multiplier_16x16bit_pipelined|md\(5))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|md\(4) & (!\multiplier_16x16bit_pipelined|mr\(7)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(6) & ( 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(4) & (\multiplier_16x16bit_pipelined|mr\(7)))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(7) $ 
-- (!\multiplier_16x16bit_pipelined|md\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100101100001000110010110000110100110001000011010011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\);

-- Location: LABCELL_X7_Y2_N48
\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010010110101010010101011010101001011010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[7]~2_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[3]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[9]~2_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[11]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[5]~2_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\);

-- Location: MLABCELL_X8_Y2_N54
\multiplier_16x16bit_pipelined|layer_2_full_adder_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_3|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\))))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100000010111100000010111111010000001011111100001011111101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[4]~6_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[2]~6_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[6]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_4|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[10]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[8]~6_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_3|S~combout\);

-- Location: FF_X8_Y2_N56
\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_3|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y2_N9
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0)))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ 
-- $ (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110000110011110001101001100101101001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(0),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[2]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\);

-- Location: FF_X10_Y3_N32
\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w10\(0));

-- Location: FF_X10_Y3_N38
\multiplier_16x16bit_pipelined|reg_layer_2_w9[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_2|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1));

-- Location: FF_X10_Y3_N56
\multiplier_16x16bit_pipelined|reg_layer_2_w9[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w9\(0));

-- Location: LABCELL_X9_Y3_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001110000011100001000000010000111000001110000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(1),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\);

-- Location: LABCELL_X9_Y3_N30
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w9\(1) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w8[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w9\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(0) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w8[1]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000110000011100000000000100000011000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w8[1]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w9\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\);

-- Location: LABCELL_X9_Y3_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\ = ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\);

-- Location: LABCELL_X9_Y3_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\);

-- Location: LABCELL_X13_Y3_N33
\multiplier_16x16bit_pipelined|adder_32bit|o_s[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(11) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ $ (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ $ (((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ $ (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110011001100001111000011110000111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_3|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(11));

-- Location: LABCELL_X13_Y3_N48
\Selector117~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector117~0_combout\ = ( kp(11) & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(11) & ( (!\p[27]~0_combout\) # ((!\p[27]~1_combout\ & ((sp(11)))) # (\p[27]~1_combout\ & (!\err[0][11]~q\))) ) ) ) # ( !kp(11) & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(11) & ( (!\p[27]~0_combout\ & (((\p[27]~1_combout\)))) # (\p[27]~0_combout\ & ((!\p[27]~1_combout\ & ((sp(11)))) # (\p[27]~1_combout\ & (!\err[0][11]~q\)))) ) ) ) # ( kp(11) & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(11) & ( (!\p[27]~0_combout\ & (((!\p[27]~1_combout\)))) # (\p[27]~0_combout\ & ((!\p[27]~1_combout\ & ((sp(11)))) # (\p[27]~1_combout\ & (!\err[0][11]~q\)))) ) ) ) # ( !kp(11) & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(11) & ( (\p[27]~0_combout\ & ((!\p[27]~1_combout\ & ((sp(11)))) # (\p[27]~1_combout\ & (!\err[0][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001010111100110000101000000011111110101111001111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][11]~q\,
	datab => ALT_INV_sp(11),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => \ALT_INV_p[27]~1_combout\,
	datae => ALT_INV_kp(11),
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(11),
	combout => \Selector117~0_combout\);

-- Location: FF_X13_Y3_N50
\p[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector117~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[11]~DUPLICATE_q\);

-- Location: FF_X12_Y3_N56
\p[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector118~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[10]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y3_N39
\adder_32bit_0|operator_B_stage_2_6|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\ = ( p(9) & ( (!a(9) & (!a(10) $ (!\p[10]~DUPLICATE_q\))) ) ) # ( !p(9) & ( (a(9) & (!a(10) $ (!\p[10]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(10),
	datac => ALT_INV_a(9),
	datad => \ALT_INV_p[10]~DUPLICATE_q\,
	dataf => ALT_INV_p(9),
	combout => \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\);

-- Location: LABCELL_X12_Y3_N3
\adder_32bit_0|operator_C_stage_4_7|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_7|Go~0_combout\ = (\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_7|Go~0_combout\);

-- Location: LABCELL_X12_Y3_N36
\adder_32bit_0|operator_B_stage_2_5|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ = ( a(9) & ( (!a(10) & (p(9) & \p[10]~DUPLICATE_q\)) # (a(10) & ((\p[10]~DUPLICATE_q\) # (p(9)))) ) ) # ( !a(9) & ( (a(10) & \p[10]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(10),
	datac => ALT_INV_p(9),
	datad => \ALT_INV_p[10]~DUPLICATE_q\,
	dataf => ALT_INV_a(9),
	combout => \adder_32bit_0|operator_B_stage_2_5|Go~0_combout\);

-- Location: LABCELL_X12_Y3_N18
\adder_32bit_0|operator_B_stage_2_5|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ = ( !\adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\ & ( (!\p[8]~DUPLICATE_q\ & ((!p(7)) # ((!\a[7]~DUPLICATE_q\) # (!a(8))))) # (\p[8]~DUPLICATE_q\ 
-- & (!a(8) & ((!p(7)) # (!\a[7]~DUPLICATE_q\)))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_6|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111110101010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[8]~DUPLICATE_q\,
	datab => ALT_INV_p(7),
	datac => \ALT_INV_a[7]~DUPLICATE_q\,
	datad => ALT_INV_a(8),
	datae => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\);

-- Location: LABCELL_X12_Y5_N48
\adder_32bit_0|o_s[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(11) = ( \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\p[11]~DUPLICATE_q\ $ (!a(11) $ (\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\)) ) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\p[11]~DUPLICATE_q\ $ (a(11)) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ 
-- & ( !\p[11]~DUPLICATE_q\ $ (!a(11) $ (((\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\ & \adder_32bit_0|operator_C_stage_4_7|Go~0_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\p[11]~DUPLICATE_q\ $ (a(11)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101010110100110100110100101101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[11]~DUPLICATE_q\,
	datab => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	datac => ALT_INV_a(11),
	datad => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|o_s\(11));

-- Location: FF_X15_Y6_N37
\sigma[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(11));

-- Location: FF_X11_Y5_N29
\pv[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[11]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(11));

-- Location: LABCELL_X11_Y5_N6
\Selector149~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector149~0_combout\ = ( pv(11) & ( (\a[31]~1_combout\ & ((!\a[31]~2_combout\ & (sigma(11))) # (\a[31]~2_combout\ & ((kd(11)))))) ) ) # ( !pv(11) & ( (!\a[31]~2_combout\ & (((!\a[31]~1_combout\)) # (sigma(11)))) # (\a[31]~2_combout\ & 
-- (((\a[31]~1_combout\ & kd(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100111101000101010011100000010000001110000001000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[31]~2_combout\,
	datab => ALT_INV_sigma(11),
	datac => \ALT_INV_a[31]~1_combout\,
	datad => ALT_INV_kd(11),
	dataf => ALT_INV_pv(11),
	combout => \Selector149~0_combout\);

-- Location: FF_X11_Y5_N7
\a[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector149~0_combout\,
	asdata => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(11));

-- Location: FF_X9_Y3_N59
\err[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][12]~q\);

-- Location: LABCELL_X12_Y2_N15
\kp[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \kp[12]~feeder_combout\ = ( \i_wb_data[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[12]~input_o\,
	combout => \kp[12]~feeder_combout\);

-- Location: FF_X12_Y2_N17
\kp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \kp[12]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(12));

-- Location: FF_X12_Y2_N26
\sp[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[12]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(12));

-- Location: FF_X8_Y2_N23
\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_0|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11\(1));

-- Location: MLABCELL_X6_Y3_N54
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ = ( \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) $ 
-- (!\multiplier_16x16bit_pipelined|md\(6))))) # (\multiplier_16x16bit_pipelined|mr\(6) & (\multiplier_16x16bit_pipelined|md\(5) & (!\multiplier_16x16bit_pipelined|mr\(7)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(5) & (\multiplier_16x16bit_pipelined|mr\(7)))) # (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) $ (!\multiplier_16x16bit_pipelined|md\(6))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100010001000011110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\);

-- Location: MLABCELL_X6_Y3_N45
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(1)))))) ) 
-- ) # ( !\multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|mr\(1)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101000000111100010100000010100011110000001010001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\);

-- Location: LABCELL_X12_Y5_N57
\adder_32bit_0|operator_C_stage_5_9|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_9|Go~0_combout\ = ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (!\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\ & \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ((!\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\) # (!\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_9|Go~0_combout\);

-- Location: FF_X13_Y3_N49
\p[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector117~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(11));

-- Location: LABCELL_X12_Y5_N12
\md[12]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[12]~5_combout\ = ( a(11) & ( p(11) & ( (!\md_index.01~q\ & ((!\adder_32bit_0|operator_A_12|P~combout\))) # (\md_index.01~q\ & (\err[0][12]~q\)) ) ) ) # ( !a(11) & ( p(11) & ( (!\md_index.01~q\ & ((!\adder_32bit_0|operator_C_stage_5_9|Go~0_combout\ $ 
-- (\adder_32bit_0|operator_A_12|P~combout\)))) # (\md_index.01~q\ & (\err[0][12]~q\)) ) ) ) # ( a(11) & ( !p(11) & ( (!\md_index.01~q\ & ((!\adder_32bit_0|operator_C_stage_5_9|Go~0_combout\ $ (\adder_32bit_0|operator_A_12|P~combout\)))) # (\md_index.01~q\ & 
-- (\err[0][12]~q\)) ) ) ) # ( !a(11) & ( !p(11) & ( (!\md_index.01~q\ & ((\adder_32bit_0|operator_A_12|P~combout\))) # (\md_index.01~q\ & (\err[0][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101110001010011010111000101001101011111010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][12]~q\,
	datab => \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~0_combout\,
	datac => \ALT_INV_md_index.01~q\,
	datad => \adder_32bit_0|operator_A_12|ALT_INV_P~combout\,
	datae => ALT_INV_a(11),
	dataf => ALT_INV_p(11),
	combout => \md[12]~5_combout\);

-- Location: FF_X12_Y5_N11
\err[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][12]~q\);

-- Location: FF_X12_Y5_N13
\multiplier_16x16bit_pipelined|md[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[12]~5_combout\,
	asdata => \err[1][12]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(12));

-- Location: MLABCELL_X6_Y3_N27
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|mr\(0) & (!\multiplier_16x16bit_pipelined|mr\(1) $ 
-- (!\multiplier_16x16bit_pipelined|md\(12)))) ) ) # ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(1) $ (((!\multiplier_16x16bit_pipelined|mr\(0)) # (!\multiplier_16x16bit_pipelined|md\(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110000000011001100000000001100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\);

-- Location: MLABCELL_X6_Y3_N0
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & ((!\multiplier_16x16bit_pipelined|mr\(4) & ((\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) 
-- # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|md\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|md\(7) & 
-- (!\multiplier_16x16bit_pipelined|mr\(4) & !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (\multiplier_16x16bit_pipelined|md\(7) & 
-- (\multiplier_16x16bit_pipelined|mr\(4) & \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(5) & ((!\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|md\(7)) # 
-- (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010010010001010101001001001010101000100100101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\);

-- Location: MLABCELL_X6_Y3_N6
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(4) $ ((!\multiplier_16x16bit_pipelined|mr\(9))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & (((!\multiplier_16x16bit_pipelined|mr\(9) & \multiplier_16x16bit_pipelined|md\(3))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & 
-- (((\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|md\(3))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(4) $ ((!\multiplier_16x16bit_pipelined|mr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001000011110000100100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\);

-- Location: MLABCELL_X6_Y3_N48
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[6]~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[10]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[12]~1_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[8]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[4]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\);

-- Location: LABCELL_X7_Y2_N33
\multiplier_16x16bit_pipelined|layer_2_full_adder_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_4|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010000001100000010001011100010111011111100111111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[3]~2_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[9]~2_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[5]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[7]~2_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[11]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_4|S~combout\);

-- Location: FF_X8_Y2_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w12[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|layer_2_full_adder_4|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w12\(1));

-- Location: LABCELL_X9_Y2_N39
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\ = ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr\(11) $ (!\multiplier_16x16bit_pipelined|md\(2))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|md\(2) & 
-- !\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\))))) ) ) # ( !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|md\(2)) # 
-- (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) $ (!\multiplier_16x16bit_pipelined|md\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100000010101100110000000000110011010100000011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\);

-- Location: LABCELL_X9_Y2_N36
\multiplier_16x16bit_pipelined|layer_1_full_adder_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_3|S~combout\ = ( \multiplier_16x16bit_pipelined|md\(0) & ( !\multiplier_16x16bit_pipelined|mr\(11) $ (!\multiplier_16x16bit_pipelined|mr\(12) $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\)) ) ) # ( !\multiplier_16x16bit_pipelined|md\(0) & ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101011010101001010101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[2]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|S~combout\);

-- Location: FF_X8_Y2_N8
\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y2_N42
\multiplier_16x16bit_pipelined|layer_2_full_adder_3|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_3|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\) # ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\) # 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\) # ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[10]~7_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[8]~6_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_4|S~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[4]~6_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[6]~6_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[2]~6_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011100000000011111110000000101111111000000011111111100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[4]~6_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[2]~6_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[6]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_4|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[10]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[8]~6_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_3|cout~combout\);

-- Location: FF_X8_Y2_N44
\multiplier_16x16bit_pipelined|reg_layer_2_w12[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_3|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0));

-- Location: MLABCELL_X8_Y2_N15
\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & !\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & 
-- ( \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\ $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & 
-- ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\ $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001101001011010011100001111000011100101101001011000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12[2]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[2]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(0),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\);

-- Location: FF_X8_Y2_N55
\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_3|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w11\(2));

-- Location: MLABCELL_X8_Y2_N33
\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w11\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(2),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\);

-- Location: MLABCELL_X8_Y5_N51
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|P~combout\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w0\(1) & ( 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_0|S~combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|P~combout\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w1~q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w0\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_3|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w1~q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(0),
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_4|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w0\(1),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\);

-- Location: MLABCELL_X8_Y5_N3
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\) # 
-- ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000011101111111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\);

-- Location: LABCELL_X10_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|o_s[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(12) = ( \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ 
-- $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) & ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) & 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & !\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)) # 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & !\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)) 
-- # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) & 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110101001101010011010101010100101010110010101100101011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1),
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|ALT_INV_Go~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(12));

-- Location: LABCELL_X11_Y4_N0
\Selector116~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector116~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(12) & ( (!\err[0][12]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(12) & ( (!\p[27]~0_combout\ 
-- & (kp(12))) # (\p[27]~0_combout\ & ((sp(12)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(12) & ( (!\err[0][12]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(12) & ( (!\p[27]~0_combout\ & (kp(12))) # (\p[27]~0_combout\ & ((sp(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111001000100010001000001100001111111110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][12]~q\,
	datab => \ALT_INV_p[27]~0_combout\,
	datac => ALT_INV_kp(12),
	datad => ALT_INV_sp(12),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(12),
	combout => \Selector116~0_combout\);

-- Location: FF_X11_Y4_N2
\p[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector116~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[12]~DUPLICATE_q\);

-- Location: FF_X16_Y5_N8
\sigma[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(12));

-- Location: FF_X10_Y5_N53
\pv[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[12]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(12));

-- Location: LABCELL_X11_Y5_N48
\Selector148~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector148~0_combout\ = ( \a[31]~1_combout\ & ( (!\a[31]~2_combout\ & (sigma(12))) # (\a[31]~2_combout\ & ((kd(12)))) ) ) # ( !\a[31]~1_combout\ & ( (!pv(12) & !\a[31]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000001010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sigma(12),
	datab => ALT_INV_pv(12),
	datac => \ALT_INV_a[31]~2_combout\,
	datad => ALT_INV_kd(12),
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector148~0_combout\);

-- Location: FF_X11_Y5_N50
\a[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector148~0_combout\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[12]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y4_N51
\adder_32bit_0|operator_A_12|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_12|P~combout\ = ( \a[12]~DUPLICATE_q\ & ( !\p[12]~DUPLICATE_q\ ) ) # ( !\a[12]~DUPLICATE_q\ & ( \p[12]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_p[12]~DUPLICATE_q\,
	dataf => \ALT_INV_a[12]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_A_12|P~combout\);

-- Location: LABCELL_X12_Y5_N9
\adder_32bit_0|o_s[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(12) = ( p(11) & ( !\adder_32bit_0|operator_A_12|P~combout\ $ (((!a(11) & \adder_32bit_0|operator_C_stage_5_9|Go~0_combout\))) ) ) # ( !p(11) & ( !\adder_32bit_0|operator_A_12|P~combout\ $ (((!a(11)) # 
-- (\adder_32bit_0|operator_C_stage_5_9|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101000001111010110100000111111110000010110101111000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(11),
	datac => \adder_32bit_0|operator_A_12|ALT_INV_P~combout\,
	datad => \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~0_combout\,
	dataf => ALT_INV_p(11),
	combout => \adder_32bit_0|o_s\(12));

-- Location: FF_X12_Y5_N44
\kpd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(12));

-- Location: FF_X10_Y2_N17
\multiplier_16x16bit_pipelined|mr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[12]~6_combout\,
	asdata => kpd(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(12));

-- Location: FF_X15_Y6_N32
\kd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[13]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(13));

-- Location: LABCELL_X10_Y6_N48
\ki[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \ki[13]~feeder_combout\ = ( \i_wb_data[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_i_wb_data[13]~input_o\,
	combout => \ki[13]~feeder_combout\);

-- Location: FF_X10_Y6_N50
\ki[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \ki[13]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(13));

-- Location: LABCELL_X10_Y6_N42
\mr[13]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[13]~5_combout\ = ( ki(13) & ( (!\md_index.10~q\) # (kd(13)) ) ) # ( !ki(13) & ( (\md_index.10~q\ & kd(13)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_kd(13),
	dataf => ALT_INV_ki(13),
	combout => \mr[13]~5_combout\);

-- Location: FF_X11_Y5_N49
\a[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector148~0_combout\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(12));

-- Location: FF_X11_Y4_N1
\p[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector116~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(12));

-- Location: LABCELL_X12_Y5_N6
\adder_32bit_0|operator_B_stage_2_6|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ & ( (!a(12) & (p(12) & ((\p[11]~DUPLICATE_q\) # (a(11))))) # (a(12) & (((p(12)) # (\p[11]~DUPLICATE_q\)) # (a(11)))) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_5|Go~0_combout\ & ( (!a(12) & (a(11) & (\p[11]~DUPLICATE_q\ & p(12)))) # (a(12) & (((a(11) & \p[11]~DUPLICATE_q\)) # (p(12)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(11),
	datab => ALT_INV_a(12),
	datac => \ALT_INV_p[11]~DUPLICATE_q\,
	datad => ALT_INV_p(12),
	dataf => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\);

-- Location: LABCELL_X9_Y3_N24
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ & ( 
-- ((\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) # (\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ & (((\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~0_combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w10\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3) 
-- & \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000001111100000000000111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	datad => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\);

-- Location: LABCELL_X9_Y2_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\);

-- Location: FF_X15_Y3_N5
\multiplier_16x16bit_pipelined|md[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[1]~3_combout\,
	asdata => \err[1][1]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(1));

-- Location: MLABCELL_X6_Y5_N24
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[1]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|mr\(13) & ((\multiplier_16x16bit_pipelined|mr\(11)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(0) & !\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(11)) # (\multiplier_16x16bit_pipelined|md\(0))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|md\(0)) # (\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|md\(0) & 
-- \multiplier_16x16bit_pipelined|mr\(11))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(1),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[1]~0_combout\);

-- Location: FF_X6_Y5_N25
\multiplier_16x16bit_pipelined|reg_layer_2_w13[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[1]~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2));

-- Location: MLABCELL_X6_Y3_N51
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[4]~0_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111010110111010111101011010000010010000001000001001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[6]~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[10]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[12]~1_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[8]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[4]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\);

-- Location: MLABCELL_X6_Y3_N21
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(4) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|md\(9))))) # (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|md\(9)))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|md\(9)))))) # (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|md\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001101000001100100110100000010110010011000001011001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\);

-- Location: MLABCELL_X6_Y3_N42
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|mr\(1) & 
-- (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(2) & 
-- (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(1)) # (\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(2) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|mr\(1))))) # (\multiplier_16x16bit_pipelined|mr\(2) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(1) & ((\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(1) & (\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011010000000011101101001011011100000000101101110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\);

-- Location: MLABCELL_X6_Y3_N3
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\ = ( \multiplier_16x16bit_pipelined|md\(6) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(7) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(6)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(6) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(7)) # (!\multiplier_16x16bit_pipelined|mr\(6)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md\(7) $ (!\multiplier_16x16bit_pipelined|mr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101000000111100010100000010100011110000001010001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\);

-- Location: MLABCELL_X6_Y3_N57
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\ = ( \multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(5) $ ((!\multiplier_16x16bit_pipelined|mr\(9))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & (((!\multiplier_16x16bit_pipelined|mr\(9) & \multiplier_16x16bit_pipelined|md\(4))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & 
-- (((\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|md\(4))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(5) $ ((!\multiplier_16x16bit_pipelined|mr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000010010000111100001001001001000011110000100100001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\);

-- Location: FF_X10_Y4_N59
\err[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][13]~q\);

-- Location: LABCELL_X11_Y6_N0
\md[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[13]~15_combout\ = ( \adder_32bit_0|o_s\(13) & ( (!\md_index.01~q\) # (\err[0][13]~q\) ) ) # ( !\adder_32bit_0|o_s\(13) & ( (\md_index.01~q\ & \err[0][13]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][13]~q\,
	dataf => \adder_32bit_0|ALT_INV_o_s\(13),
	combout => \md[13]~15_combout\);

-- Location: FF_X12_Y4_N53
\err[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][13]~q\);

-- Location: FF_X11_Y6_N1
\multiplier_16x16bit_pipelined|md[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[13]~15_combout\,
	asdata => \err[1][13]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(13));

-- Location: MLABCELL_X6_Y3_N24
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(0) & (!\multiplier_16x16bit_pipelined|md\(12) & \multiplier_16x16bit_pipelined|mr\(1))) # 
-- (\multiplier_16x16bit_pipelined|mr\(0) & ((!\multiplier_16x16bit_pipelined|mr\(1)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(12)) # 
-- (\multiplier_16x16bit_pipelined|mr\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100110011110000000011001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\);

-- Location: MLABCELL_X6_Y3_N12
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[9]~1_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[11]~1_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[7]~1_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[5]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[13]~2_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\);

-- Location: MLABCELL_X6_Y3_N36
\multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[10]~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[12]~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[6]~0_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[8]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[10]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[6]~0_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[8]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[12]~1_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\);

-- Location: MLABCELL_X6_Y4_N30
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ = ( \multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(3) $ ((!\multiplier_16x16bit_pipelined|mr\(11))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (((!\multiplier_16x16bit_pipelined|mr\(11) & \multiplier_16x16bit_pipelined|md\(2))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & 
-- (((\multiplier_16x16bit_pipelined|mr\(11) & !\multiplier_16x16bit_pipelined|md\(2))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(3) $ ((!\multiplier_16x16bit_pipelined|mr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110000011000110011000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\);

-- Location: MLABCELL_X6_Y4_N9
\multiplier_16x16bit_pipelined|layer_2_compressor42_1|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_1|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[3]~1_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|S~combout\);

-- Location: FF_X6_Y4_N11
\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\);

-- Location: FF_X8_Y2_N7
\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w12\(2));

-- Location: MLABCELL_X8_Y2_N27
\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w12\(2)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w12\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(0),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\);

-- Location: MLABCELL_X8_Y2_N48
\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\)))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ 
-- (((!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w11\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w12\(0) & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w11[2]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w12\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w12[2]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000100000100110100110000000100000000010100110000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11[2]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12[2]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w12\(0),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\);

-- Location: MLABCELL_X6_Y4_N42
\multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\) # ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & (((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & (((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\))) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[9]~2_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[11]~3_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|S~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[7]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[3]~2_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[5]~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000101010001010101010101100101010101010111010101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[7]~2_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[5]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[3]~2_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[9]~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[11]~3_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout~combout\);

-- Location: FF_X6_Y4_N44
\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w13\(0));

-- Location: MLABCELL_X6_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(0),
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\);

-- Location: LABCELL_X10_Y4_N36
\multiplier_16x16bit_pipelined|adder_32bit|o_s[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(13) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))))) ) 
-- ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))))) ) 
-- ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\))))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111000100001110111100010000111011110001000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_13|ALT_INV_P~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_4|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(13));

-- Location: FF_X15_Y6_N13
\sp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[13]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(13));

-- Location: FF_X10_Y4_N35
\kp[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[13]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(13));

-- Location: LABCELL_X10_Y4_N6
\Selector115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector115~0_combout\ = ( \err[0][13]~q\ & ( kp(13) & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\) # ((sp(13))))) # (\p[27]~1_combout\ & (!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(13)))) ) ) ) # ( !\err[0][13]~q\ & ( kp(13) 
-- & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\) # ((sp(13))))) # (\p[27]~1_combout\ & (((\multiplier_16x16bit_pipelined|adder_32bit|o_s\(13))) # (\p[27]~0_combout\))) ) ) ) # ( \err[0][13]~q\ & ( !kp(13) & ( (!\p[27]~1_combout\ & (\p[27]~0_combout\ & 
-- ((sp(13))))) # (\p[27]~1_combout\ & (!\p[27]~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|o_s\(13)))) ) ) ) # ( !\err[0][13]~q\ & ( !kp(13) & ( (!\p[27]~1_combout\ & (\p[27]~0_combout\ & ((sp(13))))) # (\p[27]~1_combout\ & 
-- (((\multiplier_16x16bit_pipelined|adder_32bit|o_s\(13))) # (\p[27]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100110111000001000010011010011101101111111000110010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~1_combout\,
	datab => \ALT_INV_p[27]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(13),
	datad => ALT_INV_sp(13),
	datae => \ALT_INV_err[0][13]~q\,
	dataf => ALT_INV_kp(13),
	combout => \Selector115~0_combout\);

-- Location: FF_X10_Y4_N8
\p[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector115~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[13]~DUPLICATE_q\);

-- Location: FF_X12_Y4_N5
\pv[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[13]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(13));

-- Location: FF_X15_Y6_N59
\sigma[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(13));

-- Location: MLABCELL_X6_Y4_N36
\Selector147~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector147~0_combout\ = ( \a[31]~1_combout\ & ( \a[31]~2_combout\ & ( kd(13) ) ) ) # ( \a[31]~1_combout\ & ( !\a[31]~2_combout\ & ( sigma(13) ) ) ) # ( !\a[31]~1_combout\ & ( !\a[31]~2_combout\ & ( !pv(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000001111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_kd(13),
	datac => ALT_INV_pv(13),
	datad => ALT_INV_sigma(13),
	datae => \ALT_INV_a[31]~1_combout\,
	dataf => \ALT_INV_a[31]~2_combout\,
	combout => \Selector147~0_combout\);

-- Location: FF_X6_Y4_N37
\a[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector147~0_combout\,
	asdata => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(13));

-- Location: LABCELL_X10_Y4_N48
\adder_32bit_0|operator_A_13|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_13|P~combout\ = ( a(13) & ( !\p[13]~DUPLICATE_q\ ) ) # ( !a(13) & ( \p[13]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_p[13]~DUPLICATE_q\,
	dataf => ALT_INV_a(13),
	combout => \adder_32bit_0|operator_A_13|P~combout\);

-- Location: LABCELL_X12_Y5_N3
\adder_32bit_0|operator_C_stage_4_6|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_6|Po~0_combout\ & ( (\adder_32bit_0|operator_A_12|P~combout\ & (!p(11) $ (!a(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000011000000001100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_p(11),
	datac => \adder_32bit_0|operator_A_12|ALT_INV_P~combout\,
	datad => ALT_INV_a(11),
	dataf => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\);

-- Location: LABCELL_X12_Y4_N51
\adder_32bit_0|o_s[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(13) = ( \adder_32bit_0|operator_A_13|P~combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & (!\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ & 
-- ((!\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\) # (!\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_A_13|P~combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( 
-- (((\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\)) # (\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\)) # (\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\) ) ) ) # ( 
-- \adder_32bit_0|operator_A_13|P~combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( !\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ ) ) ) # ( !\adder_32bit_0|operator_A_13|P~combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ 
-- & ( \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111110000000000110111111111111100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datab => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_A_13|ALT_INV_P~combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|o_s\(13));

-- Location: FF_X17_Y4_N14
\kpd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(13));

-- Location: FF_X10_Y6_N43
\multiplier_16x16bit_pipelined|mr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[13]~5_combout\,
	asdata => kpd(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(13));

-- Location: MLABCELL_X6_Y4_N51
\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\ & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|md\(0) & 
-- (!\multiplier_16x16bit_pipelined|mr\(12) $ (!\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(12)) # ((!\multiplier_16x16bit_pipelined|mr\(11))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[2]~0_combout\ & ( (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|md\(0)) # (!\multiplier_16x16bit_pipelined|mr\(11)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(0) & !\multiplier_16x16bit_pipelined|mr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000100000001100100010000000110111001010100011011100101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[2]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\);

-- Location: MLABCELL_X6_Y4_N6
\multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\ & ( ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111011101010101011101110100000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout~combout\);

-- Location: FF_X6_Y4_N8
\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y4_N21
\multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ & 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_5|carry~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_3|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|S~combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[3]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011110110111011100010111000100100001001000011011011110110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_3|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[3]~1_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_5|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry~combout\);

-- Location: FF_X6_Y4_N23
\multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\);

-- Location: FF_X10_Y5_N8
\kd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[15]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(15));

-- Location: FF_X10_Y6_N53
\ki[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[15]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(15));

-- Location: LABCELL_X10_Y6_N45
\mr[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[15]~16_combout\ = ( ki(15) & ( (!\md_index.10~q\) # (kd(15)) ) ) # ( !ki(15) & ( (\md_index.10~q\ & kd(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_md_index.10~q\,
	datac => ALT_INV_kd(15),
	dataf => ALT_INV_ki(15),
	combout => \mr[15]~16_combout\);

-- Location: FF_X17_Y4_N59
\kpd[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(15));

-- Location: FF_X10_Y6_N46
\multiplier_16x16bit_pipelined|mr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[15]~16_combout\,
	asdata => kpd(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(15));

-- Location: FF_X15_Y6_N35
\kd[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[14]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kd(14));

-- Location: FF_X6_Y2_N44
\ki[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[14]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => ki(14));

-- Location: MLABCELL_X6_Y2_N30
\mr[14]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \mr[14]~17_combout\ = ( kd(14) & ( ki(14) ) ) # ( !kd(14) & ( ki(14) & ( !\md_index.10~q\ ) ) ) # ( kd(14) & ( !ki(14) & ( \md_index.10~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_md_index.10~q\,
	datae => ALT_INV_kd(14),
	dataf => ALT_INV_ki(14),
	combout => \mr[14]~17_combout\);

-- Location: LABCELL_X17_Y6_N30
\err[0][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \err[0][14]~feeder_combout\ = ( \adder_32bit_0|o_s\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(14),
	combout => \err[0][14]~feeder_combout\);

-- Location: FF_X17_Y6_N32
\err[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[0][14]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[0][14]~q\);

-- Location: FF_X15_Y6_N19
\sp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[14]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sp(14));

-- Location: FF_X17_Y6_N41
\kp[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[14]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kp(14));

-- Location: MLABCELL_X6_Y4_N3
\multiplier_16x16bit_pipelined|layer_4_half_adder_10|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\)) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110010110100101101001011010010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[1]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\);

-- Location: MLABCELL_X6_Y4_N57
\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\ $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[2]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\);

-- Location: MLABCELL_X6_Y4_N0
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) & !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2))))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0)) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2)))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(0) & !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100001111110100000010111111010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\);

-- Location: MLABCELL_X8_Y5_N9
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go~combout\ = ( \multiplier_16x16bit_pipelined|layer_4_half_adder_1|S~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(1) & \multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3[0]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|layer_4_full_adder_0|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w3\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001011101110001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3[0]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w3\(1),
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_0|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_half_adder_1|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go~combout\);

-- Location: LABCELL_X9_Y4_N30
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~0_combout\) # 
-- ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|Go~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000011111111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_2|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\);

-- Location: MLABCELL_X6_Y4_N24
\multiplier_16x16bit_pipelined|adder_32bit|o_s[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(14) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\))) # (\multiplier_16x16bit_pipelined|layer_4_half_adder_10|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011111101000000101111110100001110111100010000111011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_10|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_14|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(14));

-- Location: LABCELL_X11_Y4_N42
\Selector114~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector114~0_combout\ = ( \p[27]~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(14) & ( (!\p[27]~1_combout\ & ((sp(14)))) # (\p[27]~1_combout\ & (!\err[0][14]~q\)) ) ) ) # ( !\p[27]~0_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(14) & ( (kp(14)) # (\p[27]~1_combout\) ) ) ) # ( \p[27]~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(14) & ( (!\p[27]~1_combout\ & ((sp(14)))) # (\p[27]~1_combout\ & (!\err[0][14]~q\)) ) ) 
-- ) # ( !\p[27]~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(14) & ( (!\p[27]~1_combout\ & kp(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001110100011101000001111111111110011101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][14]~q\,
	datab => ALT_INV_sp(14),
	datac => \ALT_INV_p[27]~1_combout\,
	datad => ALT_INV_kp(14),
	datae => \ALT_INV_p[27]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(14),
	combout => \Selector114~0_combout\);

-- Location: FF_X11_Y4_N44
\p[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector114~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(14));

-- Location: FF_X15_Y6_N26
\sigma[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(14));

-- Location: FF_X10_Y5_N38
\pv[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[14]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(14));

-- Location: LABCELL_X7_Y5_N57
\Selector146~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector146~0_combout\ = ( \a[31]~2_combout\ & ( \a[31]~1_combout\ & ( kd(14) ) ) ) # ( !\a[31]~2_combout\ & ( \a[31]~1_combout\ & ( sigma(14) ) ) ) # ( !\a[31]~2_combout\ & ( !\a[31]~1_combout\ & ( !pv(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000000000000000000000110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(14),
	datab => ALT_INV_sigma(14),
	datad => ALT_INV_pv(14),
	datae => \ALT_INV_a[31]~2_combout\,
	dataf => \ALT_INV_a[31]~1_combout\,
	combout => \Selector146~0_combout\);

-- Location: LABCELL_X11_Y5_N39
\a[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \a[14]~feeder_combout\ = ( \Selector146~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Selector146~0_combout\,
	combout => \a[14]~feeder_combout\);

-- Location: FF_X11_Y5_N41
\a[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \a[14]~feeder_combout\,
	asdata => \adder_32bit_0|o_s\(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(14));

-- Location: LABCELL_X10_Y4_N3
\adder_32bit_0|operator_A_14|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_14|P~combout\ = ( a(14) & ( !p(14) ) ) # ( !a(14) & ( p(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(14),
	dataf => ALT_INV_a(14),
	combout => \adder_32bit_0|operator_A_14|P~combout\);

-- Location: LABCELL_X11_Y6_N30
\adder_32bit_0|operator_C_stage_4_6|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ = ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & 
-- (!\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ & !\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( 
-- (!\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & !\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\) ) ) ) # ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( 
-- !\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ ) ) ) # ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ( !\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datae => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\);

-- Location: LABCELL_X11_Y6_N12
\adder_32bit_0|o_s[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(14) = ( a(13) & ( \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( !\p[13]~DUPLICATE_q\ $ (!\adder_32bit_0|operator_A_14|P~combout\) ) ) ) # ( !a(13) & ( \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( 
-- \adder_32bit_0|operator_A_14|P~combout\ ) ) ) # ( a(13) & ( !\adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( !\adder_32bit_0|operator_A_14|P~combout\ ) ) ) # ( !a(13) & ( !\adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( !\p[13]~DUPLICATE_q\ $ 
-- (!\adder_32bit_0|operator_A_14|P~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000111111110000000000000000111111110000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_p[13]~DUPLICATE_q\,
	datad => \adder_32bit_0|operator_A_14|ALT_INV_P~combout\,
	datae => ALT_INV_a(13),
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|o_s\(14));

-- Location: FF_X11_Y6_N32
\kpd[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000000100~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => kpd(14));

-- Location: FF_X6_Y2_N31
\multiplier_16x16bit_pipelined|mr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \mr[14]~17_combout\,
	asdata => kpd(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.01~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|mr\(14));

-- Location: LABCELL_X4_Y5_N9
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & \multiplier_16x16bit_pipelined|mr\(15)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(14) & ( \multiplier_16x16bit_pipelined|mr\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\);

-- Location: MLABCELL_X6_Y3_N39
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[9]~1_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[13]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[7]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[11]~1_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\);

-- Location: MLABCELL_X6_Y5_N57
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(9))) 
-- # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(9)) # (\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(11) & 
-- ((!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|mr\(9))))) # (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(9) & 
-- \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000010110001100100001011001101000010011000110100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\);

-- Location: MLABCELL_X6_Y5_N27
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|mr\(13) & ((\multiplier_16x16bit_pipelined|mr\(11)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(1) & !\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(11)) # (\multiplier_16x16bit_pipelined|md\(1))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|md\(1)) # (\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|md\(1) & 
-- \multiplier_16x16bit_pipelined|mr\(11))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\);

-- Location: MLABCELL_X6_Y5_N48
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|md\(0)) # (!\multiplier_16x16bit_pipelined|mr\(14)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(0) & !\multiplier_16x16bit_pipelined|mr\(14))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(15) & ( (\multiplier_16x16bit_pipelined|md\(0) & 
-- (!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|mr\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110011111100110000001111110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\);

-- Location: MLABCELL_X6_Y5_N21
\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[4]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[2]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[0]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\);

-- Location: MLABCELL_X6_Y3_N15
\multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[5]~1_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[9]~1_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[11]~1_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[13]~2_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[7]~1_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101111010110111010111101011010000010010000001000001001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[9]~1_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[11]~1_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[13]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[7]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[5]~1_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\);

-- Location: MLABCELL_X6_Y6_N51
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ = ( \multiplier_16x16bit_pipelined|mr\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(12) $ (((!\multiplier_16x16bit_pipelined|mr\(3)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(2) & (((\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(3))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(2) & 
-- (((!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr\(3))))) # (\multiplier_16x16bit_pipelined|mr\(2) & (!\multiplier_16x16bit_pipelined|md\(12) $ (((!\multiplier_16x16bit_pipelined|mr\(3)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001010000001011100101001010011101000000101001110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\);

-- Location: MLABCELL_X6_Y6_N33
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ = ( \multiplier_16x16bit_pipelined|md\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md\(6))))) # (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7) & !\multiplier_16x16bit_pipelined|md\(6)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7)) # (!\multiplier_16x16bit_pipelined|md\(6)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|md\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001101000001100100110100000010110010011000001011001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\);

-- Location: LABCELL_X11_Y6_N18
\md[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[14]~16_combout\ = ( a(13) & ( \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( (!\md_index.01~q\ & (!\p[13]~DUPLICATE_q\ $ (((!\adder_32bit_0|operator_A_14|P~combout\))))) # (\md_index.01~q\ & (((\err[0][14]~q\)))) ) ) ) # ( !a(13) & ( 
-- \adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( (!\md_index.01~q\ & ((\adder_32bit_0|operator_A_14|P~combout\))) # (\md_index.01~q\ & (\err[0][14]~q\)) ) ) ) # ( a(13) & ( !\adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( (!\md_index.01~q\ & 
-- ((!\adder_32bit_0|operator_A_14|P~combout\))) # (\md_index.01~q\ & (\err[0][14]~q\)) ) ) ) # ( !a(13) & ( !\adder_32bit_0|operator_C_stage_4_6|Go~2_combout\ & ( (!\md_index.01~q\ & (!\p[13]~DUPLICATE_q\ $ (((!\adder_32bit_0|operator_A_14|P~combout\))))) # 
-- (\md_index.01~q\ & (((\err[0][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011110001011110011110000001100000011110011110100011110001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[13]~DUPLICATE_q\,
	datab => \ALT_INV_md_index.01~q\,
	datac => \ALT_INV_err[0][14]~q\,
	datad => \adder_32bit_0|operator_A_14|ALT_INV_P~combout\,
	datae => ALT_INV_a(13),
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~2_combout\,
	combout => \md[14]~16_combout\);

-- Location: FF_X11_Y6_N14
\err[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][14]~q\);

-- Location: FF_X11_Y6_N20
\multiplier_16x16bit_pipelined|md[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[14]~16_combout\,
	asdata => \err[1][14]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(14));

-- Location: LABCELL_X7_Y5_N51
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ = ( \multiplier_16x16bit_pipelined|mr\(1) & ( \multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|md\(14) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(1) & ( 
-- \multiplier_16x16bit_pipelined|mr\(0) & ( \multiplier_16x16bit_pipelined|md\(14) ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(1) & ( !\multiplier_16x16bit_pipelined|mr\(0) & ( !\multiplier_16x16bit_pipelined|md\(13) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\);

-- Location: MLABCELL_X6_Y6_N21
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\ = ( \multiplier_16x16bit_pipelined|mr\(4) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(5)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(4) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(5)))) # (\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100010001000011110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\);

-- Location: MLABCELL_X6_Y6_N24
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ = ( \multiplier_16x16bit_pipelined|mr\(6) & ( (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(8) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (((\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(6) & ( 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (((!\multiplier_16x16bit_pipelined|md\(7) & \multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(8) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011010000011000101101001011010001100000101101000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\);

-- Location: LABCELL_X7_Y6_N18
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[12]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[6]~3_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[14]~4_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[10]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[8]~3_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\);

-- Location: MLABCELL_X6_Y4_N12
\multiplier_16x16bit_pipelined|layer_2_compressor42_2|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_2|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & ( !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101101001010101101010100101010110100101101010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|ALT_INV_negation~0_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_carry~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|S~combout\);

-- Location: FF_X6_Y4_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y4_N33
\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14[2]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]~DUPLICATE_q\ & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w14[0]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14[2]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\);

-- Location: MLABCELL_X8_Y6_N51
\multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout~combout\);

-- Location: FF_X8_Y6_N52
\multiplier_16x16bit_pipelined|reg_layer_2_w15[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w15\(1));

-- Location: MLABCELL_X8_Y6_N0
\multiplier_16x16bit_pipelined|layer_2_compressor42_2|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_2|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ & !\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\))))) # 
-- (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|negation~0_combout\ & (((!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|S~combout\) # (!\multiplier_16x16bit_pipelined|layer_1_compressor42_6|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|S~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101011101110001110101110111000101000001110101110100000111010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_7|ALT_INV_negation~0_combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_6|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|carry~combout\);

-- Location: FF_X8_Y6_N2
\multiplier_16x16bit_pipelined|reg_layer_2_w15[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w15\(0));

-- Location: LABCELL_X7_Y6_N27
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[12]~3_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[8]~3_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[10]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[14]~4_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\);

-- Location: FF_X11_Y4_N55
\p[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector113~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(15));

-- Location: FF_X10_Y4_N7
\p[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector115~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(13));

-- Location: LABCELL_X11_Y4_N36
\adder_32bit_0|operator_B_stage_2_7|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ = ( a(13) & ( a(14) & ( (!p(13) & !p(14)) ) ) ) # ( !a(13) & ( a(14) & ( (p(13) & !p(14)) ) ) ) # ( a(13) & ( !a(14) & ( (!p(13) & p(14)) ) ) ) # ( !a(13) & ( !a(14) & ( (p(13) & p(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000001111000000001111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(13),
	datad => ALT_INV_p(14),
	datae => ALT_INV_a(13),
	dataf => ALT_INV_a(14),
	combout => \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\);

-- Location: LABCELL_X10_Y4_N51
\adder_32bit_0|operator_B_stage_2_7|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ = ( a(14) & ( ((a(13) & \p[13]~DUPLICATE_q\)) # (p(14)) ) ) # ( !a(14) & ( (a(13) & (\p[13]~DUPLICATE_q\ & p(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(13),
	datab => \ALT_INV_p[13]~DUPLICATE_q\,
	datac => ALT_INV_p(14),
	dataf => ALT_INV_a(14),
	combout => \adder_32bit_0|operator_B_stage_2_7|Go~0_combout\);

-- Location: LABCELL_X11_Y4_N24
\adder_32bit_0|operator_B_stage_2_7|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ & ( (!\p[12]~DUPLICATE_q\ & ((!p(11)) # ((!\a[12]~DUPLICATE_q\) # (!a(11))))) # 
-- (\p[12]~DUPLICATE_q\ & (!\a[12]~DUPLICATE_q\ & ((!p(11)) # (!a(11))))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110101110100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[12]~DUPLICATE_q\,
	datab => ALT_INV_p(11),
	datac => \ALT_INV_a[12]~DUPLICATE_q\,
	datad => ALT_INV_a(11),
	datae => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_7|Go~1_combout\);

-- Location: LABCELL_X11_Y4_N9
\adder_32bit_0|operator_B_stage_2_7|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_7|Po~1_combout\ = ( \adder_32bit_0|operator_A_12|P~combout\ & ( (\adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ & (!p(11) $ (!a(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001111000000000000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_p(11),
	datac => ALT_INV_a(11),
	datad => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_A_12|ALT_INV_P~combout\,
	combout => \adder_32bit_0|operator_B_stage_2_7|Po~1_combout\);

-- Location: LABCELL_X11_Y4_N18
\adder_32bit_0|operator_C_stage_4_7|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_7|Go~combout\ = ( \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ & 
-- ((!\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\) # (!\adder_32bit_0|operator_B_stage_2_7|Po~1_combout\))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( 
-- (\adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ & !\adder_32bit_0|operator_B_stage_2_7|Po~1_combout\) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( 
-- (\adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ & ((!\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\) # ((!\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\) # (!\adder_32bit_0|operator_B_stage_2_7|Po~1_combout\)))) ) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_7|Go~1_combout\ & !\adder_32bit_0|operator_B_stage_2_7|Po~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010101010001010101000000000101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	datae => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_7|Go~combout\);

-- Location: MLABCELL_X15_Y3_N48
\md[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \md[15]~17_combout\ = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( (!\md_index.01~q\ & (!\a[15]~DUPLICATE_q\ $ ((!p(15))))) # (\md_index.01~q\ & (((\err[0][15]~q\)))) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( (!\md_index.01~q\ 
-- & (!\a[15]~DUPLICATE_q\ $ ((p(15))))) # (\md_index.01~q\ & (((\err[0][15]~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010010110111100001001011011101001000011110110100100001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[15]~DUPLICATE_q\,
	datab => \ALT_INV_md_index.01~q\,
	datac => ALT_INV_p(15),
	datad => \ALT_INV_err[0][15]~q\,
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \md[15]~17_combout\);

-- Location: FF_X12_Y4_N49
\err[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][15]~q\);

-- Location: FF_X15_Y3_N49
\multiplier_16x16bit_pipelined|md[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[15]~17_combout\,
	asdata => \err[1][15]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(15));

-- Location: LABCELL_X7_Y6_N36
\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(0) & (!\multiplier_16x16bit_pipelined|md\(14) & \multiplier_16x16bit_pipelined|mr\(1))) # 
-- (\multiplier_16x16bit_pipelined|mr\(0) & ((!\multiplier_16x16bit_pipelined|mr\(1)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(1) & ((!\multiplier_16x16bit_pipelined|md\(14)) # 
-- (\multiplier_16x16bit_pipelined|mr\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110011000000001111001100110011110000000011001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\);

-- Location: MLABCELL_X6_Y6_N18
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ = ( \multiplier_16x16bit_pipelined|mr\(6) & ( (!\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(5) & (((\multiplier_16x16bit_pipelined|md\(8) & !\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(6) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(5) & (((!\multiplier_16x16bit_pipelined|md\(8) & \multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(5) & (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100010000100011110001001000111100010000100011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\);

-- Location: LABCELL_X4_Y6_N54
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(4) & 
-- (!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(3) & 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(4)) # (\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|mr\(4))))) # (\multiplier_16x16bit_pipelined|mr\(3) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(4) & ((\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(4) & (\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111100110000000011110011001100111100000000110011110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\);

-- Location: MLABCELL_X6_Y6_N3
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\ = ( \multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(9) & 
-- !\multiplier_16x16bit_pipelined|md\(6))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9))))) # (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7)) 
-- # (\multiplier_16x16bit_pipelined|md\(6))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|md\(6)) # 
-- (\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(9))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) & 
-- \multiplier_16x16bit_pipelined|md\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000010110000011100001011001101000011100000110100001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\);

-- Location: LABCELL_X4_Y6_N3
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ = ( \multiplier_16x16bit_pipelined|mr\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md\(13) $ ((!\multiplier_16x16bit_pipelined|mr\(3))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(1) & (((!\multiplier_16x16bit_pipelined|mr\(3) & \multiplier_16x16bit_pipelined|md\(12))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(1) & 
-- (((\multiplier_16x16bit_pipelined|mr\(3) & !\multiplier_16x16bit_pipelined|md\(12))))) # (\multiplier_16x16bit_pipelined|mr\(1) & (!\multiplier_16x16bit_pipelined|md\(13) $ ((!\multiplier_16x16bit_pipelined|mr\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110000011000110011000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\);

-- Location: LABCELL_X7_Y6_N48
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[15]~5_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[9]~4_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[11]~4_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[7]~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[13]~4_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\);

-- Location: MLABCELL_X6_Y5_N9
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\ = ( \multiplier_16x16bit_pipelined|mr\(11) & ( \multiplier_16x16bit_pipelined|md\(2) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ 
-- & !\multiplier_16x16bit_pipelined|mr\(12)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(11) & ( \multiplier_16x16bit_pipelined|md\(2) & ( (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(13)))) ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(11) & ( !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(13)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(11) & ( !\multiplier_16x16bit_pipelined|md\(2) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|mr\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011010010110100000000000000000010110100101101011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\);

-- Location: MLABCELL_X6_Y5_N36
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\ = ( \multiplier_16x16bit_pipelined|md\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|mr\(15) & ((\multiplier_16x16bit_pipelined|mr\(13)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(15) & (!\multiplier_16x16bit_pipelined|md\(0) & !\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(13)) # (\multiplier_16x16bit_pipelined|md\(0))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(1) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|md\(0)) # (\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|mr\(15) & (\multiplier_16x16bit_pipelined|md\(0) & 
-- \multiplier_16x16bit_pipelined|mr\(13))) # (\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|mr\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(1),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\);

-- Location: MLABCELL_X6_Y5_N15
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ = ( \multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ 
-- (!\multiplier_16x16bit_pipelined|md\(5))))) # (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr\(9) & !\multiplier_16x16bit_pipelined|md\(5)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr\(9)) # (!\multiplier_16x16bit_pipelined|md\(5)))))) # 
-- (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (!\multiplier_16x16bit_pipelined|md\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001001101000001100100110100000010110010011000001011001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\);

-- Location: MLABCELL_X6_Y5_N39
\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[3]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[1]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[5]~3_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\);

-- Location: MLABCELL_X6_Y5_N54
\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[0]~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[2]~1_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[4]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[2]~1_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[4]~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[0]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\);

-- Location: LABCELL_X7_Y6_N30
\multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[8]~3_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[6]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[10]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[12]~3_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[14]~4_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110110000100111011011000010010000100111010001000010011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[12]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[6]~3_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[14]~4_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[10]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[8]~3_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\);

-- Location: MLABCELL_X8_Y6_N42
\multiplier_16x16bit_pipelined|layer_2_compressor42_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_3|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|S~combout\);

-- Location: FF_X8_Y6_N44
\multiplier_16x16bit_pipelined|reg_layer_2_w15[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w15\(2));

-- Location: MLABCELL_X8_Y6_N9
\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w15\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w15\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w15\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(2),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\);

-- Location: LABCELL_X10_Y4_N21
\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\);

-- Location: LABCELL_X9_Y5_N0
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\);

-- Location: FF_X6_Y4_N10
\multiplier_16x16bit_pipelined|reg_layer_2_w13[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w13\(1));

-- Location: FF_X6_Y4_N43
\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_4|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y4_N24
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101101000000101101000000000010110100000000110100000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[0]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\);

-- Location: MLABCELL_X8_Y2_N24
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w10[1]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|reg_layer_2_w10[0]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000111110000000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w10[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\);

-- Location: LABCELL_X7_Y4_N30
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & !\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_3|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|carry~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_1|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000001100000100000000001000101110110111010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(1),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_1|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[0]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\);

-- Location: MLABCELL_X8_Y2_N39
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w11\(3)) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_0|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_4_half_adder_9|S~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_9|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w11\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_0|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\);

-- Location: LABCELL_X9_Y3_N54
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ = ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\) # ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000000000000011111101111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\);

-- Location: FF_X6_Y4_N13
\multiplier_16x16bit_pipelined|reg_layer_2_w14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14\(2));

-- Location: FF_X6_Y4_N22
\multiplier_16x16bit_pipelined|reg_layer_2_w14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14\(0));

-- Location: FF_X6_Y4_N7
\multiplier_16x16bit_pipelined|reg_layer_2_w14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_1|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w14\(1));

-- Location: LABCELL_X7_Y4_N48
\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w14\(1) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ ((\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14\(1) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ ((!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w14\(1) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w14\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w13\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w13[0]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w13\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w14\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000010000100010010010110100010000110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(1),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w14\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w13\(2),
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\);

-- Location: MLABCELL_X8_Y2_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\);

-- Location: LABCELL_X10_Y4_N18
\multiplier_16x16bit_pipelined|adder_32bit|o_s[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(15) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ $ (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010101011010101001010101101010100110010110011010011001011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_12|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(15));

-- Location: LABCELL_X11_Y4_N54
\Selector113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector113~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(15) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(15) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(15) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(15) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000001100110001010101000011111111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_err[0][15]~q\,
	datac => ALT_INV_sp(15),
	datad => \ALT_INV_p[27]~0_combout\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(15),
	combout => \Selector113~0_combout\);

-- Location: FF_X11_Y4_N56
\p[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector113~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[15]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y4_N30
\adder_32bit_0|o_s[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(15) = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\p[15]~DUPLICATE_q\ $ (!\a[15]~DUPLICATE_q\) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\p[15]~DUPLICATE_q\ $ (\a[15]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[15]~DUPLICATE_q\,
	datab => \ALT_INV_a[15]~DUPLICATE_q\,
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(15));

-- Location: FF_X15_Y5_N14
\sigma[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(15));

-- Location: FF_X10_Y5_N26
\pv[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \i_wb_data[15]~input_o\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pv(15));

-- Location: LABCELL_X10_Y5_N24
\Selector145~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector145~1_combout\ = ( pv(15) & ( \a~0_combout\ & ( (!\state_1.0001000000~q\ & (!\state_1.0000001000~q\ & kd(15))) ) ) ) # ( !pv(15) & ( \a~0_combout\ & ( ((!\state_1.0001000000~q\ & kd(15))) # (\state_1.0000001000~q\) ) ) ) # ( pv(15) & ( 
-- !\a~0_combout\ & ( (!\state_1.0000010000~q\ & (!\state_1.0001000000~q\ & (!\state_1.0000001000~q\ & kd(15)))) ) ) ) # ( !pv(15) & ( !\a~0_combout\ & ( ((!\state_1.0000010000~q\ & (!\state_1.0001000000~q\ & kd(15))) # (\state_1.0000010000~q\ & 
-- (\state_1.0001000000~q\))) # (\state_1.0000001000~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111110011111000000001000000000001111110011110000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_1.0000010000~q\,
	datab => \ALT_INV_state_1.0001000000~q\,
	datac => \ALT_INV_state_1.0000001000~q\,
	datad => ALT_INV_kd(15),
	datae => ALT_INV_pv(15),
	dataf => \ALT_INV_a~0_combout\,
	combout => \Selector145~1_combout\);

-- Location: LABCELL_X11_Y4_N15
\Selector145~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector145~2_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(15),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector145~2_combout\);

-- Location: FF_X11_Y4_N17
\a[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector145~2_combout\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[15]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y3_N51
\of_addition[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \of_addition[0]~0_combout\ = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( (\a[15]~DUPLICATE_q\ & p(15)) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( (!\a[15]~DUPLICATE_q\ & !p(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_a[15]~DUPLICATE_q\,
	datad => ALT_INV_p(15),
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \of_addition[0]~0_combout\);

-- Location: LABCELL_X17_Y3_N36
\of[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \of[0]~1_combout\ = ( \of\(0) & ( \of_addition[0]~0_combout\ & ( (!\of~0_combout\) # ((\update_kpd~0_combout\) # (\state_1.0000000001~q\)) ) ) ) # ( !\of\(0) & ( \of_addition[0]~0_combout\ & ( (\state_1.0000000001~q\ & \state_1.0000000100~q\) ) ) ) # ( 
-- \of\(0) & ( !\of_addition[0]~0_combout\ & ( (!\state_1.0000000001~q\ & ((!\of~0_combout\) # ((\update_kpd~0_combout\)))) # (\state_1.0000000001~q\ & (((!\state_1.0000000100~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101111111000110000000000001100111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_of~0_combout\,
	datab => \ALT_INV_state_1.0000000001~q\,
	datac => \ALT_INV_update_kpd~0_combout\,
	datad => \ALT_INV_state_1.0000000100~q\,
	datae => ALT_INV_of(0),
	dataf => \ALT_INV_of_addition[0]~0_combout\,
	combout => \of[0]~1_combout\);

-- Location: FF_X17_Y3_N37
\of[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \of[0]~1_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \of\(0));

-- Location: LABCELL_X17_Y5_N27
\un[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \un[0]~feeder_combout\ = ( \adder_32bit_0|o_s\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(0),
	combout => \un[0]~feeder_combout\);

-- Location: MLABCELL_X15_Y5_N30
\un[18]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \un[18]~0_combout\ = ( \RS~q\ & ( \state_1.1000000000~q\ & ( ((!\update_esu~1_combout\) # ((\i_wb_adr[4]~input_o\ & \i_wb_adr[3]~input_o\))) # (\state_1.0000000001~q\) ) ) ) # ( !\RS~q\ & ( \state_1.1000000000~q\ & ( \state_1.0000000001~q\ ) ) ) # ( 
-- \RS~q\ & ( !\state_1.1000000000~q\ & ( (!\state_1.0000000001~q\ & ((!\update_esu~1_combout\) # ((\i_wb_adr[4]~input_o\ & \i_wb_adr[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100010000110011001100111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datab => \ALT_INV_state_1.0000000001~q\,
	datac => \ALT_INV_update_esu~1_combout\,
	datad => \ALT_INV_i_wb_adr[3]~input_o\,
	datae => \ALT_INV_RS~q\,
	dataf => \ALT_INV_state_1.1000000000~q\,
	combout => \un[18]~0_combout\);

-- Location: FF_X17_Y5_N29
\un[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \un[0]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(0));

-- Location: LABCELL_X16_Y6_N48
\o_wb_data~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~5_combout\ = ( sigma(0) & ( !\i_wb_adr[4]~input_o\ & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\) # (un(0))))) # (\i_wb_adr[3]~input_o\ & (\of\(0) & ((!\i_wb_adr[2]~input_o\)))) ) ) ) # ( !sigma(0) & ( !\i_wb_adr[4]~input_o\ & ( 
-- (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & ((un(0)))) # (\i_wb_adr[3]~input_o\ & (\of\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => ALT_INV_of(0),
	datac => ALT_INV_un(0),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sigma(0),
	dataf => \ALT_INV_i_wb_adr[4]~input_o\,
	combout => \o_wb_data~5_combout\);

-- Location: LABCELL_X16_Y6_N57
\o_wb_data~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~6_combout\ = ( \o_wb_data~3_combout\ & ( \o_wb_data~5_combout\ & ( (\o_wb_data~2_combout\) # (\o_wb_data~4_combout\) ) ) ) # ( !\o_wb_data~3_combout\ & ( \o_wb_data~5_combout\ & ( (\o_wb_data~0_combout\ & \o_wb_data~2_combout\) ) ) ) # ( 
-- \o_wb_data~3_combout\ & ( !\o_wb_data~5_combout\ & ( (\o_wb_data~4_combout\ & !\o_wb_data~2_combout\) ) ) ) # ( !\o_wb_data~3_combout\ & ( !\o_wb_data~5_combout\ & ( (\o_wb_data~0_combout\ & \o_wb_data~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000000000000000010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~0_combout\,
	datab => \ALT_INV_o_wb_data~4_combout\,
	datad => \ALT_INV_o_wb_data~2_combout\,
	datae => \ALT_INV_o_wb_data~3_combout\,
	dataf => \ALT_INV_o_wb_data~5_combout\,
	combout => \o_wb_data~6_combout\);

-- Location: LABCELL_X16_Y6_N24
\o_wb_data~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~7_combout\ = ( kpd(1) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & (\err[0][1]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][1]~q\))) ) ) ) # ( !kpd(1) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & (\err[0][1]~q\)) # 
-- (\i_wb_adr[2]~input_o\ & ((\err[1][1]~q\))) ) ) ) # ( kpd(1) & ( !\i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (pv(1)) ) ) ) # ( !kpd(1) & ( !\i_wb_adr[3]~input_o\ & ( (pv(1) & !\i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(1),
	datab => \ALT_INV_err[0][1]~q\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_err[1][1]~q\,
	datae => ALT_INV_kpd(1),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~7_combout\);

-- Location: LABCELL_X17_Y6_N12
\o_wb_data~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~8_combout\ = ( sp(1) & ( kd(1) & ( ((!\i_wb_adr[2]~input_o\ & ((kp(1)))) # (\i_wb_adr[2]~input_o\ & (ki(1)))) # (\i_wb_adr[3]~input_o\) ) ) ) # ( !sp(1) & ( kd(1) & ( (!\i_wb_adr[2]~input_o\ & (((kp(1)) # (\i_wb_adr[3]~input_o\)))) # 
-- (\i_wb_adr[2]~input_o\ & (ki(1) & (!\i_wb_adr[3]~input_o\))) ) ) ) # ( sp(1) & ( !kd(1) & ( (!\i_wb_adr[2]~input_o\ & (((!\i_wb_adr[3]~input_o\ & kp(1))))) # (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\)) # (ki(1)))) ) ) ) # ( !sp(1) & ( !kd(1) & ( 
-- (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(1)))) # (\i_wb_adr[2]~input_o\ & (ki(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => ALT_INV_ki(1),
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => ALT_INV_kp(1),
	datae => ALT_INV_sp(1),
	dataf => ALT_INV_kd(1),
	combout => \o_wb_data~8_combout\);

-- Location: FF_X17_Y3_N53
\of[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \of_addition[0]~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \of\(1));

-- Location: FF_X13_Y6_N53
\un[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(1));

-- Location: LABCELL_X16_Y6_N18
\o_wb_data~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~9_combout\ = ( sigma(1) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & (\of\(1) & !\i_wb_adr[2]~input_o\)) ) ) ) # ( !sigma(1) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & (\of\(1) & !\i_wb_adr[2]~input_o\)) ) ) ) # ( 
-- sigma(1) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & ((un(1)) # (\i_wb_adr[2]~input_o\))) ) ) ) # ( !sigma(1) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & (!\i_wb_adr[2]~input_o\ & un(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000010101010101000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[4]~input_o\,
	datab => ALT_INV_of(1),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => ALT_INV_un(1),
	datae => ALT_INV_sigma(1),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~9_combout\);

-- Location: LABCELL_X16_Y6_N42
\o_wb_data~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~10_combout\ = ( \o_wb_data~3_combout\ & ( \o_wb_data~9_combout\ & ( (\o_wb_data~2_combout\) # (\o_wb_data~8_combout\) ) ) ) # ( !\o_wb_data~3_combout\ & ( \o_wb_data~9_combout\ & ( (\o_wb_data~7_combout\ & \o_wb_data~2_combout\) ) ) ) # ( 
-- \o_wb_data~3_combout\ & ( !\o_wb_data~9_combout\ & ( (\o_wb_data~8_combout\ & !\o_wb_data~2_combout\) ) ) ) # ( !\o_wb_data~3_combout\ & ( !\o_wb_data~9_combout\ & ( (\o_wb_data~7_combout\ & \o_wb_data~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011000000000101000001010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~7_combout\,
	datab => \ALT_INV_o_wb_data~8_combout\,
	datac => \ALT_INV_o_wb_data~2_combout\,
	datae => \ALT_INV_o_wb_data~3_combout\,
	dataf => \ALT_INV_o_wb_data~9_combout\,
	combout => \o_wb_data~10_combout\);

-- Location: LABCELL_X17_Y6_N48
\o_wb_data~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~12_combout\ = ( sp(2) & ( \i_wb_adr[3]~input_o\ & ( (kd(2)) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !sp(2) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & kd(2)) ) ) ) # ( sp(2) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & 
-- ((kp(2)))) # (\i_wb_adr[2]~input_o\ & (ki(2))) ) ) ) # ( !sp(2) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((kp(2)))) # (\i_wb_adr[2]~input_o\ & (ki(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ki(2),
	datab => ALT_INV_kp(2),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => ALT_INV_kd(2),
	datae => ALT_INV_sp(2),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~12_combout\);

-- Location: FF_X11_Y3_N22
\err[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(2),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][2]~q\);

-- Location: LABCELL_X16_Y3_N30
\o_wb_data~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~11_combout\ = ( kpd(2) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][2]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][2]~q\)) ) ) ) # ( !kpd(2) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][2]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][2]~q\)) ) ) ) # ( kpd(2) & ( !\i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (pv(2)) ) ) ) # ( !kpd(2) & ( !\i_wb_adr[3]~input_o\ & ( (pv(2) & !\i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(2),
	datab => \ALT_INV_err[1][2]~q\,
	datac => \ALT_INV_err[0][2]~q\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_kpd(2),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~11_combout\);

-- Location: LABCELL_X13_Y6_N6
\un[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \un[2]~feeder_combout\ = ( \adder_32bit_0|o_s\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(2),
	combout => \un[2]~feeder_combout\);

-- Location: FF_X13_Y6_N8
\un[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \un[2]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(2));

-- Location: FF_X17_Y6_N5
\of[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \of\(1),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0000010000~q\,
	sload => VCC,
	ena => \err[0][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \of\(2));

-- Location: LABCELL_X17_Y6_N3
\o_wb_data~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~13_combout\ = ( \of\(2) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & !\i_wb_adr[4]~input_o\) ) ) ) # ( \of\(2) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (un(2))) # (\i_wb_adr[2]~input_o\ & 
-- ((sigma(2)))))) ) ) ) # ( !\of\(2) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[4]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (un(2))) # (\i_wb_adr[2]~input_o\ & ((sigma(2)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001000000111000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => ALT_INV_un(2),
	datac => \ALT_INV_i_wb_adr[4]~input_o\,
	datad => ALT_INV_sigma(2),
	datae => ALT_INV_of(2),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~13_combout\);

-- Location: LABCELL_X17_Y6_N42
\o_wb_data~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~14_combout\ = ( \o_wb_data~2_combout\ & ( (!\o_wb_data~3_combout\ & (\o_wb_data~11_combout\)) # (\o_wb_data~3_combout\ & ((\o_wb_data~13_combout\))) ) ) # ( !\o_wb_data~2_combout\ & ( (\o_wb_data~12_combout\ & \o_wb_data~3_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111100000000010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~12_combout\,
	datab => \ALT_INV_o_wb_data~11_combout\,
	datac => \ALT_INV_o_wb_data~13_combout\,
	datad => \ALT_INV_o_wb_data~3_combout\,
	datae => \ALT_INV_o_wb_data~2_combout\,
	combout => \o_wb_data~14_combout\);

-- Location: LABCELL_X10_Y6_N15
\o_wb_data~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~16_combout\ = ( sp(3) & ( kp(3) & ( (!\i_wb_adr[2]~input_o\ & (((!\i_wb_adr[3]~input_o\) # (kd(3))))) # (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\)) # (ki(3)))) ) ) ) # ( !sp(3) & ( kp(3) & ( (!\i_wb_adr[2]~input_o\ & 
-- (((!\i_wb_adr[3]~input_o\) # (kd(3))))) # (\i_wb_adr[2]~input_o\ & (ki(3) & (!\i_wb_adr[3]~input_o\))) ) ) ) # ( sp(3) & ( !kp(3) & ( (!\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\ & kd(3))))) # (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\)) # 
-- (ki(3)))) ) ) ) # ( !sp(3) & ( !kp(3) & ( (!\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\ & kd(3))))) # (\i_wb_adr[2]~input_o\ & (ki(3) & (!\i_wb_adr[3]~input_o\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => ALT_INV_ki(3),
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => ALT_INV_kd(3),
	datae => ALT_INV_sp(3),
	dataf => ALT_INV_kp(3),
	combout => \o_wb_data~16_combout\);

-- Location: MLABCELL_X15_Y3_N18
\Selector77~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector77~0_combout\ = ( !\state_1.0100000000~q\ & ( !\state_1.1000000000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_state_1.1000000000~q\,
	dataf => \ALT_INV_state_1.0100000000~q\,
	combout => \Selector77~0_combout\);

-- Location: LABCELL_X7_Y5_N0
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(12) 
-- $ (!\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(12) & !\multiplier_16x16bit_pipelined|mr\(12)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(12)) # (!\multiplier_16x16bit_pipelined|mr\(12)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(12) $ (!\multiplier_16x16bit_pipelined|mr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010011101000000101001110100000010111001010000001011100101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\);

-- Location: LABCELL_X7_Y5_N15
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) 
-- $ (!\multiplier_16x16bit_pipelined|md\(14))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|md\(14)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|md\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|mr\(11) $ (!\multiplier_16x16bit_pipelined|md\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001101000010101000110100000010110001010100001011000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\);

-- Location: LABCELL_X7_Y5_N12
\multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((\multiplier_16x16bit_pipelined|mr\(8)) # (\multiplier_16x16bit_pipelined|mr\(7)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7)) # (!\multiplier_16x16bit_pipelined|mr\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\);

-- Location: LABCELL_X7_Y5_N18
\multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[12]~8_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[14]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_zmd[15]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\);

-- Location: MLABCELL_X3_Y4_N15
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ = ( \multiplier_16x16bit_pipelined|mr\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(10) & ((!\multiplier_16x16bit_pipelined|md\(14)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(10) & (!\multiplier_16x16bit_pipelined|md\(15))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(15) & ((!\multiplier_16x16bit_pipelined|mr\(10))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|md\(15) & ((\multiplier_16x16bit_pipelined|mr\(10))))) # (\multiplier_16x16bit_pipelined|mr\(9) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(10) & (\multiplier_16x16bit_pipelined|md\(15))) # (\multiplier_16x16bit_pipelined|mr\(10) & ((\multiplier_16x16bit_pipelined|md\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000111000100010100011111100010100010001110001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\);

-- Location: LABCELL_X4_Y5_N18
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\ = ( \multiplier_16x16bit_pipelined|mr\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ 
-- ((!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) & ((\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(13) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ 
-- ((!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011000010010010101100001001001001000011010100100100001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\);

-- Location: LABCELL_X4_Y5_N36
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11) & ((\multiplier_16x16bit_pipelined|mr\(12)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12)) # (\multiplier_16x16bit_pipelined|md\(12)))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|md\(12) & !\multiplier_16x16bit_pipelined|mr\(12)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(11) & 
-- (\multiplier_16x16bit_pipelined|md\(12) & \multiplier_16x16bit_pipelined|mr\(12)))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|md\(12)) # 
-- (\multiplier_16x16bit_pipelined|mr\(12)))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000110010100010100011001100010100010100110001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\);

-- Location: MLABCELL_X3_Y4_N57
\multiplier_16x16bit_pipelined|layer_1_full_adder_9|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[15]~12_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[11]~6_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[13]~9_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\);

-- Location: LABCELL_X2_Y4_N21
\multiplier_16x16bit_pipelined|layer_2_full_adder_10|AxorB~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_10|AxorB~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_10|AxorB~0_combout\);

-- Location: FF_X2_Y4_N23
\multiplier_16x16bit_pipelined|reg_layer_2_w25[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_10|AxorB~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w25\(1));

-- Location: LABCELL_X1_Y4_N33
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(8))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(8)) # (\multiplier_16x16bit_pipelined|md\(14)))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(8) 
-- & !\multiplier_16x16bit_pipelined|md\(14)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(8) & 
-- \multiplier_16x16bit_pipelined|md\(14)))) # (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md\(14)) # (\multiplier_16x16bit_pipelined|mr\(8)))) # (\multiplier_16x16bit_pipelined|mr\(7) 
-- & (!\multiplier_16x16bit_pipelined|mr\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010000010110010101000001011001101000001010100110100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\);

-- Location: MLABCELL_X3_Y4_N18
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ 
-- (!\multiplier_16x16bit_pipelined|md\(9))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(9) & !\multiplier_16x16bit_pipelined|mr\(14)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(9)) # (!\multiplier_16x16bit_pipelined|mr\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (!\multiplier_16x16bit_pipelined|md\(9))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001001000010101100100100000010010011010100001001001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\);

-- Location: LABCELL_X7_Y5_N3
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|mr\(9)))) # (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(9)) # (\multiplier_16x16bit_pipelined|md\(12)))))) # (\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|md\(12) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(9)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (\multiplier_16x16bit_pipelined|md\(12) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr\(9)))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|md\(12)) # (\multiplier_16x16bit_pipelined|mr\(9)))) # (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110100001000110011010000101100110001000010110011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\);

-- Location: LABCELL_X7_Y5_N6
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\ = ( \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(12) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(11) & !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) ) ) ) # ( \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(12) & ( (\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(12) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(11)) # (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111100000000110000110000110000110000000011110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\);

-- Location: LABCELL_X7_Y5_N21
\multiplier_16x16bit_pipelined|layer_1_full_adder_8|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|zmd[15]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[14]~11_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[12]~8_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[14]~11_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[12]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_zmd[15]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\);

-- Location: LABCELL_X2_Y4_N48
\multiplier_16x16bit_pipelined|layer_2_full_adder_9|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_9|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\))))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ & ( (((\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111100000001000101110000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[15]~12_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[9]~4_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[13]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[11]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_9|cout~combout\);

-- Location: FF_X2_Y4_N49
\multiplier_16x16bit_pipelined|reg_layer_2_w25[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_9|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w25\(0));

-- Location: LABCELL_X4_Y4_N15
\multiplier_16x16bit_pipelined|layer_1_full_adder_9|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_9|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[15]~12_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[11]~6_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[13]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[11]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[13]~9_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[15]~12_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_9|cout~combout\);

-- Location: FF_X4_Y4_N17
\multiplier_16x16bit_pipelined|reg_layer_2_w26[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_9|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w26\(1));

-- Location: LABCELL_X4_Y5_N48
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ = ( \multiplier_16x16bit_pipelined|mr\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ ((!\multiplier_16x16bit_pipelined|md\(12))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) & ((\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & 
-- (\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ ((!\multiplier_16x16bit_pipelined|md\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000101000011011000010100001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\);

-- Location: MLABCELL_X6_Y4_N48
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ = ( \multiplier_16x16bit_pipelined|mr\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|md\(13)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(13)))) # (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101100100001100010110010000100110100011000010011010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\);

-- Location: MLABCELL_X6_Y4_N27
\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(10) & ( (\multiplier_16x16bit_pipelined|mr\(11) & \multiplier_16x16bit_pipelined|mr\(9)) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(10) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(11) & !\multiplier_16x16bit_pipelined|mr\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	combout => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\);

-- Location: LABCELL_X4_Y4_N3
\multiplier_16x16bit_pipelined|layer_1_full_adder_10|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_10|S~combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ $ (((\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(15) & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001100110010110100101101001100110010110100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[12]~7_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[14]~10_combout\,
	datac => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_zero~0_combout\,
	datad => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_10|S~combout\);

-- Location: FF_X4_Y4_N5
\multiplier_16x16bit_pipelined|reg_layer_2_w26[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_10|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w26\(2));

-- Location: LABCELL_X4_Y4_N45
\multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_9|S~combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_8|cout~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0_combout\);

-- Location: FF_X4_Y4_N46
\multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y4_N39
\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\);

-- Location: LABCELL_X2_Y4_N30
\multiplier_16x16bit_pipelined|layer_2_full_adder_9|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_9|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_8|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000100010111100000010001011101111110111010000111111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[15]~12_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[9]~4_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[13]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[11]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_8|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_9|S~combout\);

-- Location: FF_X2_Y4_N32
\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_9|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24\(1));

-- Location: MLABCELL_X3_Y4_N45
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|mr\(13) & ((\multiplier_16x16bit_pipelined|mr\(14)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(14)) # (\multiplier_16x16bit_pipelined|md\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(15) & (!\multiplier_16x16bit_pipelined|mr\(13) & 
-- (!\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(14)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(15) & (\multiplier_16x16bit_pipelined|mr\(13) & 
-- (\multiplier_16x16bit_pipelined|md\(7) & \multiplier_16x16bit_pipelined|mr\(14)))) # (\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|md\(7)) # 
-- (\multiplier_16x16bit_pipelined|mr\(14)))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(14)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101000110010100010100011001100010100010100110001010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\);

-- Location: LABCELL_X1_Y4_N57
\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & ((\multiplier_16x16bit_pipelined|mr\(6)) # (\multiplier_16x16bit_pipelined|mr\(5)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(5)) # (!\multiplier_16x16bit_pipelined|mr\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000001100110011000000001100110011000000110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\);

-- Location: FF_X11_Y3_N17
\multiplier_16x16bit_pipelined|md[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[10]~7_combout\,
	asdata => \err[1][10]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(10));

-- Location: LABCELL_X2_Y4_N3
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ = ( \multiplier_16x16bit_pipelined|md\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(9) & 
-- \multiplier_16x16bit_pipelined|mr\(13))) # (\multiplier_16x16bit_pipelined|mr\(12) & ((!\multiplier_16x16bit_pipelined|mr\(13)))))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(12)) # (\multiplier_16x16bit_pipelined|md\(9))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|md\(9)) # (\multiplier_16x16bit_pipelined|mr\(12))))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12) & ((\multiplier_16x16bit_pipelined|mr\(13)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(12) & (\multiplier_16x16bit_pipelined|md\(9) & !\multiplier_16x16bit_pipelined|mr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110111100000000011011110000111101100000000011110110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(10),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\);

-- Location: LABCELL_X1_Y4_N3
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( \multiplier_16x16bit_pipelined|mr\(8) & ( !\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- !\multiplier_16x16bit_pipelined|md\(14)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( \multiplier_16x16bit_pipelined|mr\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md\(14)))) ) ) ) # ( \multiplier_16x16bit_pipelined|md\(13) & ( !\multiplier_16x16bit_pipelined|mr\(8) & ( (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md\(14)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( !\multiplier_16x16bit_pipelined|mr\(8) & ( !\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7)) # 
-- (!\multiplier_16x16bit_pipelined|md\(14)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000000110011000000001100110000000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\);

-- Location: MLABCELL_X6_Y6_N48
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ = ( \multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(12) $ (((!\multiplier_16x16bit_pipelined|mr\(11)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (((\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(11))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & 
-- (((!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(12) $ (((!\multiplier_16x16bit_pipelined|mr\(11)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011010000011000101101001011010001100000101101000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\);

-- Location: LABCELL_X2_Y4_N51
\multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[13]~10_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[15]~12_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[9]~4_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[11]~7_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[15]~12_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[9]~4_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[11]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[13]~10_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\);

-- Location: LABCELL_X2_Y4_N36
\multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\) # ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\) # ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110111011111110111111111111100000000000001000000010001001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[8]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[10]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[14]~11_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[12]~9_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_16|ALT_INV_AxBxCxD~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout~combout\);

-- Location: FF_X2_Y4_N38
\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24\(0));

-- Location: MLABCELL_X3_Y4_N21
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5_combout\ = ( \multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ 
-- (!\multiplier_16x16bit_pipelined|md\(10))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|mr\(14) & !\multiplier_16x16bit_pipelined|md\(10)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|mr\(14)) # (!\multiplier_16x16bit_pipelined|md\(10)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (!\multiplier_16x16bit_pipelined|md\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001101000010101000110100000010110001010100001011000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(10),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5_combout\);

-- Location: FF_X3_Y4_N23
\multiplier_16x16bit_pipelined|reg_layer_2_w24[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24\(2));

-- Location: LABCELL_X2_Y4_N9
\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w24\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(2),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\);

-- Location: LABCELL_X2_Y4_N24
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & !\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0)) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & 
-- ( (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w25\(0)) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & 
-- ( !\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000011001100110011000010001000100011000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(0),
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_11|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\);

-- Location: FF_X2_Y4_N31
\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_9|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\);

-- Location: FF_X3_Y4_N22
\multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[10]~5_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N12
\multiplier_16x16bit_pipelined|layer_2_full_adder_8|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_8|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_16|AxBxCxD~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011001000100100001001000100110101001101110110111101101110110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[8]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[10]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[14]~11_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[12]~9_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_16|ALT_INV_AxBxCxD~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_8|S~combout\);

-- Location: FF_X2_Y4_N13
\multiplier_16x16bit_pipelined|reg_layer_2_w23[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_8|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w23\(1));

-- Location: FF_X2_Y4_N37
\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_8|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N0
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(9) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(9) & !\multiplier_16x16bit_pipelined|mr\(12)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(9)) # (!\multiplier_16x16bit_pipelined|mr\(12)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|md\(9) $ (!\multiplier_16x16bit_pipelined|mr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001000000111100100100000010010011110000001001001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\);

-- Location: FF_X12_Y5_N1
\multiplier_16x16bit_pipelined|md[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[11]~4_combout\,
	asdata => \err[1][11]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md\(11));

-- Location: MLABCELL_X3_Y4_N9
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ = ( \multiplier_16x16bit_pipelined|md\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(11) & ((\multiplier_16x16bit_pipelined|mr\(10)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|md\(10) & !\multiplier_16x16bit_pipelined|mr\(10))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(10)) # (\multiplier_16x16bit_pipelined|md\(10))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr\(11) & 
-- ((!\multiplier_16x16bit_pipelined|md\(10)) # (\multiplier_16x16bit_pipelined|mr\(10))))) # (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|md\(10) & 
-- \multiplier_16x16bit_pipelined|mr\(10))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(10)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100011010000011010001101001011000101100000101100010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(10),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(11),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\);

-- Location: LABCELL_X4_Y5_N54
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ = ( \multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(6) & 
-- \multiplier_16x16bit_pipelined|mr\(15))) # (\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|mr\(15)))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(14)) # (\multiplier_16x16bit_pipelined|md\(6))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(7) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|md\(6)) # (\multiplier_16x16bit_pipelined|mr\(14))))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(14) & ((\multiplier_16x16bit_pipelined|mr\(15)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|md\(6) & !\multiplier_16x16bit_pipelined|mr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111011010000000011101101001011011100000000101101110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\);

-- Location: MLABCELL_X3_Y4_N39
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7) & ((\multiplier_16x16bit_pipelined|mr\(8)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(8)) # (\multiplier_16x16bit_pipelined|md\(12)))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(12) & (!\multiplier_16x16bit_pipelined|mr\(7) 
-- & !\multiplier_16x16bit_pipelined|mr\(8)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|md\(12) & (\multiplier_16x16bit_pipelined|mr\(7) & 
-- \multiplier_16x16bit_pipelined|mr\(8)))) # (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md\(12)) # (\multiplier_16x16bit_pipelined|mr\(8)))) # (\multiplier_16x16bit_pipelined|mr\(7) 
-- & ((!\multiplier_16x16bit_pipelined|mr\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010010010001010101001001001010101000100100101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\);

-- Location: LABCELL_X4_Y6_N39
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- ((\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(14) & !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(6) & 
-- (!\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|md\(14))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & 
-- (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md\(14)) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- (\multiplier_16x16bit_pipelined|md\(14) & \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\);

-- Location: LABCELL_X2_Y4_N18
\multiplier_16x16bit_pipelined|layer_1_compressor42_15|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[14]~11_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[8]~3_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|zmd[15]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[10]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[12]~9_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[8]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[10]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[12]~9_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[14]~11_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\);

-- Location: MLABCELL_X3_Y4_N48
\multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( (((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & 
-- (((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111111011111111111111100000000000000010000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[9]~4_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[11]~7_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[7]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[13]~9_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[15]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_15|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout~combout\);

-- Location: FF_X3_Y4_N49
\multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y4_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[2]~DUPLICATE_q\ $ 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010011001011001101001100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[2]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\);

-- Location: LABCELL_X9_Y4_N45
\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w23[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\);

-- Location: MLABCELL_X6_Y6_N0
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ = ( \multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7) & !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|mr\(7)) # (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111001101000000011100110100000010110011100000001011001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\);

-- Location: MLABCELL_X6_Y5_N51
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ = ( \multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md\(7))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|md\(6) & (!\multiplier_16x16bit_pipelined|mr\(13)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|md\(6) & (\multiplier_16x16bit_pipelined|mr\(13)))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000111100001000100011110000111100010001000011110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\);

-- Location: LABCELL_X4_Y6_N57
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md\(14) & 
-- \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|mr\(4)) # (\multiplier_16x16bit_pipelined|md\(14))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|md\(14)) # (\multiplier_16x16bit_pipelined|mr\(4))))) # (\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(4) & ((\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) # 
-- (\multiplier_16x16bit_pipelined|mr\(4) & (\multiplier_16x16bit_pipelined|md\(14) & !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111100110000000011110011001100111100000000110011110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\);

-- Location: LABCELL_X4_Y6_N42
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\ = ( \multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ ((!\multiplier_16x16bit_pipelined|md\(13))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) & ((\multiplier_16x16bit_pipelined|md\(12))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & 
-- (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md\(12))))) # (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ ((!\multiplier_16x16bit_pipelined|md\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000010100001101100001010000101000011011000010100001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\);

-- Location: LABCELL_X7_Y5_N42
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ = ( \multiplier_16x16bit_pipelined|md\(14) & ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & ((\multiplier_16x16bit_pipelined|mr\(5)) # 
-- (\multiplier_16x16bit_pipelined|mr\(6)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md\(14) & ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & (\multiplier_16x16bit_pipelined|mr\(7) & 
-- \multiplier_16x16bit_pipelined|mr\(5))) # (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (!\multiplier_16x16bit_pipelined|mr\(5)))) ) ) ) # ( \multiplier_16x16bit_pipelined|md\(14) & ( 
-- !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (!\multiplier_16x16bit_pipelined|mr\(5)))) # (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) & 
-- !\multiplier_16x16bit_pipelined|mr\(5))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md\(14) & ( !\multiplier_16x16bit_pipelined|md\(13) & ( (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr\(6)) # 
-- (!\multiplier_16x16bit_pipelined|mr\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010010110101010000000000101010110100101000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\);

-- Location: MLABCELL_X3_Y4_N6
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ = ( \multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr\(10) & (!\multiplier_16x16bit_pipelined|md\(10) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|md\(10) & !\multiplier_16x16bit_pipelined|mr\(10)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|md\(10)) # (!\multiplier_16x16bit_pipelined|mr\(10)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(10) & (!\multiplier_16x16bit_pipelined|md\(10) $ (!\multiplier_16x16bit_pipelined|mr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101000000111100010100000010100011110000001010001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(10),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\);

-- Location: MLABCELL_X3_Y4_N36
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ = ( \multiplier_16x16bit_pipelined|md\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md\(12))))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md\(12) & !\multiplier_16x16bit_pipelined|mr\(8)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(11) & ( (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md\(12)) # (!\multiplier_16x16bit_pipelined|mr\(8)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|md\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100000010101100110000000000110011010100000011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(11),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\);

-- Location: MLABCELL_X3_Y4_N54
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11) & ((\multiplier_16x16bit_pipelined|mr\(12)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12)) # (\multiplier_16x16bit_pipelined|md\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(7) & 
-- (!\multiplier_16x16bit_pipelined|mr\(11) & !\multiplier_16x16bit_pipelined|mr\(12)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|md\(7) & 
-- (\multiplier_16x16bit_pipelined|mr\(11) & \multiplier_16x16bit_pipelined|mr\(12)))) # (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|md\(7)) # 
-- (\multiplier_16x16bit_pipelined|mr\(12)))) # (\multiplier_16x16bit_pipelined|mr\(11) & ((!\multiplier_16x16bit_pipelined|mr\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001100110100001000110011010000101100110001000010110011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\);

-- Location: MLABCELL_X3_Y4_N12
\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(4) & ( (!\multiplier_16x16bit_pipelined|md\(15) & (!\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & 
-- \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|md\(15) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(4) & ( (!\multiplier_16x16bit_pipelined|md\(15) & 
-- ((\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|md\(15) & (\multiplier_16x16bit_pipelined|mr[3]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101010000001011010101001010101101000000101010110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[3]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\);

-- Location: LABCELL_X2_Y4_N54
\multiplier_16x16bit_pipelined|layer_1_compressor42_13|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011110000110011110011000011001111000011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[14]~10_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[10]~6_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[12]~8_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[8]~3_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_zmd[15]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\);

-- Location: MLABCELL_X6_Y6_N39
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\) # 
-- (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(11))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011101000000001101110100000010111011000000001011101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\);

-- Location: LABCELL_X4_Y4_N54
\multiplier_16x16bit_pipelined|layer_2_full_adder_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( (((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & 
-- (((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111111000000000000000101111111111111110000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[11]~10_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[7]~5_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[15]~11_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[13]~12_combout\,
	datae => \multiplier_16x16bit_pipelined|layer_1_compressor42_13|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[9]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_5|cout~combout\);

-- Location: FF_X4_Y4_N56
\multiplier_16x16bit_pipelined|reg_layer_2_w21[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_5|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w21\(0));

-- Location: LABCELL_X4_Y4_N6
\multiplier_16x16bit_pipelined|layer_2_full_adder_7|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_7|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_15|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010000001100000010001011100010111011111100111111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[13]~9_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[7]~2_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[11]~7_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[15]~11_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[9]~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_15|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_7|S~combout\);

-- Location: FF_X4_Y4_N8
\multiplier_16x16bit_pipelined|reg_layer_2_w22[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_7|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w22\(1));

-- Location: LABCELL_X2_Y4_N6
\multiplier_16x16bit_pipelined|layer_1_compressor42_14|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[15]~11_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[9]~4_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[13]~9_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[7]~2_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[11]~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[9]~4_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[13]~9_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[7]~2_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[11]~7_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[15]~11_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\);

-- Location: MLABCELL_X3_Y4_N30
\multiplier_16x16bit_pipelined|layer_2_full_adder_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_6|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111000010111111010000111111010000001111010000001011110000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[8]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[10]~6_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[14]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_zmd[15]~0_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[12]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_14|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_6|S~combout\);

-- Location: FF_X3_Y4_N31
\multiplier_16x16bit_pipelined|reg_layer_2_w21[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_6|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w21\(1));

-- Location: LABCELL_X4_Y4_N27
\multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder_combout\);

-- Location: FF_X4_Y4_N29
\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y4_N24
\multiplier_16x16bit_pipelined|layer_2_full_adder_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( 
-- (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & (((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[12]~8_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_14|S~combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[8]~3_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[10]~6_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[14]~10_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_2|zmd[15]~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000101110000000101111111000101111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[8]~3_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[10]~6_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[14]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_zmd[15]~0_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[12]~8_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_14|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_6|cout~combout\);

-- Location: FF_X3_Y4_N25
\multiplier_16x16bit_pipelined|reg_layer_2_w22[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_6|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w22\(0));

-- Location: LABCELL_X4_Y4_N30
\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w22\(0) & ( ((!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1))))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w22\(1)) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w22\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w22\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001100110111011111110011011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(0),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\);

-- Location: LABCELL_X9_Y4_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_half_adder_16|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\);

-- Location: LABCELL_X4_Y5_N30
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[15]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[15]~10_combout\ = ( \multiplier_16x16bit_pipelined|md\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(15) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(15))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(15) & !\multiplier_16x16bit_pipelined|mr\(14)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(15)) # (!\multiplier_16x16bit_pipelined|mr\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(15) $ (!\multiplier_16x16bit_pipelined|mr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101000000100101110100000010111010010000001011101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[15]~10_combout\);

-- Location: FF_X4_Y5_N32
\multiplier_16x16bit_pipelined|reg_layer_2_w29[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[15]~10_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w29\(1));

-- Location: LABCELL_X4_Y5_N51
\multiplier_16x16bit_pipelined|partial_product_gen_7|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|mr\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|md\(15)))) # (\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((\multiplier_16x16bit_pipelined|md\(15)) # (\multiplier_16x16bit_pipelined|mr\(14)))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|mr\(14)) # 
-- (!\multiplier_16x16bit_pipelined|md\(15)))) # (\multiplier_16x16bit_pipelined|mr\(15) & ((\multiplier_16x16bit_pipelined|md\(15)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100101111001011110010111100101111010011110100111101001111010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|zmd[15]~0_combout\);

-- Location: FF_X4_Y5_N53
\multiplier_16x16bit_pipelined|reg_layer_2_w30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|partial_product_gen_7|zmd[15]~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w30~q\);

-- Location: LABCELL_X4_Y5_N42
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\ = ( \multiplier_16x16bit_pipelined|mr\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|md\(13)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(14))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(14)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|md\(14)))) # (\multiplier_16x16bit_pipelined|mr\(13) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|md\(14))) # (\multiplier_16x16bit_pipelined|mr\(14) & ((\multiplier_16x16bit_pipelined|md\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000010111000001100001011111101000011000001110100001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\);

-- Location: LABCELL_X4_Y5_N45
\multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & ((\multiplier_16x16bit_pipelined|mr\(11)) # (\multiplier_16x16bit_pipelined|mr\(12)))) ) ) # 
-- ( !\multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(13) & ((!\multiplier_16x16bit_pipelined|mr\(12)) # (!\multiplier_16x16bit_pipelined|mr\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\);

-- Location: LABCELL_X4_Y5_N33
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ 
-- (!\multiplier_16x16bit_pipelined|md\(15))))) # (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(15) & !\multiplier_16x16bit_pipelined|mr\(11)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(15)) # (!\multiplier_16x16bit_pipelined|mr\(11)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001100000010101100110000000000110011010100000011001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\);

-- Location: LABCELL_X4_Y5_N12
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\ = ( \multiplier_16x16bit_pipelined|mr\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(13) $ (((!\multiplier_16x16bit_pipelined|mr\(15)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (((\multiplier_16x16bit_pipelined|md\(12) & !\multiplier_16x16bit_pipelined|mr\(15))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(14) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & 
-- (((!\multiplier_16x16bit_pipelined|md\(12) & \multiplier_16x16bit_pipelined|mr\(15))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md\(13) $ (((!\multiplier_16x16bit_pipelined|mr\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111100100000100011110010000100111100010000010011110001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\);

-- Location: LABCELL_X4_Y5_N24
\multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ = ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[15]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[13]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\);

-- Location: LABCELL_X4_Y5_N27
\multiplier_16x16bit_pipelined|layer_2_full_adder_11|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_11|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[14]~9_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_zmd[15]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_11|ALT_INV_cout~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_11|cout~combout\);

-- Location: FF_X4_Y5_N29
\multiplier_16x16bit_pipelined|reg_layer_2_w29[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_11|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w29\(0));

-- Location: FF_X4_Y4_N28
\multiplier_16x16bit_pipelined|reg_layer_2_w31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|reg_layer_2_w31~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\);

-- Location: LABCELL_X4_Y5_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) & 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0)))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111100000011110011110000111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w30~q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\);

-- Location: LABCELL_X4_Y4_N0
\multiplier_16x16bit_pipelined|layer_1_full_adder_10|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_10|cout~combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ & ((\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ & (((\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\ & ((!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[12]~7_combout\ & (((!\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|negation~0_combout\) # (\multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|zero~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[14]~10_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011100010111011101110001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[12]~7_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[14]~10_combout\,
	datac => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_zero~0_combout\,
	datad => \multiplier_16x16bit_pipelined|booth_array_0|booth_radix4_5|ALT_INV_negation~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_10|cout~combout\);

-- Location: FF_X4_Y4_N2
\multiplier_16x16bit_pipelined|reg_layer_2_w27[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_10|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w27\(0));

-- Location: FF_X4_Y4_N47
\multiplier_16x16bit_pipelined|reg_layer_2_w26[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_10|cout~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w26\(0));

-- Location: MLABCELL_X3_Y5_N48
\multiplier_16x16bit_pipelined|layer_1_full_adder_11|AxorB~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_11|AxorB~0_combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[13]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[15]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[15]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[13]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_11|AxorB~0_combout\);

-- Location: FF_X3_Y5_N49
\multiplier_16x16bit_pipelined|reg_layer_2_w27[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_1_full_adder_11|AxorB~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w27\(1));

-- Location: LABCELL_X4_Y5_N15
\multiplier_16x16bit_pipelined|layer_2_full_adder_11|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_11|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_11|cout~0_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[14]~9_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|zmd[15]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[14]~9_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_zmd[15]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_11|ALT_INV_cout~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_11|S~combout\);

-- Location: FF_X4_Y5_N16
\multiplier_16x16bit_pipelined|reg_layer_2_w28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_11|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\);

-- Location: LABCELL_X4_Y4_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ( \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0) & !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0)) # 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000010000010101011010011010000110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(1),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\);

-- Location: LABCELL_X4_Y5_N21
\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\);

-- Location: LABCELL_X4_Y4_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_13|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\);

-- Location: MLABCELL_X8_Y4_N33
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\);

-- Location: LABCELL_X9_Y3_N0
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100111111001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\);

-- Location: LABCELL_X4_Y6_N36
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ = ( \multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(12)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & 
-- (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|mr\(7) $ (((!\multiplier_16x16bit_pipelined|md\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000101100100001100010110010000100110100011000010011010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\);

-- Location: LABCELL_X4_Y6_N6
\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((\multiplier_16x16bit_pipelined|mr\(1)) # (\multiplier_16x16bit_pipelined|mr\(2)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(2)) # (!\multiplier_16x16bit_pipelined|mr\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010000010101010101000000001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\);

-- Location: MLABCELL_X6_Y6_N12
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ = ( \multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|mr\(8) & (((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(9) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (((\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|mr\(7))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7) & ((\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(7) & (\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110101000000110011010110101100110000001010110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\);

-- Location: MLABCELL_X6_Y6_N42
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\ = ( \multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|md\(8) $ (!\multiplier_16x16bit_pipelined|mr\(11))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|md\(7) & ((!\multiplier_16x16bit_pipelined|mr\(11))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & 
-- (!\multiplier_16x16bit_pipelined|md\(7) & ((\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|md\(8) $ (!\multiplier_16x16bit_pipelined|mr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111011000000001011101100000011011101000000001101110100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\);

-- Location: LABCELL_X4_Y6_N48
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ = ( \multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md\(14) $ 
-- (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|md\(14) & !\multiplier_16x16bit_pipelined|mr\(4)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(13) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\ $ (((!\multiplier_16x16bit_pipelined|md\(14)) # (!\multiplier_16x16bit_pipelined|mr\(4)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md\(14) $ (!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111000101000000111100010100000010100011110000001010001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\);

-- Location: LABCELL_X4_Y6_N15
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011011100100001101101110010000111101001100000001110100110000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[12]~14_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[10]~14_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[8]~14_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[14]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\);

-- Location: LABCELL_X4_Y6_N21
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[14]~13_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[10]~14_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[12]~14_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_zmd[15]~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\);

-- Location: MLABCELL_X6_Y5_N45
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\ = ( \multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(5) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(15))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(5) & !\multiplier_16x16bit_pipelined|mr\(14)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(5)) # (!\multiplier_16x16bit_pipelined|mr\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(5) $ (!\multiplier_16x16bit_pipelined|mr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001000000111100100100000010010011110000001001001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\);

-- Location: MLABCELL_X8_Y6_N6
\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[7]~5_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[13]~12_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[11]~10_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[15]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[9]~8_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\);

-- Location: MLABCELL_X8_Y6_N12
\multiplier_16x16bit_pipelined|layer_2_compressor42_7|carry~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_7|carry~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\) # 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\)) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111111111110000111111111111111111110011111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[5]~12_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_12|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|carry~0_combout\);

-- Location: FF_X8_Y6_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w20[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|carry~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w20\(0));

-- Location: MLABCELL_X8_Y6_N24
\multiplier_16x16bit_pipelined|layer_2_compressor42_7|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_7|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ & ( (\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ & ( ((\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_12|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[5]~12_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|cout~combout\);

-- Location: FF_X8_Y6_N25
\multiplier_16x16bit_pipelined|reg_layer_2_w20[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w20\(1));

-- Location: MLABCELL_X8_Y6_N18
\multiplier_16x16bit_pipelined|layer_2_full_adder_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_full_adder_5|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\))))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[11]~10_combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_13|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\) # 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)))) # (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[7]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[15]~11_combout\ & 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[9]~8_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[13]~12_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110100010000001100000010001011100010111011111100111111011101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[7]~5_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[15]~11_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[9]~8_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[13]~12_combout\,
	datae => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[11]~10_combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_13|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_full_adder_5|S~combout\);

-- Location: FF_X8_Y6_N20
\multiplier_16x16bit_pipelined|reg_layer_2_w20[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_5|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w20\(2));

-- Location: MLABCELL_X8_Y6_N3
\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w20\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w20\(2) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w20\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(2),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\);

-- Location: FF_X11_Y3_N13
\multiplier_16x16bit_pipelined|md[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \md[5]~11_combout\,
	asdata => \err[1][5]~q\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \md_index.10~q\,
	ena => \start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y5_N57
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[6]~13_combout\ = ( \multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(6) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(15))))) # (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(6) & !\multiplier_16x16bit_pipelined|mr\(14)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(6)) # (!\multiplier_16x16bit_pipelined|mr\(14)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|md\(6) $ (!\multiplier_16x16bit_pipelined|mr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001011101000000100101110100000010111010010000001011101001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[6]~13_combout\);

-- Location: FF_X9_Y6_N44
\multiplier_16x16bit_pipelined|reg_layer_2_w20[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[6]~13_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w20\(3));

-- Location: LABCELL_X4_Y4_N33
\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(1),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\);

-- Location: LABCELL_X9_Y6_N6
\multiplier_16x16bit_pipelined|layer_2_compressor42_7|AxBxCxD\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_7|AxBxCxD~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\)) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|carry~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|cout~combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[5]~12_combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_12|S~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[5]~12_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_12|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|AxBxCxD~combout\);

-- Location: FF_X9_Y6_N8
\multiplier_16x16bit_pipelined|reg_layer_2_w19[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_7|AxBxCxD~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w19\(2));

-- Location: LABCELL_X4_Y6_N12
\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[10]~14_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[12]~14_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|zmd[15]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[14]~13_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[8]~14_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[12]~14_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[14]~13_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[8]~14_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[10]~14_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\);

-- Location: MLABCELL_X6_Y5_N42
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\ = ( \multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|md\(5) $ ((!\multiplier_16x16bit_pipelined|mr\(13))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (((!\multiplier_16x16bit_pipelined|mr\(13) & \multiplier_16x16bit_pipelined|md\(4))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (((\multiplier_16x16bit_pipelined|mr\(13) & !\multiplier_16x16bit_pipelined|md\(4))))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|md\(5) $ ((!\multiplier_16x16bit_pipelined|mr\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100110001100000110011001100110000011000110011000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\);

-- Location: MLABCELL_X6_Y5_N3
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\ = ( \multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(15))))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(13)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(2) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|mr\(13)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|mr\(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001001000000111100100100000010010011110000001001001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\);

-- Location: LABCELL_X10_Y5_N39
\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ = (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[5]~12_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[3]~11_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\);

-- Location: LABCELL_X4_Y6_N51
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(2) & ((\multiplier_16x16bit_pipelined|mr\(1)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|mr\(1)) # (\multiplier_16x16bit_pipelined|md\(14)))))) # (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|md\(14) & (!\multiplier_16x16bit_pipelined|mr\(2) 
-- & !\multiplier_16x16bit_pipelined|mr\(1)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|md\(14) & (\multiplier_16x16bit_pipelined|mr\(2) & 
-- \multiplier_16x16bit_pipelined|mr\(1)))) # (\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(2) & ((!\multiplier_16x16bit_pipelined|md\(14)) # (\multiplier_16x16bit_pipelined|mr\(1)))) # (\multiplier_16x16bit_pipelined|mr\(2) 
-- & ((!\multiplier_16x16bit_pipelined|mr\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010010010001010101001001001010101000100100101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\);

-- Location: LABCELL_X4_Y6_N45
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- ((\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|md\(10) & !\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(6) & 
-- (!\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\) # (\multiplier_16x16bit_pipelined|md\(10))))) ) ) # ( !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(6) & 
-- (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|md\(10)) # (\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|mr\(7) & 
-- (\multiplier_16x16bit_pipelined|md\(10) & \multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\)) # (\multiplier_16x16bit_pipelined|mr\(7) & ((!\multiplier_16x16bit_pipelined|mr[5]~DUPLICATE_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(10),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr[5]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\);

-- Location: LABCELL_X4_Y6_N0
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\ = ( \multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(4) & ((!\multiplier_16x16bit_pipelined|md\(12)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|md\(13))))) # (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|md\(13) & (!\multiplier_16x16bit_pipelined|mr\(4)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|md\(13) & (\multiplier_16x16bit_pipelined|mr\(4)))) # (\multiplier_16x16bit_pipelined|mr\(3) & ((!\multiplier_16x16bit_pipelined|mr\(4) & 
-- (\multiplier_16x16bit_pipelined|md\(13))) # (\multiplier_16x16bit_pipelined|mr\(4) & ((\multiplier_16x16bit_pipelined|md\(12)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010000010111000101000001011111101000001010001110100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\);

-- Location: MLABCELL_X6_Y6_N57
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ = ( \multiplier_16x16bit_pipelined|mr\(11) & ( \multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|md\(7) & !\multiplier_16x16bit_pipelined|mr\(9)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(11) & ( \multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((\multiplier_16x16bit_pipelined|md\(7)))) # (\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|md\(6))) 
-- ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(11) & ( !\multiplier_16x16bit_pipelined|mr\(10) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(6))) # (\multiplier_16x16bit_pipelined|mr\(9) & 
-- ((!\multiplier_16x16bit_pipelined|md\(7)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(11) & ( !\multiplier_16x16bit_pipelined|mr\(10) & ( (\multiplier_16x16bit_pipelined|md\(7) & \multiplier_16x16bit_pipelined|mr\(9)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111101010101111000000001111010101011111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(10),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\);

-- Location: MLABCELL_X6_Y6_N30
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ 
-- (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|mr\(7)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (((!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|mr\(7)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & (!\multiplier_16x16bit_pipelined|mr\(7) & (!\multiplier_16x16bit_pipelined|mr\(9) $ (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000101000001101100010100000010100011011000001010001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\);

-- Location: LABCELL_X4_Y6_N24
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\ & !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\)) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110110000100111011011000010010110110001000001011011000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[15]~14_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[11]~13_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[13]~12_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[7]~13_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[9]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\);

-- Location: LABCELL_X4_Y6_N18
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[11]~13_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[15]~14_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[13]~12_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[9]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\);

-- Location: LABCELL_X4_Y5_N39
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ = ( \multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) 
-- $ (!\multiplier_16x16bit_pipelined|md\(6))))) # (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(6) & !\multiplier_16x16bit_pipelined|mr\(12)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[5]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (((!\multiplier_16x16bit_pipelined|md\(6)) # (!\multiplier_16x16bit_pipelined|mr\(12)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(11) & (!\multiplier_16x16bit_pipelined|mr\(12) & (!\multiplier_16x16bit_pipelined|mr\(13) $ (!\multiplier_16x16bit_pipelined|md\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011001001000010101100100100000010010011010100001001001101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[5]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\);

-- Location: LABCELL_X9_Y6_N33
\multiplier_16x16bit_pipelined|layer_2_compressor42_6|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_6|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & 
-- (((!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\) # (!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ $ 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ & \multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\))))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ $ 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000010000110011000001000011011110110111011111111011011101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_cout~0_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[6]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|carry~combout\);

-- Location: FF_X9_Y6_N34
\multiplier_16x16bit_pipelined|reg_layer_2_w19[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w19\(0));

-- Location: LABCELL_X9_Y6_N9
\multiplier_16x16bit_pipelined|layer_2_compressor42_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ & ( ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011111111101000001111111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_cout~0_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|cout~combout\);

-- Location: FF_X9_Y6_N11
\multiplier_16x16bit_pipelined|reg_layer_2_w19[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w19\(1));

-- Location: LABCELL_X9_Y6_N15
\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w19\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w19\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w19\(2)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w19\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w19\(2) & \multiplier_16x16bit_pipelined|reg_layer_2_w19\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(1),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\);

-- Location: LABCELL_X4_Y4_N12
\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w22\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w22\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w21\(0))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1)))))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w22\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w22\(1) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1)) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w21\(1) & 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w21\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011001101100001101100110110011001001100100111100100110010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w21\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w22\(0),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\);

-- Location: MLABCELL_X8_Y6_N36
\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w20\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w20\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w20\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w20\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(0),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\);

-- Location: MLABCELL_X8_Y4_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) & 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\))))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) & 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ( 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3))))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\))))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001010110100110100000000001000001010110100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\);

-- Location: LABCELL_X9_Y6_N51
\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w19\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w19\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w19\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w19\(1) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w19\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w19\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w19\(1),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\);

-- Location: LABCELL_X9_Y6_N30
\multiplier_16x16bit_pipelined|layer_2_compressor42_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_6|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_11|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|cout~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[6]~13_combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_11|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_cout~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[6]~13_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|S~combout\);

-- Location: FF_X9_Y6_N32
\multiplier_16x16bit_pipelined|reg_layer_2_w18[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_6|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w18\(2));

-- Location: MLABCELL_X6_Y6_N36
\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\ = ( \multiplier_16x16bit_pipelined|md\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(6) $ 
-- (!\multiplier_16x16bit_pipelined|mr\(11))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|md\(6)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr\(11) $ (((!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|md\(6)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|mr[10]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|md\(6) $ (!\multiplier_16x16bit_pipelined|mr\(11))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011011101000000001101110100000010111011000000001011101100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\);

-- Location: MLABCELL_X6_Y5_N30
\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\ = ( \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(12) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(11) & !\multiplier_16x16bit_pipelined|md\(4)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|mr\(12) & ( (!\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|md\(4) $ (!\multiplier_16x16bit_pipelined|mr\(13)))) ) ) ) # ( \multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(12) & ( (\multiplier_16x16bit_pipelined|mr\(11) & 
-- (!\multiplier_16x16bit_pipelined|md\(4) $ (!\multiplier_16x16bit_pipelined|mr\(13)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|md[3]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|mr\(12) & ( !\multiplier_16x16bit_pipelined|mr\(13) $ 
-- (((!\multiplier_16x16bit_pipelined|mr\(11)) # (!\multiplier_16x16bit_pipelined|md\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111100000000110011000000001100110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(11),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_md[3]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(12),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\);

-- Location: MLABCELL_X6_Y5_N18
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ = ( \multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) 
-- $ (!\multiplier_16x16bit_pipelined|md\(2))))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(2) & !\multiplier_16x16bit_pipelined|mr\(13)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[1]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (((!\multiplier_16x16bit_pipelined|md\(2)) # (!\multiplier_16x16bit_pipelined|mr\(13)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(13) & (!\multiplier_16x16bit_pipelined|mr\(15) $ (!\multiplier_16x16bit_pipelined|md\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000101000001101100010100000010100011011000001010001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\);

-- Location: LABCELL_X7_Y6_N54
\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[6]~15_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[4]~14_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[2]~14_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\);

-- Location: MLABCELL_X6_Y6_N45
\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ = ( \multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(8) & ((\multiplier_16x16bit_pipelined|mr\(7)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|mr\(7)) # (\multiplier_16x16bit_pipelined|md\(7)))))) # (\multiplier_16x16bit_pipelined|mr\(9) & (!\multiplier_16x16bit_pipelined|md\(7) & (!\multiplier_16x16bit_pipelined|mr\(8) & 
-- !\multiplier_16x16bit_pipelined|mr\(7)))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(8) & ( (!\multiplier_16x16bit_pipelined|mr\(9) & (\multiplier_16x16bit_pipelined|md\(7) & (\multiplier_16x16bit_pipelined|mr\(8) & 
-- \multiplier_16x16bit_pipelined|mr\(7)))) # (\multiplier_16x16bit_pipelined|mr\(9) & ((!\multiplier_16x16bit_pipelined|mr\(8) & ((!\multiplier_16x16bit_pipelined|md\(7)) # (\multiplier_16x16bit_pipelined|mr\(7)))) # (\multiplier_16x16bit_pipelined|mr\(8) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010010010001010101001001001010101000100100101010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(9),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(7),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(8),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(8),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\);

-- Location: MLABCELL_X6_Y6_N15
\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ = ( \multiplier_16x16bit_pipelined|mr\(5) & ( (!\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(6) & (\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|mr\(7))))) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(5) & ( 
-- (!\multiplier_16x16bit_pipelined|mr\(6) & (!\multiplier_16x16bit_pipelined|md[9]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|mr\(7))))) # (\multiplier_16x16bit_pipelined|mr\(6) & ((!\multiplier_16x16bit_pipelined|md[10]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|mr\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101100000000111010110000110101110000000011010111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md[9]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md[10]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(6),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(7),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\);

-- Location: LABCELL_X7_Y6_N33
\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ = ( \multiplier_16x16bit_pipelined|md\(15) & ( (\multiplier_16x16bit_pipelined|mr\(0) & !\multiplier_16x16bit_pipelined|mr\(1)) ) ) # ( !\multiplier_16x16bit_pipelined|md\(15) & ( 
-- \multiplier_16x16bit_pipelined|mr\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_mr\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(15),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\);

-- Location: LABCELL_X4_Y6_N33
\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\ = ( \multiplier_16x16bit_pipelined|mr\(1) & ( \multiplier_16x16bit_pipelined|mr\(2) & ( (\multiplier_16x16bit_pipelined|md\(13) & !\multiplier_16x16bit_pipelined|mr\(3)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|mr\(1) & ( \multiplier_16x16bit_pipelined|mr\(2) & ( !\multiplier_16x16bit_pipelined|md\(14) $ (!\multiplier_16x16bit_pipelined|mr\(3)) ) ) ) # ( \multiplier_16x16bit_pipelined|mr\(1) & ( 
-- !\multiplier_16x16bit_pipelined|mr\(2) & ( !\multiplier_16x16bit_pipelined|md\(14) $ (!\multiplier_16x16bit_pipelined|mr\(3)) ) ) ) # ( !\multiplier_16x16bit_pipelined|mr\(1) & ( !\multiplier_16x16bit_pipelined|mr\(2) & ( 
-- (!\multiplier_16x16bit_pipelined|md\(13) & \multiplier_16x16bit_pipelined|mr\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010001100111100110000110011110011000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_md\(13),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_md\(14),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_mr\(1),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_mr\(2),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\);

-- Location: LABCELL_X4_Y6_N9
\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ = ( \multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|mr\(5) $ 
-- (!\multiplier_16x16bit_pipelined|md\(12))))) # (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr\(5) $ (((!\multiplier_16x16bit_pipelined|md\(12) & !\multiplier_16x16bit_pipelined|mr\(4)))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|md[11]~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr\(5) $ (((!\multiplier_16x16bit_pipelined|md\(12)) # (!\multiplier_16x16bit_pipelined|mr\(4)))))) # 
-- (\multiplier_16x16bit_pipelined|mr\(3) & (!\multiplier_16x16bit_pipelined|mr\(4) & (!\multiplier_16x16bit_pipelined|mr\(5) $ (!\multiplier_16x16bit_pipelined|md\(12))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011000101000001101100010100000010100011011000001010001101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(3),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(5),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(12),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(4),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md[11]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\);

-- Location: LABCELL_X7_Y6_N42
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\) # (\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\))))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111011101000100011101110100000101011100000100010101110000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[8]~15_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[10]~15_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_zmd[15]~0_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[14]~15_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[12]~14_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\);

-- Location: LABCELL_X7_Y6_N39
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ & ( ((!\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111101011110000111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_zmd[15]~0_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[10]~15_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[14]~15_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[12]~14_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\);

-- Location: LABCELL_X4_Y6_N27
\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[9]~13_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[15]~14_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[11]~13_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[7]~13_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[13]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[15]~14_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[11]~13_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[7]~13_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[13]~12_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[9]~13_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\);

-- Location: LABCELL_X9_Y6_N24
\multiplier_16x16bit_pipelined|layer_2_compressor42_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & \multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|cout~combout\);

-- Location: FF_X9_Y6_N26
\multiplier_16x16bit_pipelined|reg_layer_2_w18[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w18\(1));

-- Location: MLABCELL_X6_Y5_N12
\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[5]~12_combout\ & ( \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[3]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[3]~11_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[5]~12_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\);

-- Location: LABCELL_X9_Y6_N27
\multiplier_16x16bit_pipelined|layer_2_compressor42_5|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_5|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ $ 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\))) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\)))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\) # ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101011111101111110101111110111101000001100001100100000110000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_AxorB~0_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|carry~combout\);

-- Location: FF_X9_Y6_N29
\multiplier_16x16bit_pipelined|reg_layer_2_w18[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w18\(0));

-- Location: LABCELL_X9_Y6_N54
\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ = (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(2) & (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w18\(0))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(2) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w18\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100111111000000110011111100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(2),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(0),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\);

-- Location: LABCELL_X9_Y6_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) $ 
-- (((\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100110101001010101101010100101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\);

-- Location: MLABCELL_X8_Y6_N48
\multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( ((\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout~combout\);

-- Location: FF_X8_Y6_N50
\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y6_N12
\multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_7|carry~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ & ((\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\ & \multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_4|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_7|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|S~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100111011111010010011101111100010010011110110001001001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_4|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_7|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry~combout\);

-- Location: FF_X9_Y6_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y6_N51
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ & (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ & 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[7]~4_combout\ & ( (!\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\) # (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\)))) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ & ((!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\))) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\ & (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110110110110111011011011011010000100001000001000010000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[15]~5_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[9]~4_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[13]~4_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[11]~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[7]~4_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\);

-- Location: LABCELL_X7_Y6_N57
\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|partial_product_gen_4|pp[8]~15_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_0|zmd[15]~0_combout\ $ (!\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[12]~14_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[10]~15_combout\ $ (\multiplier_16x16bit_pipelined|partial_product_gen_1|pp[14]~15_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_zmd[15]~0_combout\,
	datab => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[12]~14_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[10]~15_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[14]~15_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_4|ALT_INV_pp[8]~15_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\);

-- Location: LABCELL_X7_Y6_N21
\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ $ 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[6]~15_combout\ & ( !\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[2]~14_combout\ $ 
-- (!\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[4]~14_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[2]~14_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[4]~14_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[6]~15_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\);

-- Location: MLABCELL_X6_Y5_N0
\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\) # 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_5|pp[5]~3_combout\ & ( (\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[1]~1_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_6|pp[3]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_7|ALT_INV_pp[1]~1_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_6|ALT_INV_pp[3]~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_5|ALT_INV_pp[5]~3_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\);

-- Location: MLABCELL_X6_Y6_N9
\multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ = ( \multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ & ( ((\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & 
-- \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\)) # (\multiplier_16x16bit_pipelined|partial_product_gen_3|pp[9]~4_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|partial_product_gen_2|pp[11]~4_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|partial_product_gen_0|pp[15]~5_combout\ & \multiplier_16x16bit_pipelined|partial_product_gen_1|pp[13]~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|partial_product_gen_3|ALT_INV_pp[9]~4_combout\,
	datac => \multiplier_16x16bit_pipelined|partial_product_gen_0|ALT_INV_pp[15]~5_combout\,
	datad => \multiplier_16x16bit_pipelined|partial_product_gen_1|ALT_INV_pp[13]~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|partial_product_gen_2|ALT_INV_pp[11]~4_combout\,
	combout => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\);

-- Location: LABCELL_X7_Y6_N12
\multiplier_16x16bit_pipelined|layer_2_compressor42_4|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_4|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011001101001100101100110100101101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_carry~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|S~combout\);

-- Location: FF_X7_Y6_N13
\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\);

-- Location: FF_X8_Y6_N53
\multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_2|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y6_N45
\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w15\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w15[1]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2) & \multiplier_16x16bit_pipelined|reg_layer_2_w15\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\);

-- Location: LABCELL_X7_Y6_N15
\multiplier_16x16bit_pipelined|layer_2_compressor42_4|carry\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_4|carry~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ & (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\ & \multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ & ((\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\))))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ & ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\ & (\multiplier_16x16bit_pipelined|layer_1_full_adder_6|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010100010111110001010001011111000010110011111110001011001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_carry~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|carry~combout\);

-- Location: FF_X7_Y6_N17
\multiplier_16x16bit_pipelined|reg_layer_2_w17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w17\(0));

-- Location: LABCELL_X7_Y6_N0
\multiplier_16x16bit_pipelined|layer_2_compressor42_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_5|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_10|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_1_compressor42_9|carry~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_1_full_adder_6|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_1_compressor42_9|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_1_full_adder_7|AxorB~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001100101101001011010010110100101100110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_1_full_adder_6|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_full_adder_7|ALT_INV_AxorB~0_combout\,
	datae => \multiplier_16x16bit_pipelined|layer_1_compressor42_10|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_carry~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|S~combout\);

-- Location: FF_X7_Y6_N2
\multiplier_16x16bit_pipelined|reg_layer_2_w17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_5|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w17\(2));

-- Location: LABCELL_X7_Y6_N24
\multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\ & ( ((\multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\)) # (\multiplier_16x16bit_pipelined|layer_1_compressor42_9|S~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_1_full_adder_5|cout~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_1_compressor42_8|cout~combout\ & !\multiplier_16x16bit_pipelined|layer_1_compressor42_8|carry~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000111111110011000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_1_compressor42_8|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_1_compressor42_9|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_1_full_adder_5|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout~combout\);

-- Location: FF_X7_Y6_N26
\multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y6_N9
\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w17\(0) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w17\(2)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w17[1]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w17\(0) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w17\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17[1]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\);

-- Location: MLABCELL_X8_Y6_N30
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ 
-- & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ 
-- & (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001011101111110011111101110100011101000100000011000000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[1]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[2]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_cout~combout\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\);

-- Location: FF_X7_Y6_N25
\multiplier_16x16bit_pipelined|reg_layer_2_w17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w17\(1));

-- Location: LABCELL_X7_Y6_N45
\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w17\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w17\(2)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w17\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w17\(0) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w17\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w17\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w17\(0),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\);

-- Location: FF_X8_Y6_N49
\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16\(1));

-- Location: FF_X9_Y6_N13
\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_3|carry~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16\(0));

-- Location: LABCELL_X9_Y6_N18
\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w16\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w16\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w16\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w16\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[2]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\);

-- Location: LABCELL_X7_Y6_N6
\multiplier_16x16bit_pipelined|partial_product_gen_7|pp[4]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[4]~15_combout\ = ( \multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|mr\(15) & ((\multiplier_16x16bit_pipelined|mr\(13)))) # 
-- (\multiplier_16x16bit_pipelined|mr\(15) & (!\multiplier_16x16bit_pipelined|md\(3) & !\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(14) & (!\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|mr\(13)) # (\multiplier_16x16bit_pipelined|md\(3))))) ) ) # ( !\multiplier_16x16bit_pipelined|md\(4) & ( (!\multiplier_16x16bit_pipelined|mr\(14) & (\multiplier_16x16bit_pipelined|mr\(15) & 
-- ((!\multiplier_16x16bit_pipelined|md\(3)) # (\multiplier_16x16bit_pipelined|mr\(13))))) # (\multiplier_16x16bit_pipelined|mr\(14) & ((!\multiplier_16x16bit_pipelined|mr\(15) & (\multiplier_16x16bit_pipelined|md\(3) & 
-- \multiplier_16x16bit_pipelined|mr\(13))) # (\multiplier_16x16bit_pipelined|mr\(15) & ((!\multiplier_16x16bit_pipelined|mr\(13)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000100100110001100010010011001100100100011000110010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_mr\(14),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_mr\(15),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_md\(3),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_mr\(13),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_md\(4),
	combout => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[4]~15_combout\);

-- Location: FF_X8_Y6_N29
\multiplier_16x16bit_pipelined|reg_layer_2_w18[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \multiplier_16x16bit_pipelined|partial_product_gen_7|pp[4]~15_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w18\(3));

-- Location: LABCELL_X9_Y6_N57
\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w18\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w18\(1) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(0)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w18\(2) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w18\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101010101010010101011010101001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(2),
	combout => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\);

-- Location: MLABCELL_X8_Y6_N39
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) $ 
-- (((\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100110101001010101101010100101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\);

-- Location: FF_X7_Y6_N14
\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_compressor42_4|S~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w16\(2));

-- Location: LABCELL_X7_Y4_N6
\multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w15\(0) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w16\(2) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2) & !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(1))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|reg_layer_2_w15\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w16\(2) $ 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w15\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(0) & ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w16\(2) $ (((!\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2)) # (!\multiplier_16x16bit_pipelined|reg_layer_2_w15\(1))))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w15\(0) & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w16\(2) $ 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w15\(2) & \multiplier_16x16bit_pipelined|reg_layer_2_w15\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001110010010011011001101100100100111001001101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[1]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16\(2),
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w15\(0),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\);

-- Location: LABCELL_X7_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010001000010000101000100001000101000100000010010100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_AxorB~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\);

-- Location: LABCELL_X9_Y6_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3)) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ $ 
-- (((\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ & \multiplier_16x16bit_pipelined|reg_layer_2_w18\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011010101001010101101010100101101010100101010110101010010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3),
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\);

-- Location: MLABCELL_X8_Y4_N0
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\);

-- Location: LABCELL_X7_Y4_N57
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\);

-- Location: MLABCELL_X8_Y4_N36
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3))))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\))) ) 
-- ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000001000000000000101010000000000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\);

-- Location: LABCELL_X9_Y6_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\)))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ $ ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) & (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ & 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000001001000010010010110100001001001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\);

-- Location: LABCELL_X9_Y6_N3
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) $ (\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\)))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3) 
-- $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010100000000000001010000000000010000010000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\);

-- Location: MLABCELL_X8_Y4_N6
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ & (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ & 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|G~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|ALT_INV_G~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_G~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_G~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\);

-- Location: LABCELL_X9_Y6_N45
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\);

-- Location: LABCELL_X7_Y4_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010011000000010001001100000100010011000000010001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_AxorB~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\);

-- Location: MLABCELL_X8_Y6_N54
\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w31~DUPLICATE_q\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_4|cout~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[2]~DUPLICATE_q\ $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w16[0]~DUPLICATE_q\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w16[1]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001101001000000000110100101101001111111110110100111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[2]~DUPLICATE_q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[0]~DUPLICATE_q\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w16[1]~DUPLICATE_q\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\);

-- Location: MLABCELL_X8_Y6_N57
\multiplier_16x16bit_pipelined|layer_4_full_adder_2|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3)) 
-- ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\);

-- Location: LABCELL_X7_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\))))) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & (((\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100010111011111110001011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\);

-- Location: FF_X3_Y4_N50
\multiplier_16x16bit_pipelined|reg_layer_2_w23[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \multiplier_16x16bit_pipelined|layer_2_full_adder_7|cout~combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \multiplier_16x16bit_pipelined|stage_0_ready~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \multiplier_16x16bit_pipelined|reg_layer_2_w23\(0));

-- Location: MLABCELL_X3_Y4_N0
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\ & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\ & ( 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) ) ) ) 
-- # ( \multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) & 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w24[0]~DUPLICATE_q\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w23\(1) & (!\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w24[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000100000000000100000111011100000111000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(0),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w23\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(2),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[1]~DUPLICATE_q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24[0]~DUPLICATE_q\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\);

-- Location: LABCELL_X2_Y4_N42
\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w24\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) & 
-- ((\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(0))))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & (((\multiplier_16x16bit_pipelined|reg_layer_2_w24\(2)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(0))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0)))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w24\(1) & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) & (\multiplier_16x16bit_pipelined|reg_layer_2_w24\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w24\(2)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w24\(0) & \multiplier_16x16bit_pipelined|reg_layer_2_w24\(2))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010111011101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(0),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(2),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w24\(1),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\);

-- Location: MLABCELL_X3_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\);

-- Location: LABCELL_X4_Y4_N36
\multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & ( ((!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1) & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w26\(0))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1))))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0)) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w26\(0))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & ((\multiplier_16x16bit_pipelined|reg_layer_2_w26\(0)) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000010000011100011111011111110001111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(1),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\);

-- Location: LABCELL_X4_Y5_N3
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w29\(0) & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ & ((\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\) # (\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1))))) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & (((\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0) & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ & ((!\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ((\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\) # 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1)))))) ) ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w29\(0) & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w30~q\ & 
-- ((\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w29\(0) & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & (\multiplier_16x16bit_pipelined|reg_layer_2_w29\(1) & \multiplier_16x16bit_pipelined|reg_layer_2_w30~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000111011100000000000101110000000101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\,
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w30~q\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w29\(0),
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1_combout\);

-- Location: LABCELL_X4_Y4_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2_combout\ = ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~1_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~0_combout\) # 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011101010111110101110101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|ALT_INV_G~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2_combout\);

-- Location: MLABCELL_X8_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~2_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\) # 
-- ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101110101011101110111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~1_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~1_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~2_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\);

-- Location: MLABCELL_X8_Y4_N30
\multiplier_16x16bit_pipelined|adder_32bit|o_s[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(31) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|Po~1_combout\) # ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\)))) ) ) 
-- # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000110011011000110011001101100011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_3_15|ALT_INV_Po~1_combout\,
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~3_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(31));

-- Location: MLABCELL_X8_Y4_N27
\Selector97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector97~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(31) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(31) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(31) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(31) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111010001000100010000001010010111111110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => \ALT_INV_err[0][15]~q\,
	datac => ALT_INV_kp(15),
	datad => ALT_INV_sp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(31),
	combout => \Selector97~0_combout\);

-- Location: FF_X8_Y4_N28
\p[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector97~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(31));

-- Location: LABCELL_X7_Y4_N12
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\) # ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\)))) ) ) # 
-- ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000111000001110000011100000101000001110000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\);

-- Location: LABCELL_X9_Y4_N9
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\);

-- Location: LABCELL_X13_Y4_N33
\multiplier_16x16bit_pipelined|adder_32bit|o_s[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(17) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ $ (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101001010101101010100101010110101010010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(17));

-- Location: LABCELL_X13_Y4_N39
\Selector111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector111~0_combout\ = ( \p[27]~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(17) & ( (!\p[27]~1_combout\ & (sp(15))) # (\p[27]~1_combout\ & ((!\err[0][15]~q\))) ) ) ) # ( !\p[27]~0_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(17) & ( (\p[27]~1_combout\) # (kp(15)) ) ) ) # ( \p[27]~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(17) & ( (!\p[27]~1_combout\ & (sp(15))) # (\p[27]~1_combout\ & ((!\err[0][15]~q\))) ) ) 
-- ) # ( !\p[27]~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(17) & ( (kp(15) & !\p[27]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100111111000001010101111111110011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_err[0][15]~q\,
	datad => \ALT_INV_p[27]~1_combout\,
	datae => \ALT_INV_p[27]~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(17),
	combout => \Selector111~0_combout\);

-- Location: FF_X13_Y4_N41
\p[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector111~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[17]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N36
\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\ & ( \multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\);

-- Location: LABCELL_X13_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|o_s[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(18) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\))) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & 
-- ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\) # (!\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_13|S~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000000111100001111001111000011110000001111001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_13|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(18));

-- Location: LABCELL_X13_Y4_N54
\Selector110~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector110~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(18) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(18) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(18) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(18) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011010101010000000000011011000110111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => ALT_INV_sp(15),
	datac => ALT_INV_kp(15),
	datad => \ALT_INV_err[0][15]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(18),
	combout => \Selector110~0_combout\);

-- Location: FF_X13_Y4_N56
\p[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector110~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[18]~DUPLICATE_q\);

-- Location: FF_X13_Y4_N40
\p[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector111~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(17));

-- Location: FF_X13_Y4_N55
\p[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector110~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(18));

-- Location: FF_X11_Y4_N16
\a[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector145~2_combout\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(15));

-- Location: FF_X11_Y4_N8
\a[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector144~0_combout\,
	asdata => \adder_32bit_0|o_s\(16),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[16]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y2_N12
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\) # 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w31~q\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_1|AxorB~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_3|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_4|S~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111000011111111111100000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_3|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_4|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w31~q\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_AxorB~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\);

-- Location: LABCELL_X10_Y4_N30
\multiplier_16x16bit_pipelined|adder_32bit|o_s[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(16) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\))) # (\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ & (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|Go~0_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & 
-- ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\) # (!\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_half_adder_12|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_11|carry~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000000111100001111001111000011110000001111001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_half_adder_12|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_half_adder_11|ALT_INV_carry~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_16|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_9|ALT_INV_Go~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(16));

-- Location: LABCELL_X10_Y4_N24
\Selector112~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector112~0_combout\ = ( \err[0][15]~q\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(16) & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))))) # (\p[27]~1_combout\ & (((!\p[27]~0_combout\)))) ) ) ) # ( 
-- !\err[0][15]~q\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(16) & ( ((!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15)))) # (\p[27]~1_combout\) ) ) ) # ( \err[0][15]~q\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(16) & ( 
-- (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))))) ) ) ) # ( !\err[0][15]~q\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(16) & ( (!\p[27]~1_combout\ & ((!\p[27]~0_combout\ & ((kp(15)))) # 
-- (\p[27]~0_combout\ & (sp(15))))) # (\p[27]~1_combout\ & (((\p[27]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011110100111000000101010001001010111111101110101001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~1_combout\,
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_kp(15),
	datae => \ALT_INV_err[0][15]~q\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(16),
	combout => \Selector112~0_combout\);

-- Location: FF_X10_Y4_N25
\p[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector112~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(16));

-- Location: MLABCELL_X15_Y4_N30
\adder_32bit_0|o_s[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(16) = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\a[16]~DUPLICATE_q\ $ (!p(16) $ (((p(15) & a(15))))) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\a[16]~DUPLICATE_q\ $ (!p(16) $ (((a(15)) # (p(15))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011100011110111000010001111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(15),
	datab => ALT_INV_a(15),
	datac => \ALT_INV_a[16]~DUPLICATE_q\,
	datad => ALT_INV_p(16),
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(16));

-- Location: FF_X15_Y4_N32
\sigma[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(16),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(16));

-- Location: LABCELL_X11_Y4_N6
\Selector144~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector144~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(16),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector144~0_combout\);

-- Location: FF_X11_Y4_N7
\a[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector144~0_combout\,
	asdata => \adder_32bit_0|o_s\(16),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(16));

-- Location: LABCELL_X11_Y4_N48
\adder_32bit_0|operator_B_stage_2_8|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ & ( (!a(16) & (p(16) & ((\a[15]~DUPLICATE_q\) # (\p[15]~DUPLICATE_q\)))) # (a(16) & (((p(16)) # (\a[15]~DUPLICATE_q\)) # (\p[15]~DUPLICATE_q\))) ) ) # 
-- ( !\adder_32bit_0|operator_B_stage_2_7|Go~0_combout\ & ( (!a(16) & (\p[15]~DUPLICATE_q\ & (\a[15]~DUPLICATE_q\ & p(16)))) # (a(16) & (((\p[15]~DUPLICATE_q\ & \a[15]~DUPLICATE_q\)) # (p(16)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100011111000000010001111100000111011111110000011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[15]~DUPLICATE_q\,
	datab => \ALT_INV_a[15]~DUPLICATE_q\,
	datac => ALT_INV_a(16),
	datad => ALT_INV_p(16),
	dataf => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\);

-- Location: LABCELL_X11_Y4_N33
\adder_32bit_0|operator_B_stage_2_8|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\ = ( p(16) & ( (!\a[16]~DUPLICATE_q\ & (!\a[15]~DUPLICATE_q\ $ (!\p[15]~DUPLICATE_q\))) ) ) # ( !p(16) & ( (\a[16]~DUPLICATE_q\ & (!\a[15]~DUPLICATE_q\ $ (!\p[15]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001100000000110000110000110000110000000011000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_a[15]~DUPLICATE_q\,
	datac => \ALT_INV_a[16]~DUPLICATE_q\,
	datad => \ALT_INV_p[15]~DUPLICATE_q\,
	dataf => ALT_INV_p(16),
	combout => \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\);

-- Location: LABCELL_X12_Y4_N21
\adder_32bit_0|operator_B_stage_2_8|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_7|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_8|Po~1_combout\);

-- Location: LABCELL_X13_Y5_N6
\adder_32bit_0|operator_C_stage_5_8|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ = ( \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & 
-- ((\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\) # (\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( 
-- (\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & (((\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\ & \adder_32bit_0|operator_C_stage_4_6|Go~1_combout\)) # (\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\))) ) ) ) # ( 
-- \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & ((\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\) # 
-- (\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_8|Po~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000111100000101000001110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	datad => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\);

-- Location: LABCELL_X16_Y5_N45
\adder_32bit_0|o_s[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(17) = ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !a(17) $ (p(17)) ) ) # ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !a(17) $ (!\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ $ (p(17))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100110100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(17),
	datab => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datac => ALT_INV_p(17),
	dataf => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(17));

-- Location: FF_X16_Y5_N47
\sigma[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(17),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(17));

-- Location: LABCELL_X17_Y4_N51
\Selector143~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector143~0_combout\ = ( sigma(17) & ( (\Selector145~0_combout\) # (\Selector145~1_combout\) ) ) # ( !sigma(17) & ( \Selector145~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector145~1_combout\,
	datac => \ALT_INV_Selector145~0_combout\,
	dataf => ALT_INV_sigma(17),
	combout => \Selector143~0_combout\);

-- Location: FF_X17_Y4_N53
\a[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector143~0_combout\,
	asdata => \adder_32bit_0|o_s\(17),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(17));

-- Location: MLABCELL_X15_Y5_N42
\adder_32bit_0|o_s[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(18) = ( \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !p(18) $ (!a(18) $ (((a(17)) # (p(17))))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ & ( 
-- \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !p(18) $ (!a(18) $ (((a(17)) # (p(17))))) ) ) ) # ( \adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !p(18) $ (!a(18) $ (((a(17)) # 
-- (p(17))))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !p(18) $ (!a(18) $ (((p(17) & a(17))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011011001001011011001001001101101100100100110110110010010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(17),
	datab => ALT_INV_p(18),
	datac => ALT_INV_a(17),
	datad => ALT_INV_a(18),
	datae => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(18));

-- Location: FF_X15_Y5_N44
\sigma[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(18),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(18));

-- Location: LABCELL_X17_Y4_N18
\Selector142~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector142~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(18),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector142~0_combout\);

-- Location: FF_X17_Y4_N20
\a[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector142~0_combout\,
	asdata => \adder_32bit_0|o_s\(18),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(18));

-- Location: LABCELL_X13_Y4_N18
\adder_32bit_0|operator_B_stage_2_10|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ = ( a(17) & ( (!\p[17]~DUPLICATE_q\ & (!\p[18]~DUPLICATE_q\ $ (!a(18)))) ) ) # ( !a(17) & ( (\p[17]~DUPLICATE_q\ & (!\p[18]~DUPLICATE_q\ $ (!a(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_p[17]~DUPLICATE_q\,
	datac => \ALT_INV_p[18]~DUPLICATE_q\,
	datad => ALT_INV_a(18),
	dataf => ALT_INV_a(17),
	combout => \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\);

-- Location: MLABCELL_X8_Y6_N27
\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) # 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\);

-- Location: LABCELL_X9_Y6_N0
\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w18\(3) & ( (\multiplier_16x16bit_pipelined|layer_3_full_adder_6|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_7|S~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w18\(3),
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\);

-- Location: LABCELL_X9_Y6_N39
\multiplier_16x16bit_pipelined|layer_4_full_adder_3|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ $ (\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) 
-- ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_9|S~combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|cout~combout\ $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w20\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110011000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w20\(3),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\);

-- Location: LABCELL_X9_Y6_N36
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_2|S~combout\ & ( (!\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ & 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_5|cout~combout\ & 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_6|S~combout\) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_1|cout~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_5|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_1|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_6|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_S~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\);

-- Location: LABCELL_X10_Y6_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( 
-- ((\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ & 
-- ((\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( (\multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ & ((\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\) # 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000101111100000000010111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\);

-- Location: MLABCELL_X8_Y6_N15
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ & 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\);

-- Location: MLABCELL_X8_Y4_N57
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\);

-- Location: LABCELL_X9_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\ & 
-- ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000001000011110000000100001111000000110000111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\);

-- Location: LABCELL_X13_Y4_N48
\multiplier_16x16bit_pipelined|adder_32bit|o_s[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(21) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\)) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\ $ (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(21));

-- Location: LABCELL_X13_Y4_N57
\Selector107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector107~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(21) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(21) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(21) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(21) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011010100000101000000010001101110111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_err[0][15]~q\,
	datad => ALT_INV_kp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(21),
	combout => \Selector107~0_combout\);

-- Location: FF_X13_Y4_N59
\p[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector107~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(21));

-- Location: LABCELL_X7_Y4_N36
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|P~combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|P~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_11|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_12|ALT_INV_P~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\);

-- Location: LABCELL_X7_Y4_N15
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|P~combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~0_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|P~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_17|ALT_INV_P~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_18|ALT_INV_P~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\);

-- Location: LABCELL_X7_Y4_N45
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\);

-- Location: LABCELL_X7_Y4_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ = ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\);

-- Location: LABCELL_X7_Y4_N0
\multiplier_16x16bit_pipelined|adder_32bit|o_s[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(20) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ $ (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\))))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|G~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010101010010101101010101001100110101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_G~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|ALT_INV_Go~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(20));

-- Location: LABCELL_X11_Y4_N57
\Selector108~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector108~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(20) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(20) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(20) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(20) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000011000000110001010000010111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_err[0][15]~q\,
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_sp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(20),
	combout => \Selector108~0_combout\);

-- Location: FF_X11_Y4_N59
\p[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector108~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(20));

-- Location: LABCELL_X11_Y4_N12
\adder_32bit_0|operator_B_stage_2_9|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_9|Po~0_combout\ = (\adder_32bit_0|operator_B_stage_2_8|Po~0_combout\ & \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_9|Po~0_combout\);

-- Location: MLABCELL_X8_Y5_N24
\multiplier_16x16bit_pipelined|adder_32bit|o_s[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(19) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|Go~combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & 
-- ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Po~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Po~0_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|Go~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111000011110011001100110000110011110010011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_5|ALT_INV_Go~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Go~2_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Po~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(19));

-- Location: MLABCELL_X8_Y5_N45
\Selector109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector109~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(19) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(19) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(19) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(19) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000011110000000001010011010100111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => \ALT_INV_err[0][15]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(19),
	combout => \Selector109~0_combout\);

-- Location: FF_X8_Y5_N47
\p[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector109~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(19));

-- Location: LABCELL_X12_Y4_N24
\adder_32bit_0|operator_B_stage_2_9|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_9|Go~0_combout\ = ( p(16) & ( ((a(15) & p(15))) # (a(16)) ) ) # ( !p(16) & ( (a(15) & (a(16) & p(15))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(15),
	datac => ALT_INV_a(16),
	datad => ALT_INV_p(15),
	dataf => ALT_INV_p(16),
	combout => \adder_32bit_0|operator_B_stage_2_9|Go~0_combout\);

-- Location: LABCELL_X13_Y4_N15
\adder_32bit_0|operator_B_stage_2_9|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_9|Go~1_combout\ = ( a(17) & ( (!\p[18]~DUPLICATE_q\ & (\p[17]~DUPLICATE_q\ & a(18))) # (\p[18]~DUPLICATE_q\ & ((a(18)) # (\p[17]~DUPLICATE_q\))) ) ) # ( !a(17) & ( (\p[18]~DUPLICATE_q\ & a(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101010111110000010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[18]~DUPLICATE_q\,
	datac => \ALT_INV_p[17]~DUPLICATE_q\,
	datad => ALT_INV_a(18),
	dataf => ALT_INV_a(17),
	combout => \adder_32bit_0|operator_B_stage_2_9|Go~1_combout\);

-- Location: LABCELL_X13_Y4_N51
\adder_32bit_0|operator_B_stage_2_9|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ = ( \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_9|Go~0_combout\ & !\adder_32bit_0|operator_B_stage_2_9|Go~1_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_9|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_9|Go~2_combout\);

-- Location: FF_X17_Y4_N4
\a[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector141~0_combout\,
	asdata => \adder_32bit_0|o_s\(19),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(19));

-- Location: LABCELL_X16_Y4_N0
\adder_32bit_0|o_s[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(19) = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !p(19) $ (!\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ $ (!a(19))) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !p(19) $ (!a(19) $ 
-- (((!\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\) # (\adder_32bit_0|operator_B_stage_2_9|Po~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011000111001110001100011100111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Po~0_combout\,
	datab => ALT_INV_p(19),
	datac => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~2_combout\,
	datad => ALT_INV_a(19),
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(19));

-- Location: FF_X16_Y4_N2
\sigma[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(19),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(19));

-- Location: LABCELL_X17_Y4_N3
\Selector141~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector141~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (sigma(19) & \Selector145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sigma(19),
	datac => \ALT_INV_Selector145~0_combout\,
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector141~0_combout\);

-- Location: FF_X17_Y4_N5
\a[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector141~0_combout\,
	asdata => \adder_32bit_0|o_s\(19),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[19]~DUPLICATE_q\);

-- Location: FF_X8_Y5_N46
\p[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector109~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[19]~DUPLICATE_q\);

-- Location: FF_X17_Y4_N43
\a[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector140~0_combout\,
	asdata => \adder_32bit_0|o_s\(20),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[20]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y4_N51
\adder_32bit_0|operator_A_20|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_20|P~combout\ = ( \a[20]~DUPLICATE_q\ & ( !p(20) ) ) # ( !\a[20]~DUPLICATE_q\ & ( p(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(20),
	dataf => \ALT_INV_a[20]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_A_20|P~combout\);

-- Location: LABCELL_X16_Y4_N27
\adder_32bit_0|o_s[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(20) = ( a(19) & ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_20|P~combout\ $ (((\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ & !p(19)))) ) ) ) # ( !a(19) & ( 
-- \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_20|P~combout\ $ (((!p(19)) # (\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\))) ) ) ) # ( a(19) & ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( 
-- !\adder_32bit_0|operator_A_20|P~combout\ $ (((\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ & (!p(19) & !\adder_32bit_0|operator_B_stage_2_9|Po~0_combout\)))) ) ) ) # ( !a(19) & ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( 
-- !\adder_32bit_0|operator_A_20|P~combout\ $ (((!p(19)) # ((\adder_32bit_0|operator_B_stage_2_9|Go~2_combout\ & !\adder_32bit_0|operator_B_stage_2_9|Po~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100100111100100111001100110000111001001110011001110010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~2_combout\,
	datab => \adder_32bit_0|operator_A_20|ALT_INV_P~combout\,
	datac => ALT_INV_p(19),
	datad => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Po~0_combout\,
	datae => ALT_INV_a(19),
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(20));

-- Location: FF_X16_Y4_N29
\sigma[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(20),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(20));

-- Location: LABCELL_X17_Y4_N42
\Selector140~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector140~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(20),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector140~0_combout\);

-- Location: FF_X17_Y4_N44
\a[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector140~0_combout\,
	asdata => \adder_32bit_0|o_s\(20),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(20));

-- Location: LABCELL_X13_Y4_N6
\adder_32bit_0|operator_B_stage_2_11|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ = ( a(20) & ( (!p(20) & (!\a[19]~DUPLICATE_q\ $ (!\p[19]~DUPLICATE_q\))) ) ) # ( !a(20) & ( (p(20) & (!\a[19]~DUPLICATE_q\ $ (!\p[19]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(20),
	datac => \ALT_INV_a[19]~DUPLICATE_q\,
	datad => \ALT_INV_p[19]~DUPLICATE_q\,
	dataf => ALT_INV_a(20),
	combout => \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\);

-- Location: LABCELL_X13_Y4_N3
\adder_32bit_0|operator_B_stage_2_10|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_10|Po~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_10|Po~1_combout\);

-- Location: LABCELL_X13_Y4_N0
\adder_32bit_0|operator_B_stage_2_10|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_9|Go~1_combout\ & ( (!p(20) & (a(20) & ((\p[19]~DUPLICATE_q\) # (\a[19]~DUPLICATE_q\)))) # (p(20) & (((\p[19]~DUPLICATE_q\) # (a(20))) # (\a[19]~DUPLICATE_q\))) ) ) # 
-- ( !\adder_32bit_0|operator_B_stage_2_9|Go~1_combout\ & ( (!p(20) & (\a[19]~DUPLICATE_q\ & (a(20) & \p[19]~DUPLICATE_q\))) # (p(20) & (((\a[19]~DUPLICATE_q\ & \p[19]~DUPLICATE_q\)) # (a(20)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010111000000110001011100010111001111110001011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[19]~DUPLICATE_q\,
	datab => ALT_INV_p(20),
	datac => ALT_INV_a(20),
	datad => \ALT_INV_p[19]~DUPLICATE_q\,
	dataf => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\);

-- Location: LABCELL_X16_Y5_N42
\adder_32bit_0|operator_C_stage_5_10|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ = ( !\adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\) # (!\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\);

-- Location: LABCELL_X16_Y5_N39
\adder_32bit_0|o_s[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(21) = ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !a(21) $ (!p(21) $ (\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\)) ) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !a(21) $ (!p(21)) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !a(21) 
-- $ (p(21)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !a(21) $ (p(21)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(21),
	datab => ALT_INV_p(21),
	datac => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(21));

-- Location: FF_X16_Y5_N41
\sigma[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(21),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(21));

-- Location: LABCELL_X13_Y4_N21
\Selector139~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector139~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(21)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(21),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector139~0_combout\);

-- Location: FF_X13_Y4_N22
\a[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector139~0_combout\,
	asdata => \adder_32bit_0|o_s\(21),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(21));

-- Location: LABCELL_X9_Y4_N24
\multiplier_16x16bit_pipelined|adder_32bit|o_s[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(22) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|S~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\) # 
-- (!\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\))) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_9|cout~combout\ & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_10|S~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|cout~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111001111000011110001110000101111000111000010111100011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_9|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_10|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_cout~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_10|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(22));

-- Location: LABCELL_X9_Y4_N3
\Selector106~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector106~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(22) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(22) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(22) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(22) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000001010101000001111001100111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][15]~q\,
	datab => ALT_INV_sp(15),
	datac => ALT_INV_kp(15),
	datad => \ALT_INV_p[27]~0_combout\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(22),
	combout => \Selector106~0_combout\);

-- Location: FF_X9_Y4_N4
\p[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector106~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(22));

-- Location: LABCELL_X13_Y5_N48
\adder_32bit_0|operator_A_22|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_22|P~combout\ = ( p(22) & ( !a(22) ) ) # ( !p(22) & ( a(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_a(22),
	dataf => ALT_INV_p(22),
	combout => \adder_32bit_0|operator_A_22|P~combout\);

-- Location: LABCELL_X16_Y5_N48
\adder_32bit_0|o_s[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(22) = ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !\adder_32bit_0|operator_A_22|P~combout\ $ (((!a(21) & ((!p(21)) # 
-- (!\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\))) # (a(21) & (!p(21) & !\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_A_22|P~combout\ $ (((!a(21)) # (!p(21)))) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !\adder_32bit_0|operator_A_22|P~combout\ $ (((!a(21) & !p(21)))) ) ) 
-- ) # ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_10|Go~0_combout\ & ( !\adder_32bit_0|operator_A_22|P~combout\ $ (((!a(21) & !p(21)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100001111000011110000111100000011110000111100001111001111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(21),
	datab => ALT_INV_p(21),
	datac => \adder_32bit_0|operator_A_22|ALT_INV_P~combout\,
	datad => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_10|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(22));

-- Location: FF_X16_Y5_N50
\sigma[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(22),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(22));

-- Location: LABCELL_X13_Y4_N12
\Selector138~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector138~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (sigma(22) & \Selector145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sigma(22),
	datac => \ALT_INV_Selector145~0_combout\,
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector138~0_combout\);

-- Location: FF_X13_Y4_N14
\a[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector138~0_combout\,
	asdata => \adder_32bit_0|o_s\(22),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(22));

-- Location: FF_X13_Y4_N23
\a[21]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector139~0_combout\,
	asdata => \adder_32bit_0|o_s\(21),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[21]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y4_N30
\adder_32bit_0|operator_B_stage_2_12|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ = ( p(22) & ( (!a(22) & (!\a[21]~DUPLICATE_q\ $ (!p(21)))) ) ) # ( !p(22) & ( (a(22) & (!\a[21]~DUPLICATE_q\ $ (!p(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110000000000110011000000001100110000000000110011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(22),
	datac => \ALT_INV_a[21]~DUPLICATE_q\,
	datad => ALT_INV_p(21),
	dataf => ALT_INV_p(22),
	combout => \adder_32bit_0|operator_B_stage_2_12|Po~0_combout\);

-- Location: LABCELL_X13_Y4_N27
\adder_32bit_0|operator_C_stage_5_15|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ = ( \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ & ( (\adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & (\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\);

-- Location: LABCELL_X2_Y4_N33
\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\ = ( \multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) $ (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1)) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(0),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(1),
	dataf => \multiplier_16x16bit_pipelined|layer_3_full_adder_11|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\);

-- Location: LABCELL_X16_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000000110011001100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|ALT_INV_G~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\);

-- Location: LABCELL_X9_Y4_N18
\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\);

-- Location: LABCELL_X9_Y4_N12
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ & (((\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\) # (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\)) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ & 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|layer_4_full_adder_3|S~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ & ((!\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ & (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_2|cout~combout\ & ((\multiplier_16x16bit_pipelined|layer_3_full_adder_8|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_7|cout~combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000011100000000000000010000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_full_adder_2|ALT_INV_cout~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_7|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_8|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|layer_4_full_adder_3|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\);

-- Location: LABCELL_X9_Y4_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & ( 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ & (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\) # (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|Go~0_combout\)) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|Go~1_combout\))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|Po~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Po~1_combout\ & 
-- ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Po~0_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|Go~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000000101010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_8|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Go~1_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\);

-- Location: LABCELL_X16_Y4_N48
\multiplier_16x16bit_pipelined|adder_32bit|o_s[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(25) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\ ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\ $ (((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110101010101001011010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(25));

-- Location: LABCELL_X16_Y4_N33
\Selector103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector103~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(25) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(25) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(25) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(25) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111001100000011000001000100011101111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_p[27]~0_combout\,
	datac => \ALT_INV_err[0][15]~q\,
	datad => ALT_INV_sp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(25),
	combout => \Selector103~0_combout\);

-- Location: FF_X16_Y4_N35
\p[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector103~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(25));

-- Location: LABCELL_X16_Y4_N12
\multiplier_16x16bit_pipelined|adder_32bit|o_s[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(26) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\)) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ $ 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\)) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~combout\ & 
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_5|S~combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010010110011001101001100101100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(26));

-- Location: LABCELL_X16_Y4_N30
\Selector102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector102~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(26) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(26) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(26) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(26) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111001100110000000001000111010001111111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_p[27]~0_combout\,
	datac => ALT_INV_sp(15),
	datad => \ALT_INV_err[0][15]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(26),
	combout => \Selector102~0_combout\);

-- Location: FF_X16_Y4_N32
\p[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector102~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(26));

-- Location: LABCELL_X16_Y4_N9
\adder_32bit_0|operator_A_25|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_25|P~combout\ = ( p(25) & ( !a(25) ) ) # ( !p(25) & ( a(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(25),
	dataf => ALT_INV_p(25),
	combout => \adder_32bit_0|operator_A_25|P~combout\);

-- Location: LABCELL_X12_Y4_N27
\adder_32bit_0|operator_C_stage_5_12|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & !\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_6|Go~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_6|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\);

-- Location: MLABCELL_X8_Y4_N45
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|Go~0_combout\) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\);

-- Location: LABCELL_X9_Y3_N9
\multiplier_16x16bit_pipelined|adder_32bit|o_s[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(23) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ $ (!\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\ $ 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\)) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ $ (\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001100111100110000110011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_half_adder_16|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~0_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(23));

-- Location: LABCELL_X9_Y3_N42
\Selector105~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector105~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(23) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(23) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(23) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(23) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000011000000110001010000010111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_err[0][15]~q\,
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_sp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(23),
	combout => \Selector105~0_combout\);

-- Location: FF_X9_Y3_N44
\p[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector105~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(23));

-- Location: FF_X12_Y4_N55
\a[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector137~0_combout\,
	asdata => \adder_32bit_0|o_s\(23),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(23));

-- Location: LABCELL_X13_Y4_N24
\adder_32bit_0|operator_C_stage_5_15|Go~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ = ( \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ & ( (\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ & (((\adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_9|Go~0_combout\)) # (\adder_32bit_0|operator_B_stage_2_9|Go~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001001100110000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_9|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\);

-- Location: LABCELL_X13_Y4_N9
\adder_32bit_0|operator_B_stage_2_11|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ = ( p(22) & ( ((p(21) & \a[21]~DUPLICATE_q\)) # (a(22)) ) ) # ( !p(22) & ( (a(22) & (p(21) & \a[21]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(22),
	datac => ALT_INV_p(21),
	datad => \ALT_INV_a[21]~DUPLICATE_q\,
	dataf => ALT_INV_p(22),
	combout => \adder_32bit_0|operator_B_stage_2_11|Go~0_combout\);

-- Location: LABCELL_X16_Y4_N45
\adder_32bit_0|operator_B_stage_2_11|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_11|Go~1_combout\ = ( a(19) & ( !\adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\) # ((!p(20) & ((!a(20)) # (!p(19)))) # (p(20) & (!a(20) & !p(19)))) ) ) ) # ( 
-- !a(19) & ( !\adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ & ( (!p(20)) # ((!a(20)) # (!\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(20),
	datab => ALT_INV_a(20),
	datac => ALT_INV_p(19),
	datad => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datae => ALT_INV_a(19),
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_11|Go~1_combout\);

-- Location: MLABCELL_X15_Y4_N0
\adder_32bit_0|operator_C_stage_5_11|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_11|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~4_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\);

-- Location: MLABCELL_X15_Y4_N3
\adder_32bit_0|o_s[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(23) = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !p(23) $ (!a(23) $ (!\adder_32bit_0|operator_C_stage_5_11|Go~0_combout\)) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !p(23) $ (!a(23) $ 
-- (((!\adder_32bit_0|operator_C_stage_5_11|Go~0_combout\) # (\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100101101001100110010110100110011001011001101001100101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(23),
	datab => ALT_INV_a(23),
	datac => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\,
	datad => \adder_32bit_0|operator_C_stage_5_11|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(23));

-- Location: FF_X15_Y4_N5
\sigma[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(23),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(23));

-- Location: LABCELL_X12_Y4_N54
\Selector137~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector137~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (sigma(23) & \Selector145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sigma(23),
	datac => \ALT_INV_Selector145~0_combout\,
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector137~0_combout\);

-- Location: FF_X12_Y4_N56
\a[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector137~0_combout\,
	asdata => \adder_32bit_0|o_s\(23),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[23]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y3_N12
\multiplier_16x16bit_pipelined|adder_32bit|o_s[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(24) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\) # (!\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\) # (!\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\))) # 
-- (\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|Go~0_combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\)))) ) ) ) # ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & !\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|Go~combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|Go~0_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_4|cout~combout\ & 
-- !\multiplier_16x16bit_pipelined|layer_4_half_adder_16|S~combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011010101010011001101010101001010110011010100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_24|ALT_INV_P~combout\,
	datab => \multiplier_16x16bit_pipelined|layer_4_full_adder_4|ALT_INV_cout~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_15|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_half_adder_16|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_4_7|ALT_INV_Go~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_11|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(24));

-- Location: LABCELL_X9_Y3_N36
\Selector104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector104~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(24) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(24) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(24) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(24) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000011000000110001010000010111111111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => \ALT_INV_err[0][15]~q\,
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_sp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(24),
	combout => \Selector104~0_combout\);

-- Location: FF_X9_Y3_N37
\p[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector104~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(24));

-- Location: LABCELL_X12_Y4_N9
\adder_32bit_0|operator_A_24|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_24|P~combout\ = ( p(24) & ( !a(24) ) ) # ( !p(24) & ( a(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_a(24),
	dataf => ALT_INV_p(24),
	combout => \adder_32bit_0|operator_A_24|P~combout\);

-- Location: MLABCELL_X15_Y4_N6
\adder_32bit_0|o_s[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(24) = ( \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_24|P~combout\ $ (((!p(23)) # (!a(23)))) ) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ & ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_24|P~combout\ $ (((!p(23) & !a(23)))) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_24|P~combout\ $ (((!p(23) & ((!\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\) # (!a(23)))) # (p(23) & (!\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & !a(23))))) ) 
-- ) ) # ( !\adder_32bit_0|operator_C_stage_5_11|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_A_24|P~combout\ $ (((!p(23) & !a(23)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000000111100111100001011010111100000000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(23),
	datab => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\,
	datac => \adder_32bit_0|operator_A_24|ALT_INV_P~combout\,
	datad => ALT_INV_a(23),
	datae => \adder_32bit_0|operator_C_stage_5_11|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	combout => \adder_32bit_0|o_s\(24));

-- Location: FF_X15_Y4_N8
\sigma[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(24),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(24));

-- Location: LABCELL_X12_Y4_N30
\Selector136~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector136~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (sigma(24) & \Selector145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sigma(24),
	datac => \ALT_INV_Selector145~0_combout\,
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector136~0_combout\);

-- Location: FF_X12_Y4_N32
\a[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector136~0_combout\,
	asdata => \adder_32bit_0|o_s\(24),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(24));

-- Location: LABCELL_X12_Y4_N33
\adder_32bit_0|operator_B_stage_2_13|Po~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ = ( p(24) & ( (!a(24) & (!\a[23]~DUPLICATE_q\ $ (!p(23)))) ) ) # ( !p(24) & ( (a(24) & (!\a[23]~DUPLICATE_q\ $ (!p(23)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001010000001010000101001010000101000000101000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[23]~DUPLICATE_q\,
	datac => ALT_INV_a(24),
	datad => ALT_INV_p(23),
	dataf => ALT_INV_p(24),
	combout => \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\);

-- Location: LABCELL_X12_Y4_N42
\adder_32bit_0|operator_C_stage_5_12|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_12|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ & ( (\adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & (\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_12|Go~1_combout\);

-- Location: FF_X9_Y3_N43
\p[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector105~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \p[23]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y4_N36
\adder_32bit_0|operator_B_stage_2_12|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_12|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ & ( (!a(24) & (p(24) & ((\p[23]~DUPLICATE_q\) # (\a[23]~DUPLICATE_q\)))) # (a(24) & (((p(24)) # (\p[23]~DUPLICATE_q\)) # (\a[23]~DUPLICATE_q\))) ) ) 
-- # ( !\adder_32bit_0|operator_B_stage_2_11|Go~0_combout\ & ( (!a(24) & (\a[23]~DUPLICATE_q\ & (\p[23]~DUPLICATE_q\ & p(24)))) # (a(24) & (((\a[23]~DUPLICATE_q\ & \p[23]~DUPLICATE_q\)) # (p(24)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110111000000010011011100010011011111110001001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[23]~DUPLICATE_q\,
	datab => ALT_INV_a(24),
	datac => \ALT_INV_p[23]~DUPLICATE_q\,
	datad => ALT_INV_p(24),
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_12|Go~0_combout\);

-- Location: LABCELL_X12_Y4_N39
\adder_32bit_0|operator_B_stage_2_12|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\);

-- Location: LABCELL_X12_Y4_N57
\adder_32bit_0|operator_C_stage_5_12|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ = ( \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_12|Go~0_combout\ & !\adder_32bit_0|operator_B_stage_2_10|Go~0_combout\) ) ) # ( 
-- !\adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( !\adder_32bit_0|operator_B_stage_2_12|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\);

-- Location: LABCELL_X12_Y4_N15
\adder_32bit_0|operator_C_stage_4_6|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ = ( \adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & ((\adder_32bit_0|operator_B_stage_2_5|Po~0_combout\) # 
-- (\adder_32bit_0|operator_C_stage_4_6|Go~0_combout\))) ) ) # ( !\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\ & ( (\adder_32bit_0|operator_C_stage_4_6|Go~1_combout\ & \adder_32bit_0|operator_C_stage_4_6|Go~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~1_combout\,
	datac => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	combout => \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\);

-- Location: LABCELL_X12_Y4_N0
\adder_32bit_0|o_s[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(25) = ( \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( !\adder_32bit_0|operator_A_25|P~combout\ $ (((!\adder_32bit_0|operator_C_stage_5_12|Go~1_combout\) # 
-- ((!\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( 
-- !\adder_32bit_0|operator_A_25|P~combout\ ) ) ) # ( \adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( !\adder_32bit_0|operator_A_25|P~combout\ $ 
-- (((!\adder_32bit_0|operator_C_stage_5_12|Go~1_combout\) # (\adder_32bit_0|operator_C_stage_5_12|Go~0_combout\))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & ( !\adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( 
-- !\adder_32bit_0|operator_A_25|P~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100001100111100001111001100110011000011001111000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	datab => \adder_32bit_0|operator_A_25|ALT_INV_P~combout\,
	datac => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~2_combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~3_combout\,
	combout => \adder_32bit_0|o_s\(25));

-- Location: FF_X16_Y4_N26
\sigma[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(25),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	sload => VCC,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(25));

-- Location: LABCELL_X12_Y4_N45
\Selector135~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector135~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (\Selector145~0_combout\ & sigma(25)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~0_combout\,
	datac => ALT_INV_sigma(25),
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector135~0_combout\);

-- Location: FF_X12_Y4_N46
\a[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector135~0_combout\,
	asdata => \adder_32bit_0|o_s\(25),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(25));

-- Location: LABCELL_X12_Y4_N6
\adder_32bit_0|operator_C_stage_5_12|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_12|Go~3_combout\ = ( \adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( (\adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & ((!\adder_32bit_0|operator_C_stage_5_12|Go~1_combout\) # 
-- ((!\adder_32bit_0|operator_B_stage_2_8|Po~1_combout\ & \adder_32bit_0|operator_C_stage_5_12|Go~0_combout\)))) ) ) # ( !\adder_32bit_0|operator_C_stage_4_6|Go~3_combout\ & ( (\adder_32bit_0|operator_C_stage_5_12|Go~2_combout\ & 
-- ((!\adder_32bit_0|operator_C_stage_5_12|Go~1_combout\) # (\adder_32bit_0|operator_C_stage_5_12|Go~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100000000110011100000000011001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~1_combout\,
	datab => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~1_combout\,
	datac => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~2_combout\,
	dataf => \adder_32bit_0|operator_C_stage_4_6|ALT_INV_Go~3_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_12|Go~3_combout\);

-- Location: LABCELL_X16_Y4_N6
\adder_32bit_0|o_s[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(26) = ( \adder_32bit_0|operator_C_stage_5_12|Go~3_combout\ & ( !p(26) $ (!a(26) $ (((a(25) & p(25))))) ) ) # ( !\adder_32bit_0|operator_C_stage_5_12|Go~3_combout\ & ( !p(26) $ (!a(26) $ (((p(25)) # (a(25))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110110010010011011011001001001100110110110010010011011011001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(25),
	datab => ALT_INV_p(26),
	datac => ALT_INV_p(25),
	datad => ALT_INV_a(26),
	dataf => \adder_32bit_0|operator_C_stage_5_12|ALT_INV_Go~3_combout\,
	combout => \adder_32bit_0|o_s\(26));

-- Location: FF_X16_Y4_N8
\sigma[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(26),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(26));

-- Location: LABCELL_X17_Y4_N45
\Selector134~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector134~0_combout\ = ( \Selector145~1_combout\ ) # ( !\Selector145~1_combout\ & ( (sigma(26) & \Selector145~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sigma(26),
	datab => \ALT_INV_Selector145~0_combout\,
	dataf => \ALT_INV_Selector145~1_combout\,
	combout => \Selector134~0_combout\);

-- Location: FF_X17_Y4_N46
\a[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector134~0_combout\,
	asdata => \adder_32bit_0|o_s\(26),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(26));

-- Location: LABCELL_X16_Y4_N21
\adder_32bit_0|operator_C_stage_5_14|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\ = ( a(25) & ( (!p(25) & (!p(26) $ (!a(26)))) ) ) # ( !a(25) & ( (p(25) & (!p(26) $ (!a(26)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(25),
	datab => ALT_INV_p(26),
	datad => ALT_INV_a(26),
	dataf => ALT_INV_a(25),
	combout => \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\);

-- Location: LABCELL_X16_Y4_N3
\adder_32bit_0|operator_B_stage_2_13|Po~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_13|Po~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ & ( \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_13|Po~1_combout\);

-- Location: LABCELL_X2_Y4_N45
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & (!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\)))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(1) & 
-- ((!\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) & (!\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & \multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w25\(0) & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_11|cout~combout\ & !\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001011010000000000101101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(1),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w25\(0),
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_11|ALT_INV_cout~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\);

-- Location: LABCELL_X4_Y4_N24
\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\ = ( \multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) $ (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) $ 
-- (((\multiplier_16x16bit_pipelined|reg_layer_2_w26\(1)) # (\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2))))) ) ) # ( !\multiplier_16x16bit_pipelined|reg_layer_2_w26[0]~DUPLICATE_q\ & ( !\multiplier_16x16bit_pipelined|reg_layer_2_w27\(1) $ 
-- (!\multiplier_16x16bit_pipelined|reg_layer_2_w27\(0) $ (((\multiplier_16x16bit_pipelined|reg_layer_2_w26\(2) & \multiplier_16x16bit_pipelined|reg_layer_2_w26\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111011100001000111101110000101111000100001110111100010000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(2),
	datab => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26\(1),
	datac => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(1),
	datad => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w27\(0),
	dataf => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w26[0]~DUPLICATE_q\,
	combout => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\);

-- Location: LABCELL_X4_Y4_N42
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\ = ( \multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ & ( (!\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & 
-- (\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & (\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\))) # (\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ 
-- & (((\multiplier_16x16bit_pipelined|layer_3_full_adder_12|S~combout\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\)) # (\multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_5|cout~combout\ & ( (\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000001010101110000000101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\,
	datab => \multiplier_16x16bit_pipelined|layer_3_full_adder_12|ALT_INV_S~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_cout~combout\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_5|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\);

-- Location: MLABCELL_X8_Y4_N48
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ = ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\) # ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|G~0_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|Go~0_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~4_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011101010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_22|ALT_INV_G~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_1_11|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\);

-- Location: LABCELL_X9_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|o_s[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(29) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\ $ 
-- (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\))) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ 
-- & ( !\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\ $ (((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000011110111100000001111011110000010110101111000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~1_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_13|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~5_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(29));

-- Location: LABCELL_X9_Y5_N54
\Selector99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector99~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(29) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(29) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(29) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(29) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011010101010000000000011011000110111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => ALT_INV_sp(15),
	datac => ALT_INV_kp(15),
	datad => \ALT_INV_err[0][15]~q\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(29),
	combout => \Selector99~0_combout\);

-- Location: FF_X9_Y5_N55
\p[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector99~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(29));

-- Location: LABCELL_X16_Y5_N3
\adder_32bit_0|operator_A_29|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_29|P~combout\ = ( p(29) & ( !a(29) ) ) # ( !p(29) & ( a(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_a(29),
	dataf => ALT_INV_p(29),
	combout => \adder_32bit_0|operator_A_29|P~combout\);

-- Location: MLABCELL_X8_Y5_N21
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\ & ( (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|P~combout\ & 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|P~combout\ & (\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\ & \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Po~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_19|ALT_INV_P~combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_20|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\);

-- Location: MLABCELL_X8_Y5_N12
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\ & ( 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\) # ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|Go~0_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|Go~0_combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Po~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~0_combout\ & 
-- ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|Go~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101111111110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Go~2_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~0_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_3_2|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_3|ALT_INV_Go~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_5|ALT_INV_Po~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\);

-- Location: MLABCELL_X8_Y4_N54
\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\ & 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\))) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|Go~0_combout\ & ( (!\multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|G~0_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|Po~0_combout\) # 
-- ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~1_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|Go~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010000000101010101000000010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_26|ALT_INV_G~0_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_B_stage_2_11|ALT_INV_Go~0_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\);

-- Location: MLABCELL_X8_Y5_N30
\multiplier_16x16bit_pipelined|adder_32bit|o_s[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(27) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\ $ 
-- (((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ & ((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\) # (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\))))) 
-- ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( !\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\ & 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001011010111100000101101011110000000111101111000000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~3_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~1_combout\,
	datac => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~4_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~2_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(27));

-- Location: MLABCELL_X8_Y5_N42
\Selector101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector101~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(27) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(27) & ( (!\p[27]~0_combout\ 
-- & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(27) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(27) & ( (!\p[27]~0_combout\ & (kp(15))) # (\p[27]~0_combout\ & ((sp(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000001111000001010101001100111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(15),
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_err[0][15]~q\,
	datad => \ALT_INV_p[27]~0_combout\,
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(27),
	combout => \Selector101~0_combout\);

-- Location: FF_X8_Y5_N43
\p[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector101~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(27));

-- Location: MLABCELL_X15_Y4_N54
\adder_32bit_0|operator_C_stage_5_13|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_13|Go~0_combout\ = ( \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_11|Po~0_combout\ & ( (\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\ & 
-- (\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ & (\adder_32bit_0|operator_B_stage_2_10|Po~0_combout\ & \adder_32bit_0|operator_B_stage_2_8|Po~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Po~0_combout\,
	datae => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Po~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_13|Go~0_combout\);

-- Location: LABCELL_X12_Y5_N33
\adder_32bit_0|operator_C_stage_5_9|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_7|Po~1_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_5|Go~1_combout\) # ((\adder_32bit_0|operator_C_stage_4_7|Go~0_combout\ & 
-- ((\adder_32bit_0|operator_B_stage_2_4|Go~0_combout\) # (\adder_32bit_0|operator_C_stage_3_3|Go~2_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000001111111111100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_3_3|ALT_INV_Go~2_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_4|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_5|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Po~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\);

-- Location: FF_X17_Y4_N47
\a[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector134~0_combout\,
	asdata => \adder_32bit_0|o_s\(26),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[26]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y4_N18
\adder_32bit_0|operator_B_stage_1_13|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ = ( a(25) & ( (p(25) & (!p(26) $ (!\a[26]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(25),
	datab => ALT_INV_p(26),
	datac => \ALT_INV_a[26]~DUPLICATE_q\,
	dataf => ALT_INV_a(25),
	combout => \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\);

-- Location: LABCELL_X16_Y4_N51
\adder_32bit_0|operator_A_26|G~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_26|G~0_combout\ = ( \a[26]~DUPLICATE_q\ & ( p(26) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_p(26),
	dataf => \ALT_INV_a[26]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_A_26|G~0_combout\);

-- Location: LABCELL_X12_Y4_N12
\adder_32bit_0|operator_B_stage_2_13|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_13|Go~0_combout\ = ( \p[23]~DUPLICATE_q\ & ( (!a(24) & (\a[23]~DUPLICATE_q\ & p(24))) # (a(24) & ((p(24)) # (\a[23]~DUPLICATE_q\))) ) ) # ( !\p[23]~DUPLICATE_q\ & ( (a(24) & p(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001111110000001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_a(24),
	datac => \ALT_INV_a[23]~DUPLICATE_q\,
	datad => ALT_INV_p(24),
	dataf => \ALT_INV_p[23]~DUPLICATE_q\,
	combout => \adder_32bit_0|operator_B_stage_2_13|Go~0_combout\);

-- Location: LABCELL_X16_Y4_N57
\adder_32bit_0|operator_B_stage_2_13|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_2_13|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & (!\adder_32bit_0|operator_A_26|G~0_combout\ & 
-- !\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\)) ) ) # ( !\adder_32bit_0|operator_B_stage_2_13|Go~0_combout\ & ( (!\adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & !\adder_32bit_0|operator_A_26|G~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_1_13|ALT_INV_Go~0_combout\,
	datac => \adder_32bit_0|operator_A_26|ALT_INV_G~0_combout\,
	datad => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\);

-- Location: LABCELL_X16_Y4_N36
\adder_32bit_0|operator_C_stage_5_13|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ = ( \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_13|Po~1_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & ( \adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_13|Po~1_combout\ & 
-- \adder_32bit_0|operator_B_stage_2_13|Go~1_combout\) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ & ( (\adder_32bit_0|operator_B_stage_2_13|Go~1_combout\ & 
-- ((!\adder_32bit_0|operator_B_stage_2_13|Po~1_combout\) # ((\adder_32bit_0|operator_B_stage_2_11|Go~1_combout\ & \adder_32bit_0|operator_B_stage_2_7|Go~1_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_5_15|Go~4_combout\ & ( (\adder_32bit_0|operator_B_stage_2_13|Go~1_combout\ & ((!\adder_32bit_0|operator_B_stage_2_13|Po~1_combout\) # (\adder_32bit_0|operator_B_stage_2_11|Go~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010111011000000001010101100000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~1_combout\,
	datab => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~1_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_7|ALT_INV_Go~1_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~4_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\);

-- Location: LABCELL_X16_Y5_N30
\adder_32bit_0|o_s[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(27) = ( \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !p(27) $ (!a(27) $ (\adder_32bit_0|operator_C_stage_5_13|Go~0_combout\)) ) ) ) # ( 
-- !\adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !p(27) $ (!a(27)) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !p(27) 
-- $ (a(27)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !p(27) $ (a(27)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101100110011001100110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(27),
	datab => ALT_INV_a(27),
	datac => \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|o_s\(27));

-- Location: FF_X16_Y5_N32
\sigma[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(27),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(27));

-- Location: LABCELL_X13_Y5_N36
\Selector133~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector133~0_combout\ = ( \Selector145~0_combout\ & ( (\Selector145~1_combout\) # (sigma(27)) ) ) # ( !\Selector145~0_combout\ & ( \Selector145~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sigma(27),
	datac => \ALT_INV_Selector145~1_combout\,
	dataf => \ALT_INV_Selector145~0_combout\,
	combout => \Selector133~0_combout\);

-- Location: FF_X13_Y5_N37
\a[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector133~0_combout\,
	asdata => \adder_32bit_0|o_s\(27),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(27));

-- Location: LABCELL_X1_Y4_N15
\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ = ( !\multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( \multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ ) ) # ( \multiplier_16x16bit_pipelined|reg_layer_2_w28~q\ & ( 
-- !\multiplier_16x16bit_pipelined|layer_4_full_adder_6|cout~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \multiplier_16x16bit_pipelined|ALT_INV_reg_layer_2_w28~q\,
	dataf => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_cout~combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\);

-- Location: MLABCELL_X8_Y4_N12
\multiplier_16x16bit_pipelined|adder_32bit|o_s[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(28) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\) # ((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ & 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( 
-- \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\) # 
-- ((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\)))) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ 
-- & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\) # 
-- (\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~2_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|P~combout\ $ (((!\multiplier_16x16bit_pipelined|layer_4_full_adder_6|S~combout\) # 
-- ((\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~4_combout\ & !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|Go~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001110011100001100111001100100110011100111000011001110011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~4_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_28|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~3_combout\,
	datad => \multiplier_16x16bit_pipelined|layer_4_full_adder_6|ALT_INV_S~combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~2_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_13|ALT_INV_Go~1_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(28));

-- Location: MLABCELL_X8_Y4_N24
\Selector100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector100~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(28) & ( (!\p[27]~0_combout\) # (!\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(28) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(28) & ( (\p[27]~0_combout\ & !\err[0][15]~q\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(28) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111010001000100010000000101101011111110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_p[27]~0_combout\,
	datab => \ALT_INV_err[0][15]~q\,
	datac => ALT_INV_sp(15),
	datad => ALT_INV_kp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(28),
	combout => \Selector100~0_combout\);

-- Location: FF_X8_Y4_N25
\p[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector100~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(28));

-- Location: LABCELL_X13_Y5_N15
\adder_32bit_0|operator_A_28|P\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_A_28|P~combout\ = ( p(28) & ( !\a[28]~DUPLICATE_q\ ) ) # ( !p(28) & ( \a[28]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_a[28]~DUPLICATE_q\,
	dataf => ALT_INV_p(28),
	combout => \adder_32bit_0|operator_A_28|P~combout\);

-- Location: LABCELL_X16_Y5_N18
\adder_32bit_0|o_s[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(28) = ( \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !\adder_32bit_0|operator_A_28|P~combout\ $ (((!p(27) & ((!a(27)) # 
-- (!\adder_32bit_0|operator_C_stage_5_13|Go~0_combout\))) # (p(27) & (!a(27) & !\adder_32bit_0|operator_C_stage_5_13|Go~0_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( 
-- !\adder_32bit_0|operator_A_28|P~combout\ $ (((!p(27)) # (!a(27)))) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !\adder_32bit_0|operator_A_28|P~combout\ $ (((!p(27) & !a(27)))) ) ) 
-- ) # ( !\adder_32bit_0|operator_C_stage_5_9|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_13|Go~1_combout\ & ( !\adder_32bit_0|operator_A_28|P~combout\ $ (((!p(27) & !a(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011110001000011101111000100000010001111011100001011111101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(27),
	datab => ALT_INV_a(27),
	datac => \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_A_28|ALT_INV_P~combout\,
	datae => \adder_32bit_0|operator_C_stage_5_9|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_13|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|o_s\(28));

-- Location: FF_X16_Y5_N20
\sigma[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(28),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(28));

-- Location: LABCELL_X13_Y5_N0
\Selector132~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector132~0_combout\ = ( \Selector145~0_combout\ & ( (sigma(28)) # (\Selector145~1_combout\) ) ) # ( !\Selector145~0_combout\ & ( \Selector145~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~1_combout\,
	datac => ALT_INV_sigma(28),
	dataf => \ALT_INV_Selector145~0_combout\,
	combout => \Selector132~0_combout\);

-- Location: FF_X13_Y5_N2
\a[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector132~0_combout\,
	asdata => \adder_32bit_0|o_s\(28),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[28]~DUPLICATE_q\);

-- Location: FF_X13_Y5_N38
\a[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector133~0_combout\,
	asdata => \adder_32bit_0|o_s\(27),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[27]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y5_N39
\adder_32bit_0|operator_B_stage_1_14|Po\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_B_stage_1_14|Po~combout\ = ( p(28) & ( (!\a[28]~DUPLICATE_q\ & (!p(27) $ (!\a[27]~DUPLICATE_q\))) ) ) # ( !p(28) & ( (\a[28]~DUPLICATE_q\ & (!p(27) $ (!\a[27]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[28]~DUPLICATE_q\,
	datac => ALT_INV_p(27),
	datad => \ALT_INV_a[27]~DUPLICATE_q\,
	dataf => ALT_INV_p(28),
	combout => \adder_32bit_0|operator_B_stage_1_14|Po~combout\);

-- Location: FF_X13_Y5_N1
\a[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector132~0_combout\,
	asdata => \adder_32bit_0|o_s\(28),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(28));

-- Location: LABCELL_X13_Y5_N42
\adder_32bit_0|operator_C_stage_5_14|Go~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ = ( \adder_32bit_0|operator_A_26|G~0_combout\ & ( \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & ( (!a(28) & ((!p(28)) # ((!\a[27]~DUPLICATE_q\ & !p(27))))) # (a(28) & (!\a[27]~DUPLICATE_q\ & 
-- (!p(28) & !p(27)))) ) ) ) # ( !\adder_32bit_0|operator_A_26|G~0_combout\ & ( \adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & ( (!a(28) & ((!p(28)) # ((!\a[27]~DUPLICATE_q\ & !p(27))))) # (a(28) & (!\a[27]~DUPLICATE_q\ & (!p(28) & !p(27)))) ) ) ) # ( 
-- \adder_32bit_0|operator_A_26|G~0_combout\ & ( !\adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & ( (!a(28) & ((!p(28)) # ((!\a[27]~DUPLICATE_q\ & !p(27))))) # (a(28) & (!\a[27]~DUPLICATE_q\ & (!p(28) & !p(27)))) ) ) ) # ( 
-- !\adder_32bit_0|operator_A_26|G~0_combout\ & ( !\adder_32bit_0|operator_B_stage_1_13|Go~0_combout\ & ( (!a(28) & ((!\a[27]~DUPLICATE_q\) # ((!p(28)) # (!p(27))))) # (a(28) & (!p(28) & ((!\a[27]~DUPLICATE_q\) # (!p(27))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011101000111010001100000011101000110000001110100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[27]~DUPLICATE_q\,
	datab => ALT_INV_a(28),
	datac => ALT_INV_p(28),
	datad => ALT_INV_p(27),
	datae => \adder_32bit_0|operator_A_26|ALT_INV_G~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_1_13|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_14|Go~2_combout\);

-- Location: LABCELL_X13_Y5_N33
\adder_32bit_0|operator_C_stage_5_14|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\ = ( \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( (\adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ & 
-- ((!\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\) # (!\adder_32bit_0|operator_B_stage_1_14|Po~combout\))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ & ( \adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( 
-- (\adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ & ((!\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\) # ((!\adder_32bit_0|operator_B_stage_1_14|Po~combout\) # (!\adder_32bit_0|operator_B_stage_2_12|Go~0_combout\)))) ) ) ) # ( 
-- \adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( (\adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ & ((!\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\) # 
-- ((!\adder_32bit_0|operator_B_stage_1_14|Po~combout\) # (!\adder_32bit_0|operator_B_stage_2_12|Go~0_combout\)))) ) ) ) # ( !\adder_32bit_0|operator_B_stage_2_10|Go~0_combout\ & ( !\adder_32bit_0|operator_B_stage_2_12|Po~1_combout\ & ( 
-- (\adder_32bit_0|operator_C_stage_5_14|Go~2_combout\ & ((!\adder_32bit_0|operator_C_stage_5_14|Go~0_combout\) # ((!\adder_32bit_0|operator_B_stage_1_14|Po~combout\) # (!\adder_32bit_0|operator_B_stage_2_12|Go~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001110000011110000111000001111000011100000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	datab => \adder_32bit_0|operator_B_stage_1_14|ALT_INV_Po~combout\,
	datac => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~2_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\);

-- Location: LABCELL_X13_Y5_N3
\adder_32bit_0|operator_C_stage_5_14|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ = ( \adder_32bit_0|operator_C_stage_5_14|Go~0_combout\ & ( (\adder_32bit_0|operator_B_stage_2_12|Po~0_combout\ & (\adder_32bit_0|operator_B_stage_1_14|Po~combout\ & 
-- \adder_32bit_0|operator_B_stage_2_13|Po~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_B_stage_2_12|ALT_INV_Po~0_combout\,
	datac => \adder_32bit_0|operator_B_stage_1_14|ALT_INV_Po~combout\,
	datad => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\);

-- Location: LABCELL_X16_Y5_N54
\adder_32bit_0|o_s[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(29) = ( \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_A_29|P~combout\ $ (((!\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\ & 
-- \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_A_29|P~combout\ $ 
-- (\adder_32bit_0|operator_C_stage_5_14|Go~3_combout\) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_A_29|P~combout\ $ 
-- (((\adder_32bit_0|operator_C_stage_5_14|Go~3_combout\ & ((!\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\) # (!\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\))))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\ & ( !\adder_32bit_0|operator_A_29|P~combout\ $ (\adder_32bit_0|operator_C_stage_5_14|Go~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010110100101101001011010011010100101101001011010011010100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_A_29|ALT_INV_P~combout\,
	datab => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\,
	datac => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	combout => \adder_32bit_0|o_s\(29));

-- Location: FF_X16_Y5_N56
\sigma[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(29),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(29));

-- Location: LABCELL_X13_Y5_N12
\Selector131~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector131~0_combout\ = ( \Selector145~0_combout\ & ( (sigma(29)) # (\Selector145~1_combout\) ) ) # ( !\Selector145~0_combout\ & ( \Selector145~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~1_combout\,
	datac => ALT_INV_sigma(29),
	dataf => \ALT_INV_Selector145~0_combout\,
	combout => \Selector131~0_combout\);

-- Location: FF_X13_Y5_N13
\a[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector131~0_combout\,
	asdata => \adder_32bit_0|o_s\(29),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(29));

-- Location: LABCELL_X9_Y4_N36
\multiplier_16x16bit_pipelined|adder_32bit|o_s[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \multiplier_16x16bit_pipelined|adder_32bit|o_s\(30) = ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\) # (!\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\))) ) ) ) # ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ $ 
-- (!\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\) ) ) ) # ( \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ $ (((!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~1_combout\) # ((!\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\) # 
-- (!\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~2_combout\)))) ) ) ) # ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~5_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|Go~3_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|P~combout\ $ (!\multiplier_16x16bit_pipelined|layer_3_full_adder_13|S~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001100110011011000111100001111000011011000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~1_combout\,
	datab => \multiplier_16x16bit_pipelined|adder_32bit|operator_A_30|ALT_INV_P~combout\,
	datac => \multiplier_16x16bit_pipelined|layer_3_full_adder_13|ALT_INV_S~combout\,
	datad => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~2_combout\,
	datae => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~5_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	combout => \multiplier_16x16bit_pipelined|adder_32bit|o_s\(30));

-- Location: LABCELL_X9_Y4_N0
\Selector98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector98~0_combout\ = ( \p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(30) & ( (!\err[0][15]~q\) # (!\p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( \multiplier_16x16bit_pipelined|adder_32bit|o_s\(30) & ( (!\p[27]~0_combout\ 
-- & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) ) # ( \p[27]~1_combout\ & ( !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(30) & ( (!\err[0][15]~q\ & \p[27]~0_combout\) ) ) ) # ( !\p[27]~1_combout\ & ( 
-- !\multiplier_16x16bit_pipelined|adder_32bit|o_s\(30) & ( (!\p[27]~0_combout\ & ((kp(15)))) # (\p[27]~0_combout\ & (sp(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000010100000101000000011111100111111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][15]~q\,
	datab => ALT_INV_sp(15),
	datac => \ALT_INV_p[27]~0_combout\,
	datad => ALT_INV_kp(15),
	datae => \ALT_INV_p[27]~1_combout\,
	dataf => \multiplier_16x16bit_pipelined|adder_32bit|ALT_INV_o_s\(30),
	combout => \Selector98~0_combout\);

-- Location: FF_X9_Y4_N1
\p[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector98~0_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => p(30));

-- Location: LABCELL_X13_Y5_N54
\adder_32bit_0|operator_C_stage_5_14|Go~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_14|Go~4_combout\ = ( \adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\ & ( (!\adder_32bit_0|operator_B_stage_2_10|Po~1_combout\) # 
-- ((!\adder_32bit_0|operator_B_stage_2_8|Go~0_combout\ & !\adder_32bit_0|operator_C_stage_5_8|Go~0_combout\)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_14|Go~1_combout\ & ( \adder_32bit_0|operator_C_stage_5_14|Go~3_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_B_stage_2_10|ALT_INV_Po~1_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_8|ALT_INV_Go~0_combout\,
	datad => \adder_32bit_0|operator_C_stage_5_8|ALT_INV_Go~0_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~3_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_14|Go~4_combout\);

-- Location: LABCELL_X16_Y5_N0
\adder_32bit_0|o_s[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(30) = ( \adder_32bit_0|operator_C_stage_5_14|Go~4_combout\ & ( !p(30) $ (!a(30) $ (((a(29) & p(29))))) ) ) # ( !\adder_32bit_0|operator_C_stage_5_14|Go~4_combout\ & ( !p(30) $ (!a(30) $ (((p(29)) # (a(29))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111100010000111011110001000011100011110111000010001111011100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(29),
	datab => ALT_INV_p(29),
	datac => ALT_INV_p(30),
	datad => ALT_INV_a(30),
	dataf => \adder_32bit_0|operator_C_stage_5_14|ALT_INV_Go~4_combout\,
	combout => \adder_32bit_0|o_s\(30));

-- Location: FF_X16_Y5_N2
\sigma[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(30),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(30));

-- Location: LABCELL_X13_Y5_N51
\Selector130~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector130~0_combout\ = ( \Selector145~0_combout\ & ( (sigma(30)) # (\Selector145~1_combout\) ) ) # ( !\Selector145~0_combout\ & ( \Selector145~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~1_combout\,
	datac => ALT_INV_sigma(30),
	dataf => \ALT_INV_Selector145~0_combout\,
	combout => \Selector130~0_combout\);

-- Location: FF_X13_Y5_N53
\a[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector130~0_combout\,
	asdata => \adder_32bit_0|o_s\(30),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(30));

-- Location: FF_X13_Y5_N14
\a[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector131~0_combout\,
	asdata => \adder_32bit_0|o_s\(29),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \a[29]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y5_N27
\adder_32bit_0|operator_C_stage_5_15|Go~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\ = ( p(30) & ( (!a(30) & (!\a[29]~DUPLICATE_q\ $ (!p(29)))) ) ) # ( !p(30) & ( (a(30) & (!\a[29]~DUPLICATE_q\ $ (!p(29)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000001010101000000000101010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_a(30),
	datac => \ALT_INV_a[29]~DUPLICATE_q\,
	datad => ALT_INV_p(29),
	dataf => ALT_INV_p(30),
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\);

-- Location: MLABCELL_X15_Y4_N33
\adder_32bit_0|operator_C_stage_5_15|Go~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\ = ( \adder_32bit_0|operator_B_stage_1_14|Po~combout\ & ( \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_B_stage_1_14|ALT_INV_Po~combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\);

-- Location: MLABCELL_X15_Y4_N48
\adder_32bit_0|operator_C_stage_5_15|Go~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ = ( \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\ & ( (\adder_32bit_0|operator_C_stage_5_15|Go~2_combout\ & \adder_32bit_0|operator_B_stage_2_13|Po~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~2_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~1_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\);

-- Location: LABCELL_X13_Y5_N24
\adder_32bit_0|operator_C_stage_5_15|Go~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~5_combout\ = ( p(30) & ( ((\a[29]~DUPLICATE_q\ & p(29))) # (a(30)) ) ) # ( !p(30) & ( (\a[29]~DUPLICATE_q\ & (a(30) & p(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_a[29]~DUPLICATE_q\,
	datac => ALT_INV_a(30),
	datad => ALT_INV_p(29),
	dataf => ALT_INV_p(30),
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~5_combout\);

-- Location: LABCELL_X13_Y5_N18
\adder_32bit_0|operator_C_stage_5_15|Go~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\ = ( \adder_32bit_0|operator_C_stage_5_15|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~5_combout\ & ( (!p(28) & ((!\a[27]~DUPLICATE_q\) # ((!p(27)) # (!a(28))))) # (p(28) & (!a(28) & 
-- ((!\a[27]~DUPLICATE_q\) # (!p(27))))) ) ) ) # ( !\adder_32bit_0|operator_C_stage_5_15|Go~0_combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~5_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101110000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_a[27]~DUPLICATE_q\,
	datab => ALT_INV_p(27),
	datac => ALT_INV_p(28),
	datad => ALT_INV_a(28),
	datae => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~0_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~5_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\);

-- Location: MLABCELL_X15_Y4_N18
\adder_32bit_0|operator_C_stage_5_15|Go~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ = ( \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\ & ( \adder_32bit_0|operator_C_stage_5_15|Go~1_combout\ & ( (\adder_32bit_0|operator_B_stage_2_13|Go~1_combout\ & 
-- ((!\adder_32bit_0|operator_B_stage_2_13|Po~1_combout\) # ((\adder_32bit_0|operator_B_stage_2_11|Go~1_combout\ & !\adder_32bit_0|operator_C_stage_5_15|Go~4_combout\)))) ) ) ) # ( \adder_32bit_0|operator_C_stage_5_15|Go~6_combout\ & ( 
-- !\adder_32bit_0|operator_C_stage_5_15|Go~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \adder_32bit_0|operator_B_stage_2_11|ALT_INV_Go~1_combout\,
	datab => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~4_combout\,
	datac => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Po~1_combout\,
	datad => \adder_32bit_0|operator_B_stage_2_13|ALT_INV_Go~1_combout\,
	datae => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~6_combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~1_combout\,
	combout => \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\);

-- Location: MLABCELL_X15_Y4_N24
\adder_32bit_0|o_s[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \adder_32bit_0|o_s\(31) = ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ & ( !p(31) $ (!a(31)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( 
-- \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ & ( !p(31) $ (!a(31) $ (\adder_32bit_0|operator_C_stage_5_15|Go~3_combout\)) ) ) ) # ( \adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ & ( !p(31) $ 
-- (a(31)) ) ) ) # ( !\adder_32bit_0|operator_C_stage_4_7|Go~combout\ & ( !\adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ & ( !p(31) $ (a(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100101101001011010010110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(31),
	datab => ALT_INV_a(31),
	datac => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~3_combout\,
	datae => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~7_combout\,
	combout => \adder_32bit_0|o_s\(31));

-- Location: FF_X15_Y4_N26
\sigma[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \adder_32bit_0|o_s\(31),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sigma(31));

-- Location: LABCELL_X17_Y4_N48
\Selector129~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector129~0_combout\ = ((\Selector145~0_combout\ & sigma(31))) # (\Selector145~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector145~0_combout\,
	datab => \ALT_INV_Selector145~1_combout\,
	datac => ALT_INV_sigma(31),
	combout => \Selector129~0_combout\);

-- Location: FF_X17_Y4_N50
\a[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector129~0_combout\,
	asdata => \adder_32bit_0|o_s\(31),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sload => \a~0_combout\,
	ena => \WideOr11~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(31));

-- Location: MLABCELL_X15_Y4_N36
\of~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \of~2_combout\ = ( \of\(4) & ( \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ ) ) # ( !\of\(4) & ( \adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ & ( (!p(31) & (!a(31) & ((!\adder_32bit_0|operator_C_stage_5_15|Go~7_combout\) # 
-- (!\adder_32bit_0|operator_C_stage_4_7|Go~combout\)))) # (p(31) & (a(31) & (\adder_32bit_0|operator_C_stage_5_15|Go~7_combout\ & \adder_32bit_0|operator_C_stage_4_7|Go~combout\))) ) ) ) # ( \of\(4) & ( !\adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ ) 
-- ) # ( !\of\(4) & ( !\adder_32bit_0|operator_C_stage_5_15|Go~3_combout\ & ( (!p(31) & (!a(31) & !\adder_32bit_0|operator_C_stage_5_15|Go~7_combout\)) # (p(31) & (a(31) & \adder_32bit_0|operator_C_stage_5_15|Go~7_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000110000001111111111111111110001000100000011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_p(31),
	datab => ALT_INV_a(31),
	datac => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~7_combout\,
	datad => \adder_32bit_0|operator_C_stage_4_7|ALT_INV_Go~combout\,
	datae => ALT_INV_of(4),
	dataf => \adder_32bit_0|operator_C_stage_5_15|ALT_INV_Go~3_combout\,
	combout => \of~2_combout\);

-- Location: FF_X15_Y4_N38
\of[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \of~2_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.0010000000~q\,
	ena => \sigma[22]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \of\(4));

-- Location: MLABCELL_X15_Y4_N12
\Selector77~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector77~1_combout\ = ( \of\(4) & ( \adder_32bit_0|o_s\(31) & ( ((!a(31) & (!p(31) & !\Selector77~0_combout\))) # (\state_1.0010000000~q\) ) ) ) # ( !\of\(4) & ( \adder_32bit_0|o_s\(31) & ( (!a(31) & (!p(31) & ((!\Selector77~0_combout\) # 
-- (\state_1.0010000000~q\)))) ) ) ) # ( \of\(4) & ( !\adder_32bit_0|o_s\(31) & ( ((a(31) & (p(31) & !\Selector77~0_combout\))) # (\state_1.0010000000~q\) ) ) ) # ( !\of\(4) & ( !\adder_32bit_0|o_s\(31) & ( (a(31) & (p(31) & ((!\Selector77~0_combout\) # 
-- (\state_1.0010000000~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000001010101110101010111000000010000001101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_state_1.0010000000~q\,
	datab => ALT_INV_a(31),
	datac => ALT_INV_p(31),
	datad => \ALT_INV_Selector77~0_combout\,
	datae => ALT_INV_of(4),
	dataf => \adder_32bit_0|ALT_INV_o_s\(31),
	combout => \Selector77~1_combout\);

-- Location: MLABCELL_X15_Y4_N42
\Selector77~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector77~2_combout\ = ( !\state_1.0000000001~q\ & ( ((\of\(3) & ((!\Selector77~0_combout\) # ((!\of~0_combout\) # (\update_kpd~0_combout\))))) # (\Selector77~1_combout\) ) ) # ( \state_1.0000000001~q\ & ( (((\of\(3) & ((!\Selector77~0_combout\) # 
-- (!\state_1.0010000000~q\)))) # (\Selector77~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101000101010101000101010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_of(3),
	datab => \ALT_INV_Selector77~0_combout\,
	datac => \ALT_INV_state_1.0010000000~q\,
	datad => \ALT_INV_of~0_combout\,
	datae => \ALT_INV_state_1.0000000001~q\,
	dataf => \ALT_INV_Selector77~1_combout\,
	datag => \ALT_INV_update_kpd~0_combout\,
	combout => \Selector77~2_combout\);

-- Location: FF_X15_Y4_N44
\of[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \Selector77~2_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \of\(3));

-- Location: LABCELL_X13_Y6_N24
\un[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \un[3]~feeder_combout\ = ( \adder_32bit_0|o_s\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(3),
	combout => \un[3]~feeder_combout\);

-- Location: FF_X13_Y6_N26
\un[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \un[3]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(3));

-- Location: LABCELL_X16_Y6_N12
\o_wb_data~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~17_combout\ = ( sigma(3) & ( !\i_wb_adr[4]~input_o\ & ( (!\i_wb_adr[3]~input_o\ & (((un(3)) # (\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & (\of\(3) & (!\i_wb_adr[2]~input_o\))) ) ) ) # ( !sigma(3) & ( !\i_wb_adr[4]~input_o\ & ( 
-- (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & ((un(3)))) # (\i_wb_adr[3]~input_o\ & (\of\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => ALT_INV_of(3),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => ALT_INV_un(3),
	datae => ALT_INV_sigma(3),
	dataf => \ALT_INV_i_wb_adr[4]~input_o\,
	combout => \o_wb_data~17_combout\);

-- Location: LABCELL_X12_Y6_N0
\o_wb_data~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~15_combout\ = ( kpd(3) & ( \err[1][3]~q\ & ( ((!\i_wb_adr[3]~input_o\ & ((pv(3)))) # (\i_wb_adr[3]~input_o\ & (\err[0][3]~q\))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(3) & ( \err[1][3]~q\ & ( (!\i_wb_adr[3]~input_o\ & (((pv(3) & 
-- !\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)) # (\err[0][3]~q\))) ) ) ) # ( kpd(3) & ( !\err[1][3]~q\ & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\) # (pv(3))))) # (\i_wb_adr[3]~input_o\ & (\err[0][3]~q\ & 
-- ((!\i_wb_adr[2]~input_o\)))) ) ) ) # ( !kpd(3) & ( !\err[1][3]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & ((pv(3)))) # (\i_wb_adr[3]~input_o\ & (\err[0][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_err[0][3]~q\,
	datac => ALT_INV_pv(3),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_kpd(3),
	dataf => \ALT_INV_err[1][3]~q\,
	combout => \o_wb_data~15_combout\);

-- Location: MLABCELL_X15_Y6_N33
\o_wb_data~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~18_combout\ = ( \o_wb_data~15_combout\ & ( (!\o_wb_data~2_combout\ & (\o_wb_data~3_combout\ & (\o_wb_data~16_combout\))) # (\o_wb_data~2_combout\ & ((!\o_wb_data~3_combout\) # ((\o_wb_data~17_combout\)))) ) ) # ( !\o_wb_data~15_combout\ & ( 
-- (\o_wb_data~3_combout\ & ((!\o_wb_data~2_combout\ & (\o_wb_data~16_combout\)) # (\o_wb_data~2_combout\ & ((\o_wb_data~17_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011100000010000100110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~2_combout\,
	datab => \ALT_INV_o_wb_data~3_combout\,
	datac => \ALT_INV_o_wb_data~16_combout\,
	datad => \ALT_INV_o_wb_data~17_combout\,
	datae => \ALT_INV_o_wb_data~15_combout\,
	combout => \o_wb_data~18_combout\);

-- Location: MLABCELL_X6_Y2_N57
\o_wb_data~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~20_combout\ = ( sp(4) & ( \i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (kd(4)) ) ) ) # ( !sp(4) & ( \i_wb_adr[3]~input_o\ & ( (kd(4) & !\i_wb_adr[2]~input_o\) ) ) ) # ( sp(4) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & 
-- ((kp(4)))) # (\i_wb_adr[2]~input_o\ & (ki(4))) ) ) ) # ( !sp(4) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((kp(4)))) # (\i_wb_adr[2]~input_o\ & (ki(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(4),
	datab => ALT_INV_ki(4),
	datac => ALT_INV_kp(4),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(4),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~20_combout\);

-- Location: LABCELL_X13_Y6_N18
\un[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \un[4]~feeder_combout\ = ( \adder_32bit_0|o_s\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \adder_32bit_0|ALT_INV_o_s\(4),
	combout => \un[4]~feeder_combout\);

-- Location: FF_X13_Y6_N20
\un[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \un[4]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(4));

-- Location: LABCELL_X16_Y6_N30
\o_wb_data~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~21_combout\ = ( sigma(4) & ( !\i_wb_adr[4]~input_o\ & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)) # (un(4)))) # (\i_wb_adr[3]~input_o\ & (((\of\(4) & !\i_wb_adr[2]~input_o\)))) ) ) ) # ( !sigma(4) & ( !\i_wb_adr[4]~input_o\ & ( 
-- (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (un(4))) # (\i_wb_adr[3]~input_o\ & ((\of\(4)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => ALT_INV_un(4),
	datac => ALT_INV_of(4),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sigma(4),
	dataf => \ALT_INV_i_wb_adr[4]~input_o\,
	combout => \o_wb_data~21_combout\);

-- Location: LABCELL_X12_Y6_N24
\o_wb_data~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~19_combout\ = ( kpd(4) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][4]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][4]~q\)) ) ) ) # ( !kpd(4) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][4]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][4]~q\)) ) ) ) # ( kpd(4) & ( !\i_wb_adr[3]~input_o\ & ( (pv(4)) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(4) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & pv(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[1][4]~q\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_pv(4),
	datad => \ALT_INV_err[0][4]~q\,
	datae => ALT_INV_kpd(4),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~19_combout\);

-- Location: LABCELL_X13_Y6_N42
\o_wb_data~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~22_combout\ = ( \o_wb_data~19_combout\ & ( \o_wb_data~3_combout\ & ( (!\o_wb_data~2_combout\ & (\o_wb_data~20_combout\)) # (\o_wb_data~2_combout\ & ((\o_wb_data~21_combout\))) ) ) ) # ( !\o_wb_data~19_combout\ & ( \o_wb_data~3_combout\ & ( 
-- (!\o_wb_data~2_combout\ & (\o_wb_data~20_combout\)) # (\o_wb_data~2_combout\ & ((\o_wb_data~21_combout\))) ) ) ) # ( \o_wb_data~19_combout\ & ( !\o_wb_data~3_combout\ & ( \o_wb_data~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~20_combout\,
	datab => \ALT_INV_o_wb_data~2_combout\,
	datac => \ALT_INV_o_wb_data~21_combout\,
	datae => \ALT_INV_o_wb_data~19_combout\,
	dataf => \ALT_INV_o_wb_data~3_combout\,
	combout => \o_wb_data~22_combout\);

-- Location: LABCELL_X12_Y2_N36
\o_wb_data~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~27_combout\ = ( sp(5) & ( kp(5) & ( (!\i_wb_adr[3]~input_o\ & (((!\i_wb_adr[2]~input_o\) # (ki(5))))) # (\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)) # (kd(5)))) ) ) ) # ( !sp(5) & ( kp(5) & ( (!\i_wb_adr[3]~input_o\ & 
-- (((!\i_wb_adr[2]~input_o\) # (ki(5))))) # (\i_wb_adr[3]~input_o\ & (kd(5) & ((!\i_wb_adr[2]~input_o\)))) ) ) ) # ( sp(5) & ( !kp(5) & ( (!\i_wb_adr[3]~input_o\ & (((ki(5) & \i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)) # 
-- (kd(5)))) ) ) ) # ( !sp(5) & ( !kp(5) & ( (!\i_wb_adr[3]~input_o\ & (((ki(5) & \i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & (kd(5) & ((!\i_wb_adr[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => ALT_INV_kd(5),
	datac => ALT_INV_ki(5),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(5),
	dataf => ALT_INV_kp(5),
	combout => \o_wb_data~27_combout\);

-- Location: LABCELL_X16_Y3_N39
\o_wb_data~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~26_combout\ = ( \i_wb_adr[5]~input_o\ & ( (!\i_wb_adr[3]~input_o\ & (\i_wb_adr[2]~input_o\ & !\i_wb_adr[4]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \o_wb_data~26_combout\);

-- Location: MLABCELL_X15_Y6_N0
\o_wb_data~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~28_combout\ = ( sigma(5) & ( \o_wb_data~26_combout\ & ( (\Equal0~0_combout\ & \Equal0~1_combout\) ) ) ) # ( sigma(5) & ( !\o_wb_data~26_combout\ & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & (\o_wb_data~27_combout\ & \o_wb_data~1_combout\))) 
-- ) ) ) # ( !sigma(5) & ( !\o_wb_data~26_combout\ & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & (\o_wb_data~27_combout\ & \o_wb_data~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_o_wb_data~27_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => ALT_INV_sigma(5),
	dataf => \ALT_INV_o_wb_data~26_combout\,
	combout => \o_wb_data~28_combout\);

-- Location: LABCELL_X16_Y3_N36
\o_wb_data~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~23_combout\ = ( \i_wb_adr[5]~input_o\ & ( ((!\i_wb_adr[2]~input_o\) # (\i_wb_adr[4]~input_o\)) # (\i_wb_adr[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110101111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_i_wb_adr[4]~input_o\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \o_wb_data~23_combout\);

-- Location: LABCELL_X16_Y3_N18
\o_wb_data~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~25_combout\ = ( \Equal0~1_combout\ & ( \i_wb_adr[5]~input_o\ & ( (\Equal0~0_combout\ & (!\i_wb_adr[4]~input_o\ & (!\i_wb_adr[3]~input_o\ & !\i_wb_adr[2]~input_o\))) ) ) ) # ( \Equal0~1_combout\ & ( !\i_wb_adr[5]~input_o\ & ( (\Equal0~0_combout\ 
-- & \i_wb_adr[4]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_i_wb_adr[4]~input_o\,
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_i_wb_adr[5]~input_o\,
	combout => \o_wb_data~25_combout\);

-- Location: FF_X18_Y4_N49
\un[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(5),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(5));

-- Location: LABCELL_X11_Y3_N6
\o_wb_data~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~24_combout\ = ( kpd(5) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & (\err[0][5]~q\)) # (\i_wb_adr[2]~input_o\ & ((\err[1][5]~q\))) ) ) ) # ( !kpd(5) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & (\err[0][5]~q\)) # 
-- (\i_wb_adr[2]~input_o\ & ((\err[1][5]~q\))) ) ) ) # ( kpd(5) & ( !\i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (pv(5)) ) ) ) # ( !kpd(5) & ( !\i_wb_adr[3]~input_o\ & ( (pv(5) & !\i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][5]~q\,
	datab => \ALT_INV_err[1][5]~q\,
	datac => ALT_INV_pv(5),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_kpd(5),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~24_combout\);

-- Location: LABCELL_X18_Y4_N48
\o_wb_data~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~29_combout\ = ( un(5) & ( \o_wb_data~24_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~28_combout\) ) ) ) # ( !un(5) & ( \o_wb_data~24_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~28_combout\) ) ) ) # ( 
-- un(5) & ( !\o_wb_data~24_combout\ & ( ((\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~28_combout\) ) ) ) # ( !un(5) & ( !\o_wb_data~24_combout\ & ( \o_wb_data~28_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101111101010101111101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~28_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(5),
	dataf => \ALT_INV_o_wb_data~24_combout\,
	combout => \o_wb_data~29_combout\);

-- Location: LABCELL_X12_Y5_N39
\o_wb_data~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~30_combout\ = ( kpd(6) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][6]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][6]~q\)) ) ) ) # ( !kpd(6) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][6]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][6]~q\)) ) ) ) # ( kpd(6) & ( !\i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (pv(6)) ) ) ) # ( !kpd(6) & ( !\i_wb_adr[3]~input_o\ & ( (pv(6) & !\i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[1][6]~q\,
	datab => ALT_INV_pv(6),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_err[0][6]~q\,
	datae => ALT_INV_kpd(6),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~30_combout\);

-- Location: FF_X17_Y5_N31
\un[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(6),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(6));

-- Location: LABCELL_X10_Y6_N33
\o_wb_data~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~31_combout\ = ( sp(6) & ( kp(6) & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\) # ((kd(6))))) # (\i_wb_adr[2]~input_o\ & (((ki(6))) # (\i_wb_adr[3]~input_o\))) ) ) ) # ( !sp(6) & ( kp(6) & ( (!\i_wb_adr[2]~input_o\ & 
-- ((!\i_wb_adr[3]~input_o\) # ((kd(6))))) # (\i_wb_adr[2]~input_o\ & (!\i_wb_adr[3]~input_o\ & ((ki(6))))) ) ) ) # ( sp(6) & ( !kp(6) & ( (!\i_wb_adr[2]~input_o\ & (\i_wb_adr[3]~input_o\ & (kd(6)))) # (\i_wb_adr[2]~input_o\ & (((ki(6))) # 
-- (\i_wb_adr[3]~input_o\))) ) ) ) # ( !sp(6) & ( !kp(6) & ( (!\i_wb_adr[2]~input_o\ & (\i_wb_adr[3]~input_o\ & (kd(6)))) # (\i_wb_adr[2]~input_o\ & (!\i_wb_adr[3]~input_o\ & ((ki(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[2]~input_o\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => ALT_INV_kd(6),
	datad => ALT_INV_ki(6),
	datae => ALT_INV_sp(6),
	dataf => ALT_INV_kp(6),
	combout => \o_wb_data~31_combout\);

-- Location: MLABCELL_X15_Y5_N6
\o_wb_data~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~32_combout\ = ( sigma(6) & ( \Equal0~0_combout\ & ( (\Equal0~1_combout\ & (((\o_wb_data~1_combout\ & \o_wb_data~31_combout\)) # (\o_wb_data~26_combout\))) ) ) ) # ( !sigma(6) & ( \Equal0~0_combout\ & ( (\o_wb_data~1_combout\ & 
-- (\Equal0~1_combout\ & (\o_wb_data~31_combout\ & !\o_wb_data~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~1_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_o_wb_data~31_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => ALT_INV_sigma(6),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \o_wb_data~32_combout\);

-- Location: LABCELL_X17_Y5_N30
\o_wb_data~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~33_combout\ = ( un(6) & ( \o_wb_data~32_combout\ ) ) # ( !un(6) & ( \o_wb_data~32_combout\ ) ) # ( un(6) & ( !\o_wb_data~32_combout\ & ( (\o_wb_data~25_combout\ & ((\o_wb_data~30_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(6) & ( 
-- !\o_wb_data~32_combout\ & ( (\o_wb_data~25_combout\ & (!\o_wb_data~23_combout\ & \o_wb_data~30_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_o_wb_data~30_combout\,
	datae => ALT_INV_un(6),
	dataf => \ALT_INV_o_wb_data~32_combout\,
	combout => \o_wb_data~33_combout\);

-- Location: LABCELL_X13_Y3_N18
\o_wb_data~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~35_combout\ = ( sp(7) & ( ki(7) & ( ((!\i_wb_adr[3]~input_o\ & (kp(7))) # (\i_wb_adr[3]~input_o\ & ((kd(7))))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !sp(7) & ( ki(7) & ( (!\i_wb_adr[3]~input_o\ & (((kp(7))) # (\i_wb_adr[2]~input_o\))) # 
-- (\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\ & ((kd(7))))) ) ) ) # ( sp(7) & ( !ki(7) & ( (!\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\ & (kp(7)))) # (\i_wb_adr[3]~input_o\ & (((kd(7))) # (\i_wb_adr[2]~input_o\))) ) ) ) # ( !sp(7) & ( !ki(7) & ( 
-- (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (kp(7))) # (\i_wb_adr[3]~input_o\ & ((kd(7)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_kp(7),
	datad => ALT_INV_kd(7),
	datae => ALT_INV_sp(7),
	dataf => ALT_INV_ki(7),
	combout => \o_wb_data~35_combout\);

-- Location: MLABCELL_X15_Y6_N9
\o_wb_data~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~36_combout\ = ( sigma(7) & ( \o_wb_data~35_combout\ & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !sigma(7) & ( \o_wb_data~35_combout\ & ( (\Equal0~0_combout\ & 
-- (\Equal0~1_combout\ & (\o_wb_data~1_combout\ & !\o_wb_data~26_combout\))) ) ) ) # ( sigma(7) & ( !\o_wb_data~35_combout\ & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & \o_wb_data~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000001000000000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => ALT_INV_sigma(7),
	dataf => \ALT_INV_o_wb_data~35_combout\,
	combout => \o_wb_data~36_combout\);

-- Location: LABCELL_X11_Y6_N6
\o_wb_data~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~34_combout\ = ( kpd(7) & ( \err[1][7]~q\ & ( ((!\i_wb_adr[3]~input_o\ & ((pv(7)))) # (\i_wb_adr[3]~input_o\ & (\err[0][7]~q\))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(7) & ( \err[1][7]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ 
-- & ((pv(7)))) # (\i_wb_adr[3]~input_o\ & (\err[0][7]~q\)))) # (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\)))) ) ) ) # ( kpd(7) & ( !\err[1][7]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & ((pv(7)))) # (\i_wb_adr[3]~input_o\ & 
-- (\err[0][7]~q\)))) # (\i_wb_adr[2]~input_o\ & (((!\i_wb_adr[3]~input_o\)))) ) ) ) # ( !kpd(7) & ( !\err[1][7]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & ((pv(7)))) # (\i_wb_adr[3]~input_o\ & (\err[0][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[0][7]~q\,
	datab => ALT_INV_pv(7),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_i_wb_adr[3]~input_o\,
	datae => ALT_INV_kpd(7),
	dataf => \ALT_INV_err[1][7]~q\,
	combout => \o_wb_data~34_combout\);

-- Location: FF_X13_Y6_N1
\un[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(7),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(7));

-- Location: LABCELL_X13_Y6_N0
\o_wb_data~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~37_combout\ = ( un(7) & ( \o_wb_data~23_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~36_combout\) ) ) ) # ( !un(7) & ( \o_wb_data~23_combout\ & ( \o_wb_data~36_combout\ ) ) ) # ( un(7) & ( !\o_wb_data~23_combout\ & ( 
-- ((\o_wb_data~34_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~36_combout\) ) ) ) # ( !un(7) & ( !\o_wb_data~23_combout\ & ( ((\o_wb_data~34_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~36_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~36_combout\,
	datab => \ALT_INV_o_wb_data~34_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(7),
	dataf => \ALT_INV_o_wb_data~23_combout\,
	combout => \o_wb_data~37_combout\);

-- Location: FF_X15_Y3_N7
\err[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	d => \err[1][8]~feeder_combout\,
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	ena => \state_1.0000100000~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \err[1][8]~q\);

-- Location: LABCELL_X12_Y6_N12
\o_wb_data~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~38_combout\ = ( kpd(8) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][8]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][8]~q\)) ) ) ) # ( !kpd(8) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][8]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][8]~q\)) ) ) ) # ( kpd(8) & ( !\i_wb_adr[3]~input_o\ & ( (pv(8)) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(8) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & pv(8)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[1][8]~q\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => \ALT_INV_err[0][8]~q\,
	datad => ALT_INV_pv(8),
	datae => ALT_INV_kpd(8),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~38_combout\);

-- Location: FF_X13_Y6_N31
\un[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(8),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(8));

-- Location: LABCELL_X13_Y3_N6
\o_wb_data~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~39_combout\ = ( sp(8) & ( \i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (kd(8)) ) ) ) # ( !sp(8) & ( \i_wb_adr[3]~input_o\ & ( (kd(8) & !\i_wb_adr[2]~input_o\) ) ) ) # ( sp(8) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & 
-- ((kp(8)))) # (\i_wb_adr[2]~input_o\ & (ki(8))) ) ) ) # ( !sp(8) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((kp(8)))) # (\i_wb_adr[2]~input_o\ & (ki(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ki(8),
	datab => ALT_INV_kd(8),
	datac => ALT_INV_kp(8),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(8),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~39_combout\);

-- Location: MLABCELL_X15_Y6_N48
\o_wb_data~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~40_combout\ = ( sigma(8) & ( \o_wb_data~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~39_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(8) & ( \o_wb_data~1_combout\ & ( (!\o_wb_data~26_combout\ & 
-- (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~39_combout\))) ) ) ) # ( sigma(8) & ( !\o_wb_data~1_combout\ & ( (\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000100000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~26_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_o_wb_data~39_combout\,
	datae => ALT_INV_sigma(8),
	dataf => \ALT_INV_o_wb_data~1_combout\,
	combout => \o_wb_data~40_combout\);

-- Location: LABCELL_X13_Y6_N30
\o_wb_data~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~41_combout\ = ( \o_wb_data~40_combout\ ) # ( !\o_wb_data~40_combout\ & ( (\o_wb_data~25_combout\ & ((!\o_wb_data~23_combout\ & (\o_wb_data~38_combout\)) # (\o_wb_data~23_combout\ & ((un(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_o_wb_data~25_combout\,
	datac => \ALT_INV_o_wb_data~38_combout\,
	datad => ALT_INV_un(8),
	dataf => \ALT_INV_o_wb_data~40_combout\,
	combout => \o_wb_data~41_combout\);

-- Location: LABCELL_X11_Y6_N54
\o_wb_data~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~42_combout\ = ( kpd(9) & ( \err[1][9]~q\ & ( ((!\i_wb_adr[3]~input_o\ & (pv(9))) # (\i_wb_adr[3]~input_o\ & ((\err[0][9]~q\)))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(9) & ( \err[1][9]~q\ & ( (!\i_wb_adr[3]~input_o\ & (pv(9) & 
-- (!\i_wb_adr[2]~input_o\))) # (\i_wb_adr[3]~input_o\ & (((\err[0][9]~q\) # (\i_wb_adr[2]~input_o\)))) ) ) ) # ( kpd(9) & ( !\err[1][9]~q\ & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)) # (pv(9)))) # (\i_wb_adr[3]~input_o\ & 
-- (((!\i_wb_adr[2]~input_o\ & \err[0][9]~q\)))) ) ) ) # ( !kpd(9) & ( !\err[1][9]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (pv(9))) # (\i_wb_adr[3]~input_o\ & ((\err[0][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(9),
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_err[0][9]~q\,
	datae => ALT_INV_kpd(9),
	dataf => \ALT_INV_err[1][9]~q\,
	combout => \o_wb_data~42_combout\);

-- Location: FF_X13_Y6_N34
\un[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(9),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(9));

-- Location: LABCELL_X12_Y2_N54
\o_wb_data~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~43_combout\ = ( sp(9) & ( kd(9) & ( ((!\i_wb_adr[2]~input_o\ & ((kp(9)))) # (\i_wb_adr[2]~input_o\ & (ki(9)))) # (\i_wb_adr[3]~input_o\) ) ) ) # ( !sp(9) & ( kd(9) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(9)))) # 
-- (\i_wb_adr[2]~input_o\ & (ki(9))))) # (\i_wb_adr[3]~input_o\ & (((!\i_wb_adr[2]~input_o\)))) ) ) ) # ( sp(9) & ( !kd(9) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(9)))) # (\i_wb_adr[2]~input_o\ & (ki(9))))) # (\i_wb_adr[3]~input_o\ & 
-- (((\i_wb_adr[2]~input_o\)))) ) ) ) # ( !sp(9) & ( !kd(9) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(9)))) # (\i_wb_adr[2]~input_o\ & (ki(9))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_ki(9),
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => ALT_INV_kp(9),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(9),
	dataf => ALT_INV_kd(9),
	combout => \o_wb_data~43_combout\);

-- Location: MLABCELL_X15_Y6_N45
\o_wb_data~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~44_combout\ = ( sigma(9) & ( \o_wb_data~26_combout\ & ( (\Equal0~1_combout\ & \Equal0~0_combout\) ) ) ) # ( sigma(9) & ( !\o_wb_data~26_combout\ & ( (\o_wb_data~43_combout\ & (\Equal0~1_combout\ & (\o_wb_data~1_combout\ & \Equal0~0_combout\))) 
-- ) ) ) # ( !sigma(9) & ( !\o_wb_data~26_combout\ & ( (\o_wb_data~43_combout\ & (\Equal0~1_combout\ & (\o_wb_data~1_combout\ & \Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~43_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => ALT_INV_sigma(9),
	dataf => \ALT_INV_o_wb_data~26_combout\,
	combout => \o_wb_data~44_combout\);

-- Location: LABCELL_X13_Y6_N33
\o_wb_data~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~45_combout\ = ( \o_wb_data~44_combout\ ) # ( !\o_wb_data~44_combout\ & ( (\o_wb_data~25_combout\ & ((!\o_wb_data~23_combout\ & (\o_wb_data~42_combout\)) # (\o_wb_data~23_combout\ & ((un(9)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_o_wb_data~25_combout\,
	datac => \ALT_INV_o_wb_data~42_combout\,
	datad => ALT_INV_un(9),
	dataf => \ALT_INV_o_wb_data~44_combout\,
	combout => \o_wb_data~45_combout\);

-- Location: LABCELL_X11_Y2_N33
\o_wb_data~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~47_combout\ = ( sp(10) & ( ki(10) & ( ((!\i_wb_adr[3]~input_o\ & (kp(10))) # (\i_wb_adr[3]~input_o\ & ((kd(10))))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !sp(10) & ( ki(10) & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (kp(10))) # 
-- (\i_wb_adr[3]~input_o\ & ((kd(10)))))) # (\i_wb_adr[2]~input_o\ & (((!\i_wb_adr[3]~input_o\)))) ) ) ) # ( sp(10) & ( !ki(10) & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (kp(10))) # (\i_wb_adr[3]~input_o\ & ((kd(10)))))) # 
-- (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\)))) ) ) ) # ( !sp(10) & ( !ki(10) & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (kp(10))) # (\i_wb_adr[3]~input_o\ & ((kd(10)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(10),
	datab => ALT_INV_kd(10),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_i_wb_adr[3]~input_o\,
	datae => ALT_INV_sp(10),
	dataf => ALT_INV_ki(10),
	combout => \o_wb_data~47_combout\);

-- Location: LABCELL_X16_Y5_N9
\o_wb_data~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~48_combout\ = ( sigma(10) & ( \o_wb_data~47_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(10) & ( \o_wb_data~47_combout\ & ( (\Equal0~1_combout\ & 
-- (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & \o_wb_data~1_combout\))) ) ) ) # ( sigma(10) & ( !\o_wb_data~47_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000100000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_data~26_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => ALT_INV_sigma(10),
	dataf => \ALT_INV_o_wb_data~47_combout\,
	combout => \o_wb_data~48_combout\);

-- Location: LABCELL_X11_Y3_N48
\o_wb_data~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~46_combout\ = ( kpd(10) & ( \err[1][10]~q\ & ( ((!\i_wb_adr[3]~input_o\ & (pv(10))) # (\i_wb_adr[3]~input_o\ & ((\err[0][10]~q\)))) # (\i_wb_adr[2]~input_o\) ) ) ) # ( !kpd(10) & ( \err[1][10]~q\ & ( (!\i_wb_adr[3]~input_o\ & 
-- (!\i_wb_adr[2]~input_o\ & (pv(10)))) # (\i_wb_adr[3]~input_o\ & (((\err[0][10]~q\)) # (\i_wb_adr[2]~input_o\))) ) ) ) # ( kpd(10) & ( !\err[1][10]~q\ & ( (!\i_wb_adr[3]~input_o\ & (((pv(10))) # (\i_wb_adr[2]~input_o\))) # (\i_wb_adr[3]~input_o\ & 
-- (!\i_wb_adr[2]~input_o\ & ((\err[0][10]~q\)))) ) ) ) # ( !kpd(10) & ( !\err[1][10]~q\ & ( (!\i_wb_adr[2]~input_o\ & ((!\i_wb_adr[3]~input_o\ & (pv(10))) # (\i_wb_adr[3]~input_o\ & ((\err[0][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_pv(10),
	datad => \ALT_INV_err[0][10]~q\,
	datae => ALT_INV_kpd(10),
	dataf => \ALT_INV_err[1][10]~q\,
	combout => \o_wb_data~46_combout\);

-- Location: FF_X16_Y3_N52
\un[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(10),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(10));

-- Location: LABCELL_X16_Y3_N51
\o_wb_data~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~49_combout\ = ( un(10) & ( \o_wb_data~25_combout\ & ( ((\o_wb_data~46_combout\) # (\o_wb_data~48_combout\)) # (\o_wb_data~23_combout\) ) ) ) # ( !un(10) & ( \o_wb_data~25_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~46_combout\)) # 
-- (\o_wb_data~48_combout\) ) ) ) # ( un(10) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~48_combout\ ) ) ) # ( !un(10) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~48_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011101110110111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_o_wb_data~48_combout\,
	datad => \ALT_INV_o_wb_data~46_combout\,
	datae => ALT_INV_un(10),
	dataf => \ALT_INV_o_wb_data~25_combout\,
	combout => \o_wb_data~49_combout\);

-- Location: LABCELL_X12_Y2_N33
\o_wb_data~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~51_combout\ = ( sp(11) & ( kp(11) & ( (!\i_wb_adr[2]~input_o\ & (((!\i_wb_adr[3]~input_o\)) # (kd(11)))) # (\i_wb_adr[2]~input_o\ & (((\i_wb_adr[3]~input_o\) # (ki(11))))) ) ) ) # ( !sp(11) & ( kp(11) & ( (!\i_wb_adr[2]~input_o\ & 
-- (((!\i_wb_adr[3]~input_o\)) # (kd(11)))) # (\i_wb_adr[2]~input_o\ & (((ki(11) & !\i_wb_adr[3]~input_o\)))) ) ) ) # ( sp(11) & ( !kp(11) & ( (!\i_wb_adr[2]~input_o\ & (kd(11) & ((\i_wb_adr[3]~input_o\)))) # (\i_wb_adr[2]~input_o\ & 
-- (((\i_wb_adr[3]~input_o\) # (ki(11))))) ) ) ) # ( !sp(11) & ( !kp(11) & ( (!\i_wb_adr[2]~input_o\ & (kd(11) & ((\i_wb_adr[3]~input_o\)))) # (\i_wb_adr[2]~input_o\ & (((ki(11) & !\i_wb_adr[3]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kd(11),
	datab => ALT_INV_ki(11),
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_i_wb_adr[3]~input_o\,
	datae => ALT_INV_sp(11),
	dataf => ALT_INV_kp(11),
	combout => \o_wb_data~51_combout\);

-- Location: MLABCELL_X15_Y6_N36
\o_wb_data~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~52_combout\ = ( sigma(11) & ( \o_wb_data~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~51_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(11) & ( \o_wb_data~1_combout\ & ( (!\o_wb_data~26_combout\ & 
-- (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~51_combout\))) ) ) ) # ( sigma(11) & ( !\o_wb_data~1_combout\ & ( (\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000100000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~26_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_o_wb_data~51_combout\,
	datae => ALT_INV_sigma(11),
	dataf => \ALT_INV_o_wb_data~1_combout\,
	combout => \o_wb_data~52_combout\);

-- Location: LABCELL_X12_Y5_N24
\o_wb_data~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~50_combout\ = ( kpd(11) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][11]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][11]~q\)) ) ) ) # ( !kpd(11) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][11]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][11]~q\)) ) ) ) # ( kpd(11) & ( !\i_wb_adr[3]~input_o\ & ( (\i_wb_adr[2]~input_o\) # (pv(11)) ) ) ) # ( !kpd(11) & ( !\i_wb_adr[3]~input_o\ & ( (pv(11) & !\i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pv(11),
	datab => \ALT_INV_err[1][11]~q\,
	datac => \ALT_INV_err[0][11]~q\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_kpd(11),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~50_combout\);

-- Location: FF_X13_Y6_N37
\un[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(11),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(11));

-- Location: LABCELL_X13_Y6_N36
\o_wb_data~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~53_combout\ = ( un(11) & ( \o_wb_data~23_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~52_combout\) ) ) ) # ( !un(11) & ( \o_wb_data~23_combout\ & ( \o_wb_data~52_combout\ ) ) ) # ( un(11) & ( !\o_wb_data~23_combout\ & ( 
-- ((\o_wb_data~50_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~52_combout\) ) ) ) # ( !un(11) & ( !\o_wb_data~23_combout\ & ( ((\o_wb_data~50_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~52_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010101010101010101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~52_combout\,
	datab => \ALT_INV_o_wb_data~50_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(11),
	dataf => \ALT_INV_o_wb_data~23_combout\,
	combout => \o_wb_data~53_combout\);

-- Location: LABCELL_X12_Y2_N24
\o_wb_data~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~55_combout\ = ( sp(12) & ( kp(12) & ( (!\i_wb_adr[3]~input_o\ & (((!\i_wb_adr[2]~input_o\)) # (ki(12)))) # (\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\) # (kd(12))))) ) ) ) # ( !sp(12) & ( kp(12) & ( (!\i_wb_adr[3]~input_o\ & 
-- (((!\i_wb_adr[2]~input_o\)) # (ki(12)))) # (\i_wb_adr[3]~input_o\ & (((kd(12) & !\i_wb_adr[2]~input_o\)))) ) ) ) # ( sp(12) & ( !kp(12) & ( (!\i_wb_adr[3]~input_o\ & (ki(12) & ((\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & 
-- (((\i_wb_adr[2]~input_o\) # (kd(12))))) ) ) ) # ( !sp(12) & ( !kp(12) & ( (!\i_wb_adr[3]~input_o\ & (ki(12) & ((\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & (((kd(12) & !\i_wb_adr[2]~input_o\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => ALT_INV_ki(12),
	datac => ALT_INV_kd(12),
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(12),
	dataf => ALT_INV_kp(12),
	combout => \o_wb_data~55_combout\);

-- Location: LABCELL_X16_Y5_N6
\o_wb_data~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~56_combout\ = ( sigma(12) & ( \o_wb_data~55_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !sigma(12) & ( \o_wb_data~55_combout\ & ( (\Equal0~1_combout\ & 
-- (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & !\o_wb_data~26_combout\))) ) ) ) # ( sigma(12) & ( !\o_wb_data~55_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000001000000000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => ALT_INV_sigma(12),
	dataf => \ALT_INV_o_wb_data~55_combout\,
	combout => \o_wb_data~56_combout\);

-- Location: LABCELL_X12_Y5_N42
\o_wb_data~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~54_combout\ = ( kpd(12) & ( pv(12) & ( (!\i_wb_adr[3]~input_o\) # ((!\i_wb_adr[2]~input_o\ & ((\err[0][12]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][12]~q\))) ) ) ) # ( !kpd(12) & ( pv(12) & ( (!\i_wb_adr[3]~input_o\ & 
-- (((!\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][12]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][12]~q\)))) ) ) ) # ( kpd(12) & ( !pv(12) & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)))) # 
-- (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][12]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][12]~q\)))) ) ) ) # ( !kpd(12) & ( !pv(12) & ( (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][12]~q\))) # (\i_wb_adr[2]~input_o\ & 
-- (\err[1][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_err[1][12]~q\,
	datac => \ALT_INV_err[0][12]~q\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_kpd(12),
	dataf => ALT_INV_pv(12),
	combout => \o_wb_data~54_combout\);

-- Location: FF_X17_Y5_N1
\un[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(12),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(12));

-- Location: LABCELL_X17_Y5_N0
\o_wb_data~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~57_combout\ = ( un(12) & ( ((\o_wb_data~25_combout\ & ((\o_wb_data~54_combout\) # (\o_wb_data~23_combout\)))) # (\o_wb_data~56_combout\) ) ) # ( !un(12) & ( ((\o_wb_data~25_combout\ & (!\o_wb_data~23_combout\ & \o_wb_data~54_combout\))) # 
-- (\o_wb_data~56_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111000111110101111100001111010011110001111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_o_wb_data~56_combout\,
	datad => \ALT_INV_o_wb_data~54_combout\,
	datae => ALT_INV_un(12),
	combout => \o_wb_data~57_combout\);

-- Location: LABCELL_X17_Y4_N12
\o_wb_data~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~58_combout\ = ( kpd(13) & ( pv(13) & ( (!\i_wb_adr[3]~input_o\) # ((!\i_wb_adr[2]~input_o\ & ((\err[0][13]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][13]~q\))) ) ) ) # ( !kpd(13) & ( pv(13) & ( (!\i_wb_adr[3]~input_o\ & 
-- (((!\i_wb_adr[2]~input_o\)))) # (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][13]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][13]~q\)))) ) ) ) # ( kpd(13) & ( !pv(13) & ( (!\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)))) # 
-- (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][13]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][13]~q\)))) ) ) ) # ( !kpd(13) & ( !pv(13) & ( (\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((\err[0][13]~q\))) # (\i_wb_adr[2]~input_o\ & 
-- (\err[1][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_err[1][13]~q\,
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => \ALT_INV_i_wb_adr[2]~input_o\,
	datad => \ALT_INV_err[0][13]~q\,
	datae => ALT_INV_kpd(13),
	dataf => ALT_INV_pv(13),
	combout => \o_wb_data~58_combout\);

-- Location: MLABCELL_X15_Y6_N12
\o_wb_data~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~59_combout\ = ( sp(13) & ( kd(13) & ( ((!\i_wb_adr[2]~input_o\ & (kp(13))) # (\i_wb_adr[2]~input_o\ & ((ki(13))))) # (\i_wb_adr[3]~input_o\) ) ) ) # ( !sp(13) & ( kd(13) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (kp(13))) # 
-- (\i_wb_adr[2]~input_o\ & ((ki(13)))))) # (\i_wb_adr[3]~input_o\ & (((!\i_wb_adr[2]~input_o\)))) ) ) ) # ( sp(13) & ( !kd(13) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (kp(13))) # (\i_wb_adr[2]~input_o\ & ((ki(13)))))) # 
-- (\i_wb_adr[3]~input_o\ & (((\i_wb_adr[2]~input_o\)))) ) ) ) # ( !sp(13) & ( !kd(13) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & (kp(13))) # (\i_wb_adr[2]~input_o\ & ((ki(13)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kp(13),
	datab => ALT_INV_ki(13),
	datac => \ALT_INV_i_wb_adr[3]~input_o\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_sp(13),
	dataf => ALT_INV_kd(13),
	combout => \o_wb_data~59_combout\);

-- Location: MLABCELL_X15_Y6_N57
\o_wb_data~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~60_combout\ = ( sigma(13) & ( \o_wb_data~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~59_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(13) & ( \o_wb_data~1_combout\ & ( (!\o_wb_data~26_combout\ & 
-- (\o_wb_data~59_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\))) ) ) ) # ( sigma(13) & ( !\o_wb_data~1_combout\ & ( (\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000100000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~26_combout\,
	datab => \ALT_INV_o_wb_data~59_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => ALT_INV_sigma(13),
	dataf => \ALT_INV_o_wb_data~1_combout\,
	combout => \o_wb_data~60_combout\);

-- Location: FF_X13_Y6_N58
\un[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(13),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(13));

-- Location: LABCELL_X13_Y6_N57
\o_wb_data~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~61_combout\ = ( un(13) & ( \o_wb_data~23_combout\ & ( (\o_wb_data~60_combout\) # (\o_wb_data~25_combout\) ) ) ) # ( !un(13) & ( \o_wb_data~23_combout\ & ( \o_wb_data~60_combout\ ) ) ) # ( un(13) & ( !\o_wb_data~23_combout\ & ( 
-- ((\o_wb_data~25_combout\ & \o_wb_data~58_combout\)) # (\o_wb_data~60_combout\) ) ) ) # ( !un(13) & ( !\o_wb_data~23_combout\ & ( ((\o_wb_data~25_combout\ & \o_wb_data~58_combout\)) # (\o_wb_data~60_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000000111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~25_combout\,
	datac => \ALT_INV_o_wb_data~58_combout\,
	datad => \ALT_INV_o_wb_data~60_combout\,
	datae => ALT_INV_un(13),
	dataf => \ALT_INV_o_wb_data~23_combout\,
	combout => \o_wb_data~61_combout\);

-- Location: LABCELL_X11_Y2_N12
\o_wb_data~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~62_combout\ = ( pv(14) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][14]~q\))) # (\i_wb_adr[2]~input_o\ & (\err[1][14]~q\)) ) ) ) # ( !pv(14) & ( \i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\ & ((\err[0][14]~q\))) # 
-- (\i_wb_adr[2]~input_o\ & (\err[1][14]~q\)) ) ) ) # ( pv(14) & ( !\i_wb_adr[3]~input_o\ & ( (!\i_wb_adr[2]~input_o\) # (kpd(14)) ) ) ) # ( !pv(14) & ( !\i_wb_adr[3]~input_o\ & ( (kpd(14) & \i_wb_adr[2]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_kpd(14),
	datab => \ALT_INV_err[1][14]~q\,
	datac => \ALT_INV_err[0][14]~q\,
	datad => \ALT_INV_i_wb_adr[2]~input_o\,
	datae => ALT_INV_pv(14),
	dataf => \ALT_INV_i_wb_adr[3]~input_o\,
	combout => \o_wb_data~62_combout\);

-- Location: MLABCELL_X15_Y6_N18
\o_wb_data~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~63_combout\ = ( sp(14) & ( kd(14) & ( ((!\i_wb_adr[2]~input_o\ & ((kp(14)))) # (\i_wb_adr[2]~input_o\ & (ki(14)))) # (\i_wb_adr[3]~input_o\) ) ) ) # ( !sp(14) & ( kd(14) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(14)))) # 
-- (\i_wb_adr[2]~input_o\ & (ki(14))))) # (\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\)) ) ) ) # ( sp(14) & ( !kd(14) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(14)))) # (\i_wb_adr[2]~input_o\ & (ki(14))))) # (\i_wb_adr[3]~input_o\ & 
-- (\i_wb_adr[2]~input_o\)) ) ) ) # ( !sp(14) & ( !kd(14) & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((kp(14)))) # (\i_wb_adr[2]~input_o\ & (ki(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_ki(14),
	datad => ALT_INV_kp(14),
	datae => ALT_INV_sp(14),
	dataf => ALT_INV_kd(14),
	combout => \o_wb_data~63_combout\);

-- Location: MLABCELL_X15_Y6_N24
\o_wb_data~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~64_combout\ = ( sigma(14) & ( \o_wb_data~63_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(14) & ( \o_wb_data~63_combout\ & ( (!\o_wb_data~26_combout\ & 
-- (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~1_combout\))) ) ) ) # ( sigma(14) & ( !\o_wb_data~63_combout\ & ( (\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000100000000100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~26_combout\,
	datab => \ALT_INV_Equal0~1_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => ALT_INV_sigma(14),
	dataf => \ALT_INV_o_wb_data~63_combout\,
	combout => \o_wb_data~64_combout\);

-- Location: FF_X13_Y6_N14
\un[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(14),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(14));

-- Location: LABCELL_X13_Y6_N12
\o_wb_data~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~65_combout\ = ( un(14) & ( \o_wb_data~25_combout\ & ( ((\o_wb_data~64_combout\) # (\o_wb_data~23_combout\)) # (\o_wb_data~62_combout\) ) ) ) # ( !un(14) & ( \o_wb_data~25_combout\ & ( ((\o_wb_data~62_combout\ & !\o_wb_data~23_combout\)) # 
-- (\o_wb_data~64_combout\) ) ) ) # ( un(14) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~64_combout\ ) ) ) # ( !un(14) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~64_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110000111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~62_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~64_combout\,
	datae => ALT_INV_un(14),
	dataf => \ALT_INV_o_wb_data~25_combout\,
	combout => \o_wb_data~65_combout\);

-- Location: LABCELL_X10_Y6_N57
\Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~1_combout\ = ( \i_wb_adr[2]~input_o\ & ( kp(15) & ( (!\i_wb_adr[3]~input_o\ & ((ki(15)))) # (\i_wb_adr[3]~input_o\ & (sp(15))) ) ) ) # ( !\i_wb_adr[2]~input_o\ & ( kp(15) & ( (!\i_wb_adr[3]~input_o\) # (kd(15)) ) ) ) # ( \i_wb_adr[2]~input_o\ & ( 
-- !kp(15) & ( (!\i_wb_adr[3]~input_o\ & ((ki(15)))) # (\i_wb_adr[3]~input_o\ & (sp(15))) ) ) ) # ( !\i_wb_adr[2]~input_o\ & ( !kp(15) & ( (\i_wb_adr[3]~input_o\ & kd(15)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000100011101110111001111110011110001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sp(15),
	datab => \ALT_INV_i_wb_adr[3]~input_o\,
	datac => ALT_INV_kd(15),
	datad => ALT_INV_ki(15),
	datae => \ALT_INV_i_wb_adr[2]~input_o\,
	dataf => ALT_INV_kp(15),
	combout => \Mux18~1_combout\);

-- Location: MLABCELL_X15_Y5_N12
\o_wb_data~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~66_combout\ = ( sigma(15) & ( \Equal0~1_combout\ & ( (\Equal0~0_combout\ & (((\o_wb_data~1_combout\ & \Mux18~1_combout\)) # (\o_wb_data~26_combout\))) ) ) ) # ( !sigma(15) & ( \Equal0~1_combout\ & ( (\o_wb_data~1_combout\ & 
-- (!\o_wb_data~26_combout\ & (\Equal0~0_combout\ & \Mux18~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000001100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~1_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Mux18~1_combout\,
	datae => ALT_INV_sigma(15),
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \o_wb_data~66_combout\);

-- Location: FF_X18_Y4_N20
\un[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(15),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(15));

-- Location: LABCELL_X16_Y3_N27
\Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Mux18~0_combout\ = ( \err[0][15]~q\ & ( \err[1][15]~q\ & ( ((!\i_wb_adr[2]~input_o\ & ((pv(15)))) # (\i_wb_adr[2]~input_o\ & (kpd(15)))) # (\i_wb_adr[3]~input_o\) ) ) ) # ( !\err[0][15]~q\ & ( \err[1][15]~q\ & ( (!\i_wb_adr[3]~input_o\ & 
-- ((!\i_wb_adr[2]~input_o\ & ((pv(15)))) # (\i_wb_adr[2]~input_o\ & (kpd(15))))) # (\i_wb_adr[3]~input_o\ & (\i_wb_adr[2]~input_o\)) ) ) ) # ( \err[0][15]~q\ & ( !\err[1][15]~q\ & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((pv(15)))) # 
-- (\i_wb_adr[2]~input_o\ & (kpd(15))))) # (\i_wb_adr[3]~input_o\ & (!\i_wb_adr[2]~input_o\)) ) ) ) # ( !\err[0][15]~q\ & ( !\err[1][15]~q\ & ( (!\i_wb_adr[3]~input_o\ & ((!\i_wb_adr[2]~input_o\ & ((pv(15)))) # (\i_wb_adr[2]~input_o\ & (kpd(15))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_i_wb_adr[3]~input_o\,
	datab => \ALT_INV_i_wb_adr[2]~input_o\,
	datac => ALT_INV_kpd(15),
	datad => ALT_INV_pv(15),
	datae => \ALT_INV_err[0][15]~q\,
	dataf => \ALT_INV_err[1][15]~q\,
	combout => \Mux18~0_combout\);

-- Location: LABCELL_X18_Y4_N18
\o_wb_data~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~67_combout\ = ( un(15) & ( \Mux18~0_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~66_combout\) ) ) ) # ( !un(15) & ( \Mux18~0_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~66_combout\) ) ) ) # ( un(15) & 
-- ( !\Mux18~0_combout\ & ( ((\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~66_combout\) ) ) ) # ( !un(15) & ( !\Mux18~0_combout\ & ( \o_wb_data~66_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110111011100110011101110110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_o_wb_data~66_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(15),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~67_combout\);

-- Location: FF_X18_Y4_N14
\un[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(16),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(16));

-- Location: LABCELL_X17_Y4_N39
\o_wb_data~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~68_combout\ = ( \Mux18~1_combout\ & ( sigma(16) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(16) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(16) & ( (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & (!\o_wb_data~26_combout\ & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000001010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~1_combout\,
	datac => \ALT_INV_o_wb_data~26_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(16),
	combout => \o_wb_data~68_combout\);

-- Location: LABCELL_X18_Y4_N12
\o_wb_data~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~69_combout\ = ( un(16) & ( \o_wb_data~68_combout\ ) ) # ( !un(16) & ( \o_wb_data~68_combout\ ) ) # ( un(16) & ( !\o_wb_data~68_combout\ & ( (\o_wb_data~25_combout\ & ((\o_wb_data~23_combout\) # (\Mux18~0_combout\))) ) ) ) # ( !un(16) & ( 
-- !\o_wb_data~68_combout\ & ( (\Mux18~0_combout\ & (!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(16),
	dataf => \ALT_INV_o_wb_data~68_combout\,
	combout => \o_wb_data~69_combout\);

-- Location: MLABCELL_X15_Y5_N39
\o_wb_data~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~70_combout\ = ( \Mux18~1_combout\ & ( sigma(17) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(17) & ( (\o_wb_data~26_combout\ & (\Equal0~1_combout\ 
-- & \Equal0~0_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(17) & ( (\o_wb_data~1_combout\ & (!\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \Equal0~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~1_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(17),
	combout => \o_wb_data~70_combout\);

-- Location: FF_X17_Y5_N10
\un[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(17),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(17));

-- Location: LABCELL_X17_Y5_N9
\o_wb_data~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~71_combout\ = ( un(17) & ( \Mux18~0_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~70_combout\) ) ) ) # ( !un(17) & ( \Mux18~0_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~70_combout\) ) ) ) # ( un(17) & 
-- ( !\Mux18~0_combout\ & ( ((\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~70_combout\) ) ) ) # ( !un(17) & ( !\Mux18~0_combout\ & ( \o_wb_data~70_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110011111100001111110011110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_o_wb_data~70_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(17),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~71_combout\);

-- Location: LABCELL_X16_Y3_N54
\o_wb_data~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~72_combout\ = ( sigma(18) & ( \Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !sigma(18) & ( \Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\o_wb_data~1_combout\ & 
-- (\Equal0~0_combout\ & !\o_wb_data~26_combout\))) ) ) ) # ( sigma(18) & ( !\Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000001000000000000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_o_wb_data~1_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => ALT_INV_sigma(18),
	dataf => \ALT_INV_Mux18~1_combout\,
	combout => \o_wb_data~72_combout\);

-- Location: FF_X16_Y3_N43
\un[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(18),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(18));

-- Location: LABCELL_X16_Y3_N42
\o_wb_data~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~73_combout\ = ( un(18) & ( \o_wb_data~25_combout\ & ( ((\o_wb_data~23_combout\) # (\Mux18~0_combout\)) # (\o_wb_data~72_combout\) ) ) ) # ( !un(18) & ( \o_wb_data~25_combout\ & ( ((\Mux18~0_combout\ & !\o_wb_data~23_combout\)) # 
-- (\o_wb_data~72_combout\) ) ) ) # ( un(18) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~72_combout\ ) ) ) # ( !un(18) & ( !\o_wb_data~25_combout\ & ( \o_wb_data~72_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101110101011101010111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~72_combout\,
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datae => ALT_INV_un(18),
	dataf => \ALT_INV_o_wb_data~25_combout\,
	combout => \o_wb_data~73_combout\);

-- Location: LABCELL_X17_Y4_N30
\o_wb_data~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~74_combout\ = ( \Mux18~1_combout\ & ( sigma(19) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(19) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(19) & ( (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \o_wb_data~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000001000000010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(19),
	combout => \o_wb_data~74_combout\);

-- Location: FF_X18_Y4_N31
\un[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(19),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(19));

-- Location: LABCELL_X18_Y4_N30
\o_wb_data~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~75_combout\ = ( un(19) & ( \Mux18~0_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~74_combout\) ) ) ) # ( !un(19) & ( \Mux18~0_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~74_combout\) ) ) ) # ( un(19) & 
-- ( !\Mux18~0_combout\ & ( ((\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~74_combout\) ) ) ) # ( !un(19) & ( !\Mux18~0_combout\ & ( \o_wb_data~74_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011111100110011111100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~74_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(19),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~75_combout\);

-- Location: LABCELL_X17_Y4_N33
\o_wb_data~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~76_combout\ = ( \Mux18~1_combout\ & ( sigma(20) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(20) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(20) & ( (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & (\o_wb_data~1_combout\ & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000100010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(20),
	combout => \o_wb_data~76_combout\);

-- Location: FF_X18_Y4_N25
\un[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(20),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(20));

-- Location: LABCELL_X18_Y4_N24
\o_wb_data~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~77_combout\ = ( un(20) & ( \Mux18~0_combout\ & ( (\o_wb_data~76_combout\) # (\o_wb_data~25_combout\) ) ) ) # ( !un(20) & ( \Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & !\o_wb_data~23_combout\)) # (\o_wb_data~76_combout\) ) ) ) # ( un(20) & 
-- ( !\Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & \o_wb_data~23_combout\)) # (\o_wb_data~76_combout\) ) ) ) # ( !un(20) & ( !\Mux18~0_combout\ & ( \o_wb_data~76_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000111111111100110000111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~25_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~76_combout\,
	datae => ALT_INV_un(20),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~77_combout\);

-- Location: LABCELL_X17_Y4_N27
\o_wb_data~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~78_combout\ = ( \Mux18~1_combout\ & ( sigma(21) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(21) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(21) & ( (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & (!\o_wb_data~26_combout\ & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000001010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~1_combout\,
	datac => \ALT_INV_o_wb_data~26_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(21),
	combout => \o_wb_data~78_combout\);

-- Location: FF_X17_Y5_N40
\un[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(21),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(21));

-- Location: LABCELL_X17_Y5_N39
\o_wb_data~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~79_combout\ = ( un(21) & ( \Mux18~0_combout\ & ( (\o_wb_data~25_combout\) # (\o_wb_data~78_combout\) ) ) ) # ( !un(21) & ( \Mux18~0_combout\ & ( ((!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~78_combout\) ) ) ) # ( un(21) & 
-- ( !\Mux18~0_combout\ & ( ((\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) # (\o_wb_data~78_combout\) ) ) ) # ( !un(21) & ( !\Mux18~0_combout\ & ( \o_wb_data~78_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011111100110011111100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_o_wb_data~78_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(21),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~79_combout\);

-- Location: FF_X17_Y5_N44
\un[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(22),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(22));

-- Location: LABCELL_X16_Y3_N12
\o_wb_data~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~80_combout\ = ( \Equal0~1_combout\ & ( \o_wb_data~1_combout\ & ( (\Equal0~0_combout\ & ((!\o_wb_data~26_combout\ & (\Mux18~1_combout\)) # (\o_wb_data~26_combout\ & ((sigma(22)))))) ) ) ) # ( \Equal0~1_combout\ & ( !\o_wb_data~1_combout\ & ( 
-- (\Equal0~0_combout\ & (\o_wb_data~26_combout\ & sigma(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000000000000000000010000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Mux18~1_combout\,
	datad => ALT_INV_sigma(22),
	datae => \ALT_INV_Equal0~1_combout\,
	dataf => \ALT_INV_o_wb_data~1_combout\,
	combout => \o_wb_data~80_combout\);

-- Location: LABCELL_X17_Y5_N42
\o_wb_data~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~81_combout\ = ( un(22) & ( \o_wb_data~80_combout\ ) ) # ( !un(22) & ( \o_wb_data~80_combout\ ) ) # ( un(22) & ( !\o_wb_data~80_combout\ & ( (\o_wb_data~25_combout\ & ((\Mux18~0_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(22) & ( 
-- !\o_wb_data~80_combout\ & ( (\o_wb_data~25_combout\ & (!\o_wb_data~23_combout\ & \Mux18~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000100010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_Mux18~0_combout\,
	datae => ALT_INV_un(22),
	dataf => \ALT_INV_o_wb_data~80_combout\,
	combout => \o_wb_data~81_combout\);

-- Location: FF_X18_Y4_N58
\un[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(23),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(23));

-- Location: LABCELL_X17_Y4_N6
\o_wb_data~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~82_combout\ = ( \Mux18~1_combout\ & ( sigma(23) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(23) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(23) & ( (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & (\Equal0~1_combout\ & \o_wb_data~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000001000000010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(23),
	combout => \o_wb_data~82_combout\);

-- Location: LABCELL_X18_Y4_N57
\o_wb_data~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~83_combout\ = ( un(23) & ( \o_wb_data~82_combout\ ) ) # ( !un(23) & ( \o_wb_data~82_combout\ ) ) # ( un(23) & ( !\o_wb_data~82_combout\ & ( (\o_wb_data~25_combout\ & ((\Mux18~0_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(23) & ( 
-- !\o_wb_data~82_combout\ & ( (!\o_wb_data~23_combout\ & (\Mux18~0_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(23),
	dataf => \ALT_INV_o_wb_data~82_combout\,
	combout => \o_wb_data~83_combout\);

-- Location: FF_X16_Y3_N1
\un[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(24),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(24));

-- Location: LABCELL_X17_Y4_N9
\o_wb_data~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~84_combout\ = ( \Mux18~1_combout\ & ( sigma(24) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(24) & ( (\Equal0~0_combout\ & (\o_wb_data~26_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(24) & ( (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & (\o_wb_data~1_combout\ & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000100010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(24),
	combout => \o_wb_data~84_combout\);

-- Location: LABCELL_X16_Y3_N0
\o_wb_data~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~85_combout\ = ( un(24) & ( \o_wb_data~84_combout\ ) ) # ( !un(24) & ( \o_wb_data~84_combout\ ) ) # ( un(24) & ( !\o_wb_data~84_combout\ & ( (\o_wb_data~25_combout\ & ((\Mux18~0_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(24) & ( 
-- !\o_wb_data~84_combout\ & ( (!\o_wb_data~23_combout\ & (\Mux18~0_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(24),
	dataf => \ALT_INV_o_wb_data~84_combout\,
	combout => \o_wb_data~85_combout\);

-- Location: FF_X18_Y4_N2
\un[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(25),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(25));

-- Location: LABCELL_X17_Y4_N57
\o_wb_data~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~86_combout\ = ( \Mux18~1_combout\ & ( \Equal0~1_combout\ & ( (\Equal0~0_combout\ & ((!\o_wb_data~26_combout\ & ((\o_wb_data~1_combout\))) # (\o_wb_data~26_combout\ & (sigma(25))))) ) ) ) # ( !\Mux18~1_combout\ & ( \Equal0~1_combout\ & ( 
-- (sigma(25) & (\o_wb_data~26_combout\ & \Equal0~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sigma(25),
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_Equal0~0_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => \ALT_INV_Equal0~1_combout\,
	combout => \o_wb_data~86_combout\);

-- Location: LABCELL_X18_Y4_N0
\o_wb_data~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~87_combout\ = ( un(25) & ( \o_wb_data~86_combout\ ) ) # ( !un(25) & ( \o_wb_data~86_combout\ ) ) # ( un(25) & ( !\o_wb_data~86_combout\ & ( (\o_wb_data~25_combout\ & ((\o_wb_data~23_combout\) # (\Mux18~0_combout\))) ) ) ) # ( !un(25) & ( 
-- !\o_wb_data~86_combout\ & ( (\Mux18~0_combout\ & (!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(25),
	dataf => \ALT_INV_o_wb_data~86_combout\,
	combout => \o_wb_data~87_combout\);

-- Location: FF_X18_Y4_N46
\un[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(26),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(26));

-- Location: LABCELL_X17_Y4_N24
\o_wb_data~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~88_combout\ = ( \Mux18~1_combout\ & ( sigma(26) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(26) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & 
-- \o_wb_data~26_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(26) & ( (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & (\Equal0~1_combout\ & !\o_wb_data~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~1_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(26),
	combout => \o_wb_data~88_combout\);

-- Location: LABCELL_X18_Y4_N45
\o_wb_data~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~89_combout\ = ( un(26) & ( \o_wb_data~88_combout\ ) ) # ( !un(26) & ( \o_wb_data~88_combout\ ) ) # ( un(26) & ( !\o_wb_data~88_combout\ & ( (\o_wb_data~25_combout\ & ((\Mux18~0_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(26) & ( 
-- !\o_wb_data~88_combout\ & ( (!\o_wb_data~23_combout\ & (\Mux18~0_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(26),
	dataf => \ALT_INV_o_wb_data~88_combout\,
	combout => \o_wb_data~89_combout\);

-- Location: FF_X17_Y5_N16
\un[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(27),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(27));

-- Location: LABCELL_X16_Y5_N24
\o_wb_data~90\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~90_combout\ = ( \Mux18~1_combout\ & ( sigma(27) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(27) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & 
-- \o_wb_data~26_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(27) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & !\o_wb_data~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_data~1_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(27),
	combout => \o_wb_data~90_combout\);

-- Location: LABCELL_X17_Y5_N15
\o_wb_data~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~91_combout\ = ( un(27) & ( \o_wb_data~90_combout\ ) ) # ( !un(27) & ( \o_wb_data~90_combout\ ) ) # ( un(27) & ( !\o_wb_data~90_combout\ & ( (\o_wb_data~25_combout\ & ((\o_wb_data~23_combout\) # (\Mux18~0_combout\))) ) ) ) # ( !un(27) & ( 
-- !\o_wb_data~90_combout\ & ( (\Mux18~0_combout\ & (!\o_wb_data~23_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~23_combout\,
	datad => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(27),
	dataf => \ALT_INV_o_wb_data~90_combout\,
	combout => \o_wb_data~91_combout\);

-- Location: LABCELL_X16_Y5_N27
\o_wb_data~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~92_combout\ = ( \Mux18~1_combout\ & ( sigma(28) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(28) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & 
-- \o_wb_data~26_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(28) & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & (!\o_wb_data~26_combout\ & \o_wb_data~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000001000000010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_data~26_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(28),
	combout => \o_wb_data~92_combout\);

-- Location: FF_X17_Y5_N55
\un[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(28),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(28));

-- Location: LABCELL_X17_Y5_N54
\o_wb_data~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~93_combout\ = ( \Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & ((!\o_wb_data~23_combout\) # (un(28))))) # (\o_wb_data~92_combout\) ) ) # ( !\Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & (\o_wb_data~23_combout\ & un(28)))) # 
-- (\o_wb_data~92_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111101001111010111110100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_o_wb_data~92_combout\,
	datad => ALT_INV_un(28),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~93_combout\);

-- Location: LABCELL_X16_Y5_N15
\o_wb_data~94\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~94_combout\ = ( sigma(29) & ( \Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & ((\o_wb_data~1_combout\) # (\o_wb_data~26_combout\)))) ) ) ) # ( !sigma(29) & ( \Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & 
-- (!\o_wb_data~26_combout\ & \o_wb_data~1_combout\))) ) ) ) # ( sigma(29) & ( !\Mux18~1_combout\ & ( (\Equal0~1_combout\ & (\Equal0~0_combout\ & \o_wb_data~26_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000100000000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~1_combout\,
	datab => \ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_o_wb_data~26_combout\,
	datad => \ALT_INV_o_wb_data~1_combout\,
	datae => ALT_INV_sigma(29),
	dataf => \ALT_INV_Mux18~1_combout\,
	combout => \o_wb_data~94_combout\);

-- Location: FF_X17_Y5_N58
\un[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(29),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(29));

-- Location: LABCELL_X17_Y5_N57
\o_wb_data~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~95_combout\ = ( \Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & ((!\o_wb_data~23_combout\) # (un(29))))) # (\o_wb_data~94_combout\) ) ) # ( !\Mux18~0_combout\ & ( ((\o_wb_data~25_combout\ & (\o_wb_data~23_combout\ & un(29)))) # 
-- (\o_wb_data~94_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100011111000011110001111101001111010111110100111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_o_wb_data~94_combout\,
	datad => ALT_INV_un(29),
	dataf => \ALT_INV_Mux18~0_combout\,
	combout => \o_wb_data~95_combout\);

-- Location: FF_X17_Y5_N49
\un[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(30),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(30));

-- Location: MLABCELL_X15_Y5_N36
\o_wb_data~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~96_combout\ = ( \Mux18~1_combout\ & ( sigma(30) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(30) & ( (\o_wb_data~26_combout\ & (\Equal0~0_combout\ 
-- & \Equal0~1_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(30) & ( (\o_wb_data~1_combout\ & (!\o_wb_data~26_combout\ & (\Equal0~0_combout\ & \Equal0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~1_combout\,
	datab => \ALT_INV_o_wb_data~26_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(30),
	combout => \o_wb_data~96_combout\);

-- Location: LABCELL_X17_Y5_N48
\o_wb_data~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~97_combout\ = ( \o_wb_data~96_combout\ ) # ( !\o_wb_data~96_combout\ & ( (\o_wb_data~25_combout\ & ((!\o_wb_data~23_combout\ & (\Mux18~0_combout\)) # (\o_wb_data~23_combout\ & ((un(30)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~25_combout\,
	datab => \ALT_INV_o_wb_data~23_combout\,
	datac => \ALT_INV_Mux18~0_combout\,
	datad => ALT_INV_un(30),
	dataf => \ALT_INV_o_wb_data~96_combout\,
	combout => \o_wb_data~97_combout\);

-- Location: FF_X18_Y4_N40
\un[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \i_clk~inputCLKENA0_outclk\,
	asdata => \adder_32bit_0|o_s\(31),
	clrn => \ALT_INV_i_rst~inputCLKENA0_outclk\,
	sclr => \ALT_INV_state_1.1000000000~q\,
	sload => VCC,
	ena => \un[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => un(31));

-- Location: LABCELL_X17_Y4_N36
\o_wb_data~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~98_combout\ = ( \Mux18~1_combout\ & ( sigma(31) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & ((\o_wb_data~26_combout\) # (\o_wb_data~1_combout\)))) ) ) ) # ( !\Mux18~1_combout\ & ( sigma(31) & ( (\Equal0~0_combout\ & (\Equal0~1_combout\ & 
-- \o_wb_data~26_combout\)) ) ) ) # ( \Mux18~1_combout\ & ( !sigma(31) & ( (\Equal0~0_combout\ & (\o_wb_data~1_combout\ & (\Equal0~1_combout\ & !\o_wb_data~26_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000001010000000100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_o_wb_data~1_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_o_wb_data~26_combout\,
	datae => \ALT_INV_Mux18~1_combout\,
	dataf => ALT_INV_sigma(31),
	combout => \o_wb_data~98_combout\);

-- Location: LABCELL_X18_Y4_N39
\o_wb_data~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \o_wb_data~99_combout\ = ( un(31) & ( \o_wb_data~98_combout\ ) ) # ( !un(31) & ( \o_wb_data~98_combout\ ) ) # ( un(31) & ( !\o_wb_data~98_combout\ & ( (\o_wb_data~25_combout\ & ((\Mux18~0_combout\) # (\o_wb_data~23_combout\))) ) ) ) # ( !un(31) & ( 
-- !\o_wb_data~98_combout\ & ( (!\o_wb_data~23_combout\ & (\Mux18~0_combout\ & \o_wb_data~25_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_o_wb_data~23_combout\,
	datab => \ALT_INV_Mux18~0_combout\,
	datac => \ALT_INV_o_wb_data~25_combout\,
	datae => ALT_INV_un(31),
	dataf => \ALT_INV_o_wb_data~98_combout\,
	combout => \o_wb_data~99_combout\);

-- Location: IOIBUF_X86_Y81_N18
\i_wb_adr[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(0),
	o => \i_wb_adr[0]~input_o\);

-- Location: IOIBUF_X84_Y81_N52
\i_wb_adr[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_i_wb_adr(1),
	o => \i_wb_adr[1]~input_o\);

-- Location: MLABCELL_X65_Y42_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


