

================================================================
== Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12'
================================================================
* Date:           Wed Jan 17 08:24:13 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.278 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5122|     5122|  51.220 us|  51.220 us|  5122|  5122|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12  |     5120|     5120|         2|          1|          1|  5120|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_14 = alloca i32 1"   --->   Operation 8 'alloca' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten46 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten46"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %i_14"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten32"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten46_load = load i13 %indvar_flatten46" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 16 'load' 'indvar_flatten46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.90ns)   --->   "%icmp_ln697 = icmp_eq  i13 %indvar_flatten46_load, i13 5120" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 18 'icmp' 'icmp_ln697' <Predicate = true> <Delay = 1.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.53ns)   --->   "%add_ln697_1 = add i13 %indvar_flatten46_load, i13 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 19 'add' 'add_ln697_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln697 = br i1 %icmp_ln697, void %.preheader2, void %.lr.ph49.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 20 'br' 'br_ln697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 21 'load' 'k_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i10 %indvar_flatten32" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 23 'load' 'indvar_flatten32_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_14_load = load i5 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 24 'load' 'i_14_load' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.02ns)   --->   "%add_ln697 = add i5 %i_14_load, i5 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 25 'add' 'add_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%icmp_ln698 = icmp_eq  i10 %indvar_flatten32_load, i10 256" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 26 'icmp' 'icmp_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%select_ln697 = select i1 %icmp_ln698, i5 0, i5 %j_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 27 'select' 'select_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%select_ln697_1 = select i1 %icmp_ln698, i5 %add_ln697, i5 %i_14_load" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 28 'select' 'select_ln697_1' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln697_1, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln697)   --->   "%xor_ln697 = xor i1 %icmp_ln698, i1 1" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 30 'xor' 'xor_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns)   --->   "%icmp_ln699 = icmp_eq  i5 %k_load, i5 16" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 31 'icmp' 'icmp_ln699' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln697 = and i1 %icmp_ln699, i1 %xor_ln697" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 32 'and' 'and_ln697' <Predicate = (!icmp_ln697)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.02ns)   --->   "%add_ln698 = add i5 %select_ln697, i5 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 33 'add' 'add_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln698)   --->   "%or_ln698 = or i1 %and_ln697, i1 %icmp_ln698" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 34 'or' 'or_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln698 = select i1 %or_ln698, i5 0, i5 %k_load" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 35 'select' 'select_ln698' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns)   --->   "%select_ln698_1 = select i1 %and_ln697, i5 %add_ln698, i5 %select_ln697" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 36 'select' 'select_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i5 %select_ln698_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 37 'zext' 'zext_ln700' <Predicate = (!icmp_ln697)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.36ns)   --->   "%add_ln700 = add i9 %tmp_s, i9 %zext_ln700" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 38 'add' 'add_ln700' <Predicate = (!icmp_ln697)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.02ns)   --->   "%add_ln699 = add i5 %select_ln698, i5 1" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 39 'add' 'add_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.41ns)   --->   "%add_ln698_1 = add i10 %indvar_flatten32_load, i10 1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 40 'add' 'add_ln698_1' <Predicate = (!icmp_ln697)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.99ns)   --->   "%select_ln698_2 = select i1 %icmp_ln698, i10 1, i10 %add_ln698_1" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 41 'select' 'select_ln698_2' <Predicate = (!icmp_ln697)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.29ns)   --->   "%store_ln697 = store i13 %add_ln697_1, i13 %indvar_flatten46" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 42 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln697 = store i5 %select_ln697_1, i5 %i_14" [DynMap/DynMap_4HLS.cpp:697]   --->   Operation 43 'store' 'store_ln697' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 44 [1/1] (1.29ns)   --->   "%store_ln698 = store i10 %select_ln698_2, i10 %indvar_flatten32" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 44 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln698 = store i5 %select_ln698_1, i5 %j" [DynMap/DynMap_4HLS.cpp:698]   --->   Operation 45 'store' 'store_ln698' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln699 = store i5 %add_ln699, i5 %k" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 46 'store' 'store_ln699' <Predicate = (!icmp_ln697)> <Delay = 1.29>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln697)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_697_10_VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5120, i64 5120, i64 5120"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_698_11_VITIS_LOOP_699_12_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_28_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %add_ln700, i4 0" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 51 'bitconcatenate' 'tmp_28_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln700_1 = zext i5 %select_ln698" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 53 'zext' 'zext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.53ns)   --->   "%add_ln700_1 = add i13 %tmp_28_cast, i13 %zext_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 54 'add' 'add_ln700_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i13 %add_ln700_1" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 55 'zext' 'zext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %zext_ln700_2" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 56 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln699 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [DynMap/DynMap_4HLS.cpp:699]   --->   Operation 57 'specloopname' 'specloopname_ln699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.77ns)   --->   "%store_ln700 = store i1 0, i13 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:700]   --->   Operation 58 'store' 'store_ln700' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2.preheader"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten46') [6]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten46' [7]  (1.3 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'load' operation ('indvar_flatten32_load', DynMap/DynMap_4HLS.cpp:698) on local variable 'indvar_flatten32' [22]  (0 ns)
	'icmp' operation ('icmp_ln698', DynMap/DynMap_4HLS.cpp:698) [27]  (1.94 ns)
	'select' operation ('select_ln697', DynMap/DynMap_4HLS.cpp:697) [28]  (0.976 ns)
	'add' operation ('add_ln698', DynMap/DynMap_4HLS.cpp:698) [35]  (1.02 ns)
	'select' operation ('select_ln698_1', DynMap/DynMap_4HLS.cpp:698) [39]  (0.976 ns)
	'add' operation ('add_ln700', DynMap/DynMap_4HLS.cpp:700) [41]  (1.36 ns)

 <State 3>: 4.31ns
The critical path consists of the following:
	'add' operation ('add_ln700_1', DynMap/DynMap_4HLS.cpp:700) [45]  (1.54 ns)
	'getelementptr' operation ('placement_dynamic_bypass_occupy_addr', DynMap/DynMap_4HLS.cpp:700) [47]  (0 ns)
	'store' operation ('store_ln700', DynMap/DynMap_4HLS.cpp:700) of constant 0 on array 'placement_dynamic_bypass_occupy' [49]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
