(pcb /home/vsadmin/Projects/Personal/VGA_PLD/VGA_SRAM_Shield/VGA_SRAM_Shield.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "8.0.4+dfsg-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (layer In2.Cu
      (type signal)
      (property
        (index 2)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 3)
      )
    )
    (boundary
      (path pcb 0  126721 -133325  126721 -178460  122250 -178460  120625 -180086
            120625 -183769  120548 -183771  120400 -183811  120267 -183888
            120159 -183996  120083 -184129  120043 -184277  120040 -184353
            30925 -184300  29200 -182581  29200 -136150  31394.4 -133960
            34340.8 -131013  124384 -130962  126721 -133325)
    )
    (via "Via[0-3]_600:300_um")
    (rule
      (width 200)
      (clearance 200)
      (clearance 200 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_SMD:CP_Elec_4x4.5
      (place C9 33324.800000 -136829.800000 front 180.000000 (PN C_Small))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x02_P2.54mm_Vertical
      (place J2 42468.800000 -133625.000000 front 0.000000 (PN "PWR AUX"))
    )
    (component Connector_USB:USB_A_Molex_67643_Horizontal
      (place J5 35355.000000 -174390.000000 front 0.000000 (PN USB_A))
    )
    (component "Package_SO:SO-16_3.9x9.9mm_P1.27mm"
      (place U10 98450.400000 -152917.600000 front 90.000000 (PN 74LS161))
      (place U5 98450.400000 -176571.200000 front 90.000000 (PN 74LS161))
      (place U7 98450.400000 -168691.000000 front 90.000000 (PN 74LS161))
    )
    (component "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (place J3 41460.000000 -159735.000000 front -90.000000 (PN DE15_Receptacle_HighDensity))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 90144.600000 -177266.600000 front 90.000000 (PN "TCXO-14"))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U8 49885.600000 -167995.600000 front 90.000000 (PN GAL22V10))
      (place U9 49860.200000 -178993.800000 front 90.000000 (PN GAL22V10))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm"
      (place U2 111175.800000 -173454.000000 front 90.000000 (PN 74HC245))
    )
    (component "Package_SO:SO-14_3.9x8.65mm_P1.27mm"
      (place U19 108269.000000 -152349.200000 front 0.000000 (PN 74HC14))
      (place U16 115784.400000 -161671.000000 front 0.000000 (PN 74LS08))
      (place U15 108294.400000 -161671.000000 front 0.000000 (PN 74LS32))
    )
    (component "Package_SO:TSOP-II-44_10.16x18.41mm_P0.8mm"
      (place U1 94406.200000 -141833.100000 front 90.000000 (PN "K6X8008T2B-TF55"))
    )
    (component "Package_SO:SO-16_3.9x9.9mm_P1.27mm::1"
      (place U6 98450.400000 -160893.200000 front 90.000000 (PN 74LS161))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::1"
      (place U18 78003.400000 -152834.400000 front 90.000000 (PN 74HC245))
    )
    (component "Package_SO:SO-14_3.9x8.65mm_P1.27mm::1"
      (place U17 115784.400000 -152323.800000 front 0.000000 (PN 74HC00))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::2"
      (place U20 78003.400000 -141023.400000 front 90.000000 (PN 74HC245))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::3"
      (place U14 64490.600000 -140995.400000 front 90.000000 (PN 74HC245))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C8 86624.200000 -157835.600000 front 180.000000 (PN 560pf))
    )
    (component "Package_SO:SO-16_3.9x9.9mm_P1.27mm::2"
      (place U4 108264.400000 -142341.600000 front 0.000000 (PN 74LS161))
      (place U3 115808.200000 -142316.200000 front 0.000000 (PN 74LS161))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place R1 90090.000000 -153670.000000 front 0.000000 (PN R470))
      (place R8 90068.400000 -155752.800000 front 180.000000 (PN R1.8K))
      (place R4 45800.000000 -163245.800000 front 180.000000 (PN R2.2K))
      (place R11 45794.300000 -167513.000000 front 0.000000 (PN R100))
      (place R12 45768.900000 -169621.200000 front 0.000000 (PN R100))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C7 86639.400000 -155752.800000 front 180.000000 (PN 560pf))
      (place C5 86659.800000 -153670.000000 front 180.000000 (PN 560pf))
      (place C3 86664.800000 -151612.600000 front 180.000000 (PN 560pf))
      (place C2 86664.800000 -149555.200000 front 180.000000 (PN 560pf))
    )
    (component "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::4"
      (place U12 51054.000000 -140995.400000 front 90.000000 (PN 74HC245))
      (place U13 64516.000000 -152831.800000 front 90.000000 (PN 74HC245))
      (place U11 51079.400000 -152806.400000 front 90.000000 (PN 74HC245))
    )
    (component Resistor_SMD:R_0805_2012Metric::1
      (place R2 45796.200000 -161213.800000 front 180.000000 (PN R800))
      (place R5 90115.400000 -151612.600000 front 180.000000 (PN R470))
      (place R7 90117.300000 -149529.800000 front 180.000000 (PN R470))
      (place R6 45796.200000 -165328.600000 front 180.000000 (PN R1.2K))
      (place R3 90066.500000 -157835.600000 front 180.000000 (PN R1.8K))
    )
    (component "arduino-library:Arduino_Due_Shield"
      (place A1 27635.200000 -184531.000000 front 0.000000 (PN Arduino_Due_Shield))
    )
  )
  (library
    (image Capacitor_SMD:CP_Elec_4x4.5
      (outline (path signal 100  -2000 0  -1980.54 278.346  -1922.52 551.275  -1827.09 813.473
            -1696.1 1059.84  -1532.09 1285.58  -1338.26 1486.29  -1118.39 1658.08
            -876.742 1797.59  -618.034 1902.11  -347.296 1969.62  -69.799 1998.78
            209.057 1989.04  483.844 1940.59  749.213 1854.37  1000 1732.05
            1231.32 1576.02  1438.68 1389.32  1618.03 1175.57  1765.89 938.943
            1879.38 684.04  1956.3 415.823  1995.13 139.513  1995.13 -139.513
            1956.3 -415.823  1879.38 -684.04  1765.89 -938.943  1618.03 -1175.57
            1438.68 -1389.32  1231.32 -1576.02  1000 -1732.05  749.213 -1854.37
            483.844 -1940.59  209.057 -1989.04  -69.799 -1998.78  -347.296 -1969.62
            -618.034 -1902.11  -876.742 -1797.59  -1118.39 -1658.08  -1338.26 -1486.29
            -1532.09 -1285.58  -1696.1 -1059.84  -1827.09 -813.473  -1922.52 -551.275
            -1980.54 -278.346  -2000 0))
      (outline (path signal 100  2150 2150  2150 -2150))
      (outline (path signal 100  -1150 -2150  2150 -2150))
      (outline (path signal 100  -1150 2150  2150 2150))
      (outline (path signal 100  -1374.77 1200  -1374.77 800))
      (outline (path signal 100  -1574.77 1000  -1174.77 1000))
      (outline (path signal 100  -2150 -1150  -1150 -2150))
      (outline (path signal 100  -2150 1150  -1150 2150))
      (outline (path signal 100  -2150 1150  -2150 -1150))
      (outline (path signal 50  3350 -1050  2400 -1050))
      (outline (path signal 50  3350 1050  3350 -1050))
      (outline (path signal 50  2400 -1050  2400 -2400))
      (outline (path signal 50  2400 1050  3350 1050))
      (outline (path signal 50  2400 2400  2400 1050))
      (outline (path signal 50  -1250 -2400  2400 -2400))
      (outline (path signal 50  -1250 2400  2400 2400))
      (outline (path signal 50  -2400 -1250  -1250 -2400))
      (outline (path signal 50  -2400 -1050  -2400 -1250))
      (outline (path signal 50  -2400 1050  -3350 1050))
      (outline (path signal 50  -2400 1250  -1250 2400))
      (outline (path signal 50  -2400 1250  -2400 1050))
      (outline (path signal 50  -3350 -1050  -2400 -1050))
      (outline (path signal 50  -3350 1050  -3350 -1050))
      (outline (path signal 120  2260 -2260  2260 -1060))
      (outline (path signal 120  2260 2260  2260 1060))
      (outline (path signal 120  -1195.56 -2260  2260 -2260))
      (outline (path signal 120  -1195.56 2260  2260 2260))
      (outline (path signal 120  -2260 -1195.56  -1195.56 -2260))
      (outline (path signal 120  -2260 -1195.56  -2260 -1060))
      (outline (path signal 120  -2260 1195.56  -1195.56 2260))
      (outline (path signal 120  -2260 1195.56  -2260 1060))
      (outline (path signal 120  -2750 1810  -2750 1310))
      (outline (path signal 120  -3000 1560  -2500 1560))
      (pin RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0 2 1800 0)
      (pin RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0 1 -1800 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x02_P2.54mm_Vertical
      (outline (path signal 120  -3870 1330  -3870 -3870))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 -3870  1330 -3870))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  -4340 -4300  -4340 1800))
      (outline (path signal 50  1760 1800  1760 -4300))
      (outline (path signal 50  1760 -4300  -4340 -4300))
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  -3810 -3810  -3810 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -3810))
      (outline (path signal 100  1270 -3810  -3810 -3810))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
    )
    (image Connector_USB:USB_A_Molex_67643_Horizontal
      (outline (path signal 120  -3810 -12580  -3810 -13100))
      (outline (path signal 120  -3810 -13100  10810 -13100))
      (outline (path signal 120  -3160 2380  -3160 -950))
      (outline (path signal 120  -3160 2380  10160 2380))
      (outline (path signal 120  -3160 -12580  -3810 -12580))
      (outline (path signal 120  -3160 -12580  -3160 -4470))
      (outline (path signal 120  -900 2600  900 2600))
      (outline (path signal 120  10160 2380  10160 -950))
      (outline (path signal 120  10160 -4470  10160 -12580))
      (outline (path signal 120  10810 -12580  10160 -12580))
      (outline (path signal 120  10810 -13100  10810 -12580))
      (outline (path signal 50  -4200 -12190  -3550 -12190))
      (outline (path signal 50  -4200 -13490  -4200 -12190))
      (outline (path signal 50  -4200 -13490  11200 -13490))
      (outline (path signal 50  -3550 2770  -3550 -760))
      (outline (path signal 50  -3550 2770  10550 2770))
      (outline (path signal 50  -3550 -12190  -3550 -4660))
      (outline (path signal 50  10550 2770  10550 -760))
      (outline (path signal 50  10550 -12190  10550 -4660))
      (outline (path signal 50  11200 -12190  10550 -12190))
      (outline (path signal 50  11200 -13490  11200 -12190))
      (outline (path signal 0  -3532.32 -742.322  -3525 -760  -3532.32 -777.678  -3544.42 -782.686
            -3544.02 -784.276  -3795.1 -864.102  -4033.38 -976.504  -4254.66 -1119.5
            -4455.03 -1290.57  -4630.96 -1486.68  -4779.34 -1704.38  -4897.56 -1939.84
            -4983.52 -2188.88  -5035.71 -2447.12  -5053.21 -2710  -5035.71 -2972.88
            -4983.52 -3231.12  -4897.56 -3480.16  -4779.34 -3715.62  -4630.96 -3933.32
            -4455.03 -4129.44  -4254.66 -4300.5  -4033.38 -4443.5  -3795.1 -4555.9
            -3544.02 -4635.72  -3544.42 -4637.31  -3532.32 -4642.32  -3525 -4660
            -3532.32 -4677.68  -3550 -4685  -3555.59 -4682.69  -3555.97 -4684.27
            -3813.38 -4602.44  -4057.67 -4487.2  -4284.53 -4340.6  -4489.95 -4165.22
            -4670.32 -3964.16  -4822.44 -3740.97  -4943.63 -3499.58  -5031.76 -3244.26
            -5085.27 -2979.51  -5103.21 -2710  -5085.27 -2440.49  -5031.76 -2175.74
            -4943.63 -1920.42  -4822.44 -1679.03  -4670.32 -1455.84  -4489.95 -1254.78
            -4284.53 -1079.4  -4057.67 -932.8  -3813.38 -817.563  -3555.97 -735.725
            -3555.59 -737.312  -3550 -735))
      (outline (path signal 0  10555.6 -737.312  10556 -735.725  10813.4 -817.563  11057.7 -932.8
            11284.5 -1079.4  11490 -1254.78  11670.3 -1455.84  11822.4 -1679.03
            11943.6 -1920.42  12031.8 -2175.74  12085.3 -2440.49  12103.2 -2710
            12085.3 -2979.51  12031.8 -3244.26  11943.6 -3499.58  11822.4 -3740.97
            11670.3 -3964.16  11490 -4165.22  11284.5 -4340.6  11057.7 -4487.2
            10813.4 -4602.44  10556 -4684.27  10555.6 -4682.69  10550 -4685
            10532.3 -4677.68  10525 -4660  10532.3 -4642.32  10544.4 -4637.31
            10544 -4635.72  10795.1 -4555.9  11033.4 -4443.5  11254.7 -4300.5
            11455 -4129.44  11631 -3933.32  11779.3 -3715.62  11897.6 -3480.16
            11983.5 -3231.12  12035.7 -2972.88  12053.2 -2710  12035.7 -2447.12
            11983.5 -2188.88  11897.6 -1939.84  11779.3 -1704.38  11631 -1486.68
            11455 -1290.57  11254.7 -1119.5  11033.4 -976.504  10795.1 -864.102
            10544 -784.276  10544.4 -782.686  10532.3 -777.678  10525 -760
            10532.3 -742.322  10550 -735))
      (outline (path signal 100  -3700 -12690  -3700 -12990))
      (outline (path signal 100  -3700 -12990  10700 -12990))
      (outline (path signal 100  -3050 2270  10050 2270))
      (outline (path signal 100  -3050 -9270  10050 -9270))
      (outline (path signal 100  -3050 -12690  -3700 -12690))
      (outline (path signal 100  -3050 -12690  -3050 2270))
      (outline (path signal 100  -1000 2270  0 1270))
      (outline (path signal 100  0 1270  1000 2270))
      (outline (path signal 100  10050 2270  10050 -12690))
      (outline (path signal 100  10700 -12690  10050 -12690))
      (outline (path signal 100  10700 -12990  10700 -12690))
      (pin Rect[A]Pad_1600x1500_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 3 4500 0)
      (pin Round[A]Pad_1600_um 4 7000 0)
      (pin Round[A]Pad_3000_um 5 -3070 -2710)
      (pin Round[A]Pad_3000_um 5@1 10070 -2710)
    )
    (image "Package_SO:SO-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 5060  -1950 5060))
      (outline (path signal 120  0 5060  1950 5060))
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 16 2575 4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 15 2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 14 2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 13 2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 12 2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 11 2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 10 2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 9 2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 8 -2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 7 -2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 6 -2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 5 -2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 4 -2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 3 -2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 2 -2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 1 -2575 4445)
    )
    (image "Connector_Dsub:DSUB-15-HD_Female_Horizontal_P2.29x1.98mm_EdgePinOffset8.35mm_Housed_MountingHolesOffset10.89mm"
      (outline (path signal 120  -19800 -12250  -19800 1640))
      (outline (path signal 120  -19800 1640  11170 1640))
      (outline (path signal 120  11170 1640  11170 -12250))
      (outline (path signal 120  0 2101.32  -250 2534.34))
      (outline (path signal 120  -250 2534.34  250 2534.34))
      (outline (path signal 120  250 2534.34  0 2101.32))
      (outline (path signal 50  -20250 -19250  11650 -19250))
      (outline (path signal 50  11650 -19250  11650 2100))
      (outline (path signal 50  -20250 2100  -20250 -19250))
      (outline (path signal 50  11650 2100  -20250 2100))
      (outline (path signal 100  -12465 -18710  3835 -18710))
      (outline (path signal 100  3835 -18710  3835 -12710))
      (outline (path signal 100  -19315 -17710  -14315 -17710))
      (outline (path signal 100  -14315 -17710  -14315 -12710))
      (outline (path signal 100  5685 -17710  10685 -17710))
      (outline (path signal 100  10685 -17710  10685 -12710))
      (outline (path signal 100  -19740 -12710  11110 -12710))
      (outline (path signal 100  -19315 -12710  -19315 -17710))
      (outline (path signal 100  -14315 -12710  -19315 -12710))
      (outline (path signal 100  -12465 -12710  -12465 -18710))
      (outline (path signal 100  3835 -12710  -12465 -12710))
      (outline (path signal 100  5685 -12710  5685 -17710))
      (outline (path signal 100  10685 -12710  5685 -12710))
      (outline (path signal 100  11110 -12710  11110 -12310))
      (outline (path signal 100  -19740 -12310  -19740 -12710))
      (outline (path signal 100  -19740 -12310  11110 -12310))
      (outline (path signal 100  -18415 -12310  -18415 -1420))
      (outline (path signal 100  -15215 -12310  -15215 -1420))
      (outline (path signal 100  6585 -12310  6585 -1420))
      (outline (path signal 100  9785 -12310  9785 -1420))
      (outline (path signal 100  11110 -12310  -19740 -12310))
      (outline (path signal 100  11110 -12310  11110 1580))
      (outline (path signal 100  -19740 1580  -19740 -12310))
      (outline (path signal 100  11110 1580  -19740 1580))
      (outline (path signal 0  -18446.6 -1174.08  -18391.7 -933.654  -18301.6 -704.092
            -18178.3 -490.522  -18024.5 -297.715  -17843.8 -129.978  -17640 8.942
            -17417.8 115.942  -17182.2 188.631  -16938.3 225.386  -16691.7 225.386
            -16447.8 188.631  -16212.2 115.942  -15990 8.942  -15786.2 -129.978
            -15605.5 -297.715  -15451.7 -490.522  -15328.4 -704.092  -15238.3 -933.654
            -15183.4 -1174.08  -15165 -1420  -15179.6 -1455.36  -15215 -1470
            -15250.4 -1455.36  -15265 -1420  -15282.3 -1188.98  -15333.9 -963.129
            -15418.5 -747.48  -15534.3 -546.854  -15678.8 -365.732  -15848.6 -208.161
            -16040 -77.661  -16248.7 22.854  -16470.1 91.138  -16699.2 125.666
            -16930.8 125.666  -17159.9 91.138  -17381.3 22.854  -17590 -77.661
            -17781.4 -208.161  -17951.2 -365.732  -18095.7 -546.854  -18211.5 -747.48
            -18296.1 -963.129  -18347.7 -1188.98  -18365 -1420  -18379.6 -1455.36
            -18415 -1470  -18450.4 -1455.36  -18465 -1420))
      (outline (path signal 0  6553.43 -1174.08  6608.31 -933.654  6698.4 -704.092  6821.71 -490.522
            6975.46 -297.715  7156.24 -129.978  7360 8.942  7582.19 115.942
            7817.84 188.631  8061.69 225.386  8308.31 225.386  8552.16 188.631
            8787.81 115.942  9010 8.942  9213.76 -129.978  9394.54 -297.715
            9548.29 -490.522  9671.6 -704.092  9761.69 -933.654  9816.57 -1174.08
            9835 -1420  9820.35 -1455.36  9785 -1470  9749.65 -1455.36  9735 -1420
            9717.69 -1188.98  9666.14 -963.129  9581.5 -747.48  9465.67 -546.854
            9321.23 -365.732  9151.41 -208.161  8960 -77.661  8751.28 22.854
            8529.91 91.138  8300.83 125.666  8069.17 125.666  7840.09 91.138
            7618.72 22.854  7410 -77.661  7218.59 -208.161  7048.77 -365.732
            6904.33 -546.854  6788.5 -747.48  6703.86 -963.129  6652.31 -1188.98
            6635 -1420  6620.35 -1455.36  6585 -1470  6549.65 -1455.36  6535 -1420))
      (pin Round[A]Pad_4000_um 0 -16815 -1420)
      (pin Round[A]Pad_4000_um 0@1 8185 -1420)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 -2290 0)
      (pin Round[A]Pad_1600_um 3 -4580 0)
      (pin Round[A]Pad_1600_um 4 -6870 0)
      (pin Round[A]Pad_1600_um 5 -9160 0)
      (pin Round[A]Pad_1600_um 6 1145 -1980)
      (pin Round[A]Pad_1600_um 7 -1145 -1980)
      (pin Round[A]Pad_1600_um 8 -3435 -1980)
      (pin Round[A]Pad_1600_um 9 -5725 -1980)
      (pin Round[A]Pad_1600_um 10 -8015 -1980)
      (pin Round[A]Pad_1600_um 11 0 -3960)
      (pin Round[A]Pad_1600_um 12 -2290 -3960)
      (pin Round[A]Pad_1600_um 13 -4580 -3960)
      (pin Round[A]Pad_1600_um 14 -6870 -3960)
      (pin Round[A]Pad_1600_um 15 -9160 -3960)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 0  -2037.57 10217.6  -2080 10200  -2214.61 10186.7  -2344.05 10147.5
            -2463.34 10083.7  -2567.9 9997.9  -2653.71 9893.34  -2717.48 9774.05
            -2756.74 9644.61  -2770 9510  -2787.57 9467.57  -2830 9450  -2872.43 9467.57
            -2890 9510  -2874.44 9668.02  -2828.34 9819.97  -2753.49 9960.01
            -2652.76 10082.8  -2530.01 10183.5  -2389.97 10258.3  -2238.02 10304.4
            -2080 10320  -2037.57 10302.4  -2020 10260))
      (outline (path signal 0  18112.4 9467.57  18070 9450  18027.6 9467.57  18010 9510
            17996.7 9644.61  17957.5 9774.05  17893.7 9893.34  17807.9 9997.9
            17703.3 10083.7  17584.1 10147.5  17454.6 10186.7  17320 10200
            17277.6 10217.6  17260 10260  17277.6 10302.4  17320 10320  17478 10304.4
            17630 10258.3  17770 10183.5  17892.8 10082.8  17993.5 9960.01
            18068.3 9819.97  18114.4 9668.02  18130 9510))
      (outline (path signal 0  18114.4 -2048.02  18068.3 -2199.97  17993.5 -2340.01  17892.8 -2462.76
            17770 -2563.49  17630 -2638.34  17478 -2684.44  17320 -2700
            17277.6 -2682.43  17260 -2640  17277.6 -2597.57  17320 -2580
            17454.6 -2566.74  17584.1 -2527.48  17703.3 -2463.71  17807.9 -2377.9
            17893.7 -2273.34  17957.5 -2154.05  17996.7 -2024.61  18010 -1890
            18027.6 -1847.57  18070 -1830  18112.4 -1847.57  18130 -1890))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 0  -2044.64 10124.6  -2080 10110  -2213.51 10095  -2340.33 10050.6
            -2454.09 9979.1  -2549.1 9884.09  -2620.58 9770.33  -2664.96 9643.51
            -2680 9510  -2694.64 9474.65  -2730 9460  -2765.36 9474.65  -2780 9510
            -2766.55 9646.56  -2726.72 9777.88  -2662.03 9898.9  -2574.97 10005
            -2468.9 10092  -2347.88 10156.7  -2216.56 10196.5  -2080 10210
            -2044.64 10195.4  -2030 10160))
      (outline (path signal 0  -1344.64 9124.65  -1380 9110  -1472.7 9095.32  -1556.34 9052.7
            -1622.7 8986.33  -1665.32 8902.7  -1680 8810  -1694.64 8774.65
            -1730 8760  -1765.36 8774.65  -1780 8810  -1766.37 8913.53  -1726.41 9010
            -1662.84 9092.84  -1580 9156.41  -1483.53 9196.37  -1380 9210
            -1344.64 9195.35  -1330 9160))
      (outline (path signal 0  17005.4 8774.65  16970 8760  16934.6 8774.65  16920 8810
            16905.3 8902.7  16862.7 8986.34  16796.3 9052.7  16712.7 9095.32
            16620 9110  16584.6 9124.65  16570 9160  16584.6 9195.35  16620 9210
            16723.5 9196.37  16820 9156.41  16902.8 9092.84  16966.4 9010
            17006.4 8913.53  17020 8810))
      (outline (path signal 0  17006.4 -1293.53  16966.4 -1390  16902.8 -1472.84  16820 -1536.41
            16723.5 -1576.37  16620 -1590  16584.6 -1575.36  16570 -1540
            16584.6 -1504.64  16620 -1490  16712.7 -1475.32  16796.3 -1432.7
            16862.7 -1366.34  16905.3 -1282.7  16920 -1190  16934.6 -1154.64
            16970 -1140  17005.4 -1154.64  17020 -1190))
      (outline (path signal 0  18005.4 9474.65  17970 9460  17934.6 9474.65  17920 9510
            17905 9643.51  17860.6 9770.33  17789.1 9884.09  17694.1 9979.1
            17580.3 10050.6  17453.5 10095  17320 10110  17284.6 10124.6
            17270 10160  17284.6 10195.4  17320 10210  17456.6 10196.5  17587.9 10156.7
            17708.9 10092  17815 10005  17902 9898.9  17966.7 9777.88  18006.5 9646.56
            18020 9510))
      (outline (path signal 0  18006.5 -2026.56  17966.7 -2157.88  17902 -2278.9  17815 -2384.97
            17708.9 -2472.03  17587.9 -2536.72  17456.6 -2576.55  17320 -2590
            17284.6 -2575.36  17270 -2540  17284.6 -2504.64  17320 -2490
            17453.5 -2474.96  17580.3 -2430.58  17694.1 -2359.1  17789.1 -2264.09
            17860.6 -2150.33  17905 -2023.51  17920 -1890  17934.6 -1854.64
            17970 -1840  18005.4 -1854.64  18020 -1890))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 7 15240 0)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 14 0 7620)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 0  4851.95 1135.23  4798.42 947.084  4711.23 771.982  4593.35 615.883
            4448.79 484.102  4282.48 381.127  4100.08 310.465  3907.8 274.522
            3712.2 274.522  3519.92 310.465  3337.52 381.127  3171.21 484.102
            3026.65 615.883  2908.77 771.982  2821.58 947.084  2768.05 1135.23
            2750 1330  2767.57 1372.43  2810 1390  2852.43 1372.43  2870 1330
            2888.06 1146.62  2941.55 970.278  3028.42 807.764  3145.32 665.32
            3287.76 548.419  3450.28 461.553  3626.61 408.062  3810 390
            3993.39 408.062  4169.72 461.553  4332.24 548.419  4474.68 665.32
            4591.58 807.764  4678.45 970.278  4731.94 1146.62  4750 1330
            4767.57 1372.43  4810 1390  4852.43 1372.43  4870 1330))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm"
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
    )
    (image "Package_SO:SO-14_3.9x8.65mm_P1.27mm"
      (outline (path signal 120  0 4435  -1950 4435))
      (outline (path signal 120  0 4435  1950 4435))
      (outline (path signal 120  0 -4435  -1950 -4435))
      (outline (path signal 120  0 -4435  1950 -4435))
      (outline (path signal 50  -3700 4580  -3700 -4580))
      (outline (path signal 50  -3700 -4580  3700 -4580))
      (outline (path signal 50  3700 4580  -3700 4580))
      (outline (path signal 50  3700 -4580  3700 4580))
      (outline (path signal 100  -1950 3350  -975 4325))
      (outline (path signal 100  -1950 -4325  -1950 3350))
      (outline (path signal 100  -975 4325  1950 4325))
      (outline (path signal 100  1950 4325  1950 -4325))
      (outline (path signal 100  1950 -4325  -1950 -4325))
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 1 -2475 3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 2 -2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 3 -2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 4 -2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 5 -2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 6 -2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 7 -2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 8 2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 9 2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 10 2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 11 2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 12 2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 13 2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 14 2475 3810)
    )
    (image "Package_SO:TSOP-II-44_10.16x18.41mm_P0.8mm"
      (outline (path signal 120  5190 9315  5190 8935))
      (outline (path signal 120  0 9315  5190 9315))
      (outline (path signal 120  0 9315  -5190 9315))
      (outline (path signal 120  -5190 9315  -5190 8935))
      (outline (path signal 120  5190 -9315  5190 -8935))
      (outline (path signal 120  0 -9315  5190 -9315))
      (outline (path signal 120  0 -9315  -5190 -9315))
      (outline (path signal 120  -5190 -9315  -5190 -8935))
      (outline (path signal 50  6600 9460  -6600 9460))
      (outline (path signal 50  -6600 9460  -6600 -9460))
      (outline (path signal 50  6600 -9460  6600 9460))
      (outline (path signal 50  -6600 -9460  6600 -9460))
      (outline (path signal 100  5080 9205  5080 -9205))
      (outline (path signal 100  -4080 9205  5080 9205))
      (outline (path signal 100  -5080 8205  -4080 9205))
      (outline (path signal 100  5080 -9205  -5080 -9205))
      (outline (path signal 100  -5080 -9205  -5080 8205))
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 1 -5587.5 8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 2 -5587.5 7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 3 -5587.5 6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 4 -5587.5 6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 5 -5587.5 5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 6 -5587.5 4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 7 -5587.5 3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 8 -5587.5 2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 9 -5587.5 2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 10 -5587.5 1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 11 -5587.5 400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 12 -5587.5 -400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 13 -5587.5 -1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 14 -5587.5 -2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 15 -5587.5 -2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 16 -5587.5 -3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 17 -5587.5 -4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 18 -5587.5 -5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 19 -5587.5 -6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 20 -5587.5 -6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 21 -5587.5 -7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 22 -5587.5 -8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 23 5587.5 -8400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 24 5587.5 -7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 25 5587.5 -6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 26 5587.5 -6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 27 5587.5 -5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 28 5587.5 -4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 29 5587.5 -3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 30 5587.5 -2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 31 5587.5 -2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 32 5587.5 -1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 33 5587.5 -400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 34 5587.5 400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 35 5587.5 1200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 36 5587.5 2000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 37 5587.5 2800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 38 5587.5 3600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 39 5587.5 4400)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 40 5587.5 5200)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 41 5587.5 6000)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 42 5587.5 6800)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 43 5587.5 7600)
      (pin RoundRect[T]Pad_1525x550_138.023_um_0.000000_0 44 5587.5 8400)
    )
    (image "Package_SO:SO-16_3.9x9.9mm_P1.27mm::1"
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 5060  -1950 5060))
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 50  3700 5200  -3700 5200))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 1 -2575 4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 2 -2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 3 -2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 4 -2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 5 -2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 6 -2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 7 -2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 8 -2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 9 2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 10 2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 11 2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 12 2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 13 2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 14 2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 15 2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 16 2575 4445)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::1"
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
    )
    (image "Package_SO:SO-14_3.9x8.65mm_P1.27mm::1"
      (outline (path signal 120  0 4435  1950 4435))
      (outline (path signal 120  0 4435  -1950 4435))
      (outline (path signal 120  0 -4435  1950 -4435))
      (outline (path signal 120  0 -4435  -1950 -4435))
      (outline (path signal 50  3700 4580  -3700 4580))
      (outline (path signal 50  -3700 4580  -3700 -4580))
      (outline (path signal 50  3700 -4580  3700 4580))
      (outline (path signal 50  -3700 -4580  3700 -4580))
      (outline (path signal 100  1950 4325  1950 -4325))
      (outline (path signal 100  -975 4325  1950 4325))
      (outline (path signal 100  -1950 3350  -975 4325))
      (outline (path signal 100  1950 -4325  -1950 -4325))
      (outline (path signal 100  -1950 -4325  -1950 3350))
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 1 -2475 3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 2 -2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 3 -2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 4 -2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 5 -2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 6 -2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 7 -2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 8 2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 9 2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 10 2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 11 2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 12 2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 13 2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um_0.000000_0 14 2475 3810)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::2"
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::3"
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  0 6510  3860 6510))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
    )
    (image "Package_SO:SO-16_3.9x9.9mm_P1.27mm::2"
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 5060  -1950 5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 1 -2575 4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 2 -2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 3 -2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 4 -2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 5 -2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 6 -2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 7 -2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 8 -2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 9 2575 -4445)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 10 2575 -3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 11 2575 -1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 12 2575 -635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 13 2575 635)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 14 2575 1905)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 15 2575 3175)
      (pin RoundRect[T]Pad_1750x600_150.571_um_0.000000_0 16 2575 4445)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 1 -912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 2 912.5 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
    )
    (image "Package_SO:SOP-20_7.5x12.8mm_P1.27mm::4"
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 50  5800 -6650  5800 6650))
      (outline (path signal 50  -5800 -6650  5800 -6650))
      (outline (path signal 50  5800 6650  -5800 6650))
      (outline (path signal 50  -5800 6650  -5800 -6650))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 1 -4600 5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 2 -4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 3 -4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 4 -4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 5 -4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 6 -4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 7 -4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 8 -4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 9 -4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 10 -4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 11 4600 -5715)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 12 4600 -4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 13 4600 -3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 14 4600 -1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 15 4600 -635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 16 4600 635)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 17 4600 1905)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 18 4600 3175)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 19 4600 4445)
      (pin RoundRect[T]Pad_1900x600_150.571_um_0.000000_0 20 4600 5715)
    )
    (image Resistor_SMD:R_0805_2012Metric::1
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 1 -912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 2 912.5 0)
    )
    (image "arduino-library:Arduino_Due_Shield"
      (outline (path signal 150  0 53340  0 0))
      (outline (path signal 150  0 53340  97536 53340))
      (outline (path signal 150  0 0  99060 0))
      (outline (path signal 150  97536 53340  99060 51816))
      (outline (path signal 150  99060 40640  99060 51816))
      (outline (path signal 150  99060 1270  101600 3810))
      (outline (path signal 150  99060 0  99060 1270))
      (outline (path signal 150  101600 38100  99060 40640))
      (outline (path signal 150  101600 3810  101600 38100))
      (outline (path signal 150  -1680 12293.6  -1680 3302.6))
      (outline (path signal 150  -1680 12293.6  11810 12293.6))
      (outline (path signal 150  -1680 3302.6  11810 3302.6))
      (outline (path signal 150  -1000 42173.6  0 42173.6))
      (outline (path signal 150  -1000 34033.6  -1000 42173.6))
      (outline (path signal 150  -1000 26293.6  0 26293.6))
      (outline (path signal 150  -1000 18153.6  -1000 26293.6))
      (outline (path signal 150  0 34033.6  -1000 34033.6))
      (outline (path signal 150  0 18153.6  -1000 18153.6))
      (outline (path signal 150  11810 12293.6  11810 3302.6))
      (outline (path signal 100  17526 52070  42926 52070  42926 49530  17526 49530))
      (outline (path signal 100  26670 3810  46990 3810  46990 1270  26670 1270))
      (outline (path signal 100  44450 52070  64770 52070  64770 49530  44450 49530))
      (outline (path signal 100  49530 3810  69850 3810  69850 1270  49530 1270))
      (outline (path signal 100  67310 52070  87630 52070  87630 49530  67310 49530))
      (outline (path signal 100  72390 3810  92710 3810  92710 1270  72390 1270))
      (outline (path signal 100  92710 52070  97790 52070  97790 6350  92710 6350))
      (outline (path signal 150  93370 50800  93350.6 50448  93292.5 50100.2  93196.6 49761
            93063.9 49434.3  92896.1 49124.2  92695.2 48834.5  92463.7 48568.7
            92204.3 48329.9  91920.2 48121.1  91614.9 47944.8  91292 47803.2
            90955.6 47697.9  90609.5 47630.3  90258.2 47601.2  89905.7 47610.9
            89556.5 47659.4  89214.8 47745.9  88884.6 47869.5  88570 48028.7
            88274.8 48221.6  88002.7 48445.7  87756.9 48698.4  87540.3 48976.6
            87355.7 49277  87205.2 49595.8  87090.7 49929.3  87013.6 50273.3
            86974.9 50623.7  86974.9 50976.3  87013.6 51326.7  87090.7 51670.7
            87205.2 52004.2  87355.7 52323  87540.3 52623.4  87756.9 52901.6
            88002.7 53154.3  88274.8 53378.4  88570 53571.3  88884.6 53730.5
            89214.8 53854.1  89556.5 53940.6  89905.7 53989.1  90258.2 53998.8
            90609.5 53969.7  90955.6 53902.1  91292 53796.8  91614.9 53655.2
            91920.2 53478.9  92204.3 53270.1  92463.7 53031.3  92695.2 52765.5
            92896.1 52475.8  93063.9 52165.7  93196.6 51839  93292.5 51499.8
            93350.6 51152  93370 50800))
      (outline (path signal 150  99720 2540  99700.6 2187.97  99642.5 1840.22  99546.6 1500.96
            99413.9 1174.32  99246.1 864.247  99045.2 574.519  98813.7 308.65
            98554.3 69.867  98270.2 -138.933  97964.9 -315.214  97642 -456.836
            97305.6 -562.081  96959.5 -629.671  96608.2 -658.785  96255.7 -649.07
            95906.5 -600.645  95564.8 -514.096  95234.6 -390.475  94920 -231.281
            94624.8 -38.448  94352.7 185.683  94106.9 438.394  93890.3 716.614
            93705.7 1016.97  93555.2 1335.81  93440.7 1669.27  93363.6 2013.3
            93324.9 2363.72  93324.9 2716.28  93363.6 3066.7  93440.7 3410.73
            93555.2 3744.19  93705.7 4063.03  93890.3 4363.39  94106.9 4641.61
            94352.7 4894.32  94624.8 5118.45  94920 5311.28  95234.6 5470.48
            95564.8 5594.1  95906.5 5680.65  96255.7 5729.07  96608.2 5738.78
            96959.5 5709.67  97305.6 5642.08  97642 5536.84  97964.9 5395.21
            98270.2 5218.93  98554.3 5010.13  98813.7 4771.35  99045.2 4505.48
            99246.1 4215.75  99413.9 3905.68  99546.6 3579.04  99642.5 3239.78
            99700.6 2892.03  99720 2540))
      (outline (path signal 150  93370 50800  93350.6 50448  93292.5 50100.2  93196.6 49761
            93063.9 49434.3  92896.1 49124.2  92695.2 48834.5  92463.7 48568.7
            92204.3 48329.9  91920.2 48121.1  91614.9 47944.8  91292 47803.2
            90955.6 47697.9  90609.5 47630.3  90258.2 47601.2  89905.7 47610.9
            89556.5 47659.4  89214.8 47745.9  88884.6 47869.5  88570 48028.7
            88274.8 48221.6  88002.7 48445.7  87756.9 48698.4  87540.3 48976.6
            87355.7 49277  87205.2 49595.8  87090.7 49929.3  87013.6 50273.3
            86974.9 50623.7  86974.9 50976.3  87013.6 51326.7  87090.7 51670.7
            87205.2 52004.2  87355.7 52323  87540.3 52623.4  87756.9 52901.6
            88002.7 53154.3  88274.8 53378.4  88570 53571.3  88884.6 53730.5
            89214.8 53854.1  89556.5 53940.6  89905.7 53989.1  90258.2 53998.8
            90609.5 53969.7  90955.6 53902.1  91292 53796.8  91614.9 53655.2
            91920.2 53478.9  92204.3 53270.1  92463.7 53031.3  92695.2 52765.5
            92896.1 52475.8  93063.9 52165.7  93196.6 51839  93292.5 51499.8
            93350.6 51152  93370 50800))
      (outline (path signal 150  99720 2540  99700.6 2187.97  99642.5 1840.22  99546.6 1500.96
            99413.9 1174.32  99246.1 864.247  99045.2 574.519  98813.7 308.65
            98554.3 69.867  98270.2 -138.933  97964.9 -315.214  97642 -456.836
            97305.6 -562.081  96959.5 -629.671  96608.2 -658.785  96255.7 -649.07
            95906.5 -600.645  95564.8 -514.096  95234.6 -390.475  94920 -231.281
            94624.8 -38.448  94352.7 185.683  94106.9 438.394  93890.3 716.614
            93705.7 1016.97  93555.2 1335.81  93440.7 1669.27  93363.6 2013.3
            93324.9 2363.72  93324.9 2716.28  93363.6 3066.7  93440.7 3410.73
            93555.2 3744.19  93705.7 4063.03  93890.3 4363.39  94106.9 4641.61
            94352.7 4894.32  94624.8 5118.45  94920 5311.28  95234.6 5470.48
            95564.8 5594.1  95906.5 5680.65  96255.7 5729.07  96608.2 5738.78
            96959.5 5709.67  97305.6 5642.08  97642 5536.84  97964.9 5395.21
            98270.2 5218.93  98554.3 5010.13  98813.7 4771.35  99045.2 4505.48
            99246.1 4215.75  99413.9 3905.68  99546.6 3579.04  99642.5 3239.78
            99700.6 2892.03  99720 2540))
      (pin Oval[A]Pad_1727.2x1727.2_um @1 27940 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 3V3 35560 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5V1 38100 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5V3 93980 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um 5V4 96520 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um A0 50800 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A1 53340 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A2 55880 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A3 58420 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A4 60960 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A5 63500 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A6 66040 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A7 68580 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A8 73660 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A9 76200 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A10 78740 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um A11 81280 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um AREF 23876 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um CANR 88900 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um CANT 91440 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um D0 63500 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D1 60960 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D2 58420 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D3 55880 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D4 53340 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D5 50800 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D6 48260 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D7 45720 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D8 41656 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D9 39116 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D10 36576 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D11 34036 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D12 31496 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D13 28956 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D14 68580 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D15 71120 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D16 73660 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D17 76200 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D18 78740 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D19 81280 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D20 83820 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D21 86360 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um D22 93980 48260)
      (pin Oval[A]Pad_1727.2x1727.2_um D23 96520 48260)
      (pin Oval[A]Pad_1727.2x1727.2_um D24 93980 45720)
      (pin Oval[A]Pad_1727.2x1727.2_um D25 96520 45720)
      (pin Oval[A]Pad_1727.2x1727.2_um D26 93980 43180)
      (pin Oval[A]Pad_1727.2x1727.2_um D27 96520 43180)
      (pin Oval[A]Pad_1727.2x1727.2_um D28 93980 40640)
      (pin Oval[A]Pad_1727.2x1727.2_um D29 96520 40640)
      (pin Oval[A]Pad_1727.2x1727.2_um D30 93980 38100)
      (pin Oval[A]Pad_1727.2x1727.2_um D31 96520 38100)
      (pin Oval[A]Pad_1727.2x1727.2_um D32 93980 35560)
      (pin Oval[A]Pad_1727.2x1727.2_um D33 96520 35560)
      (pin Oval[A]Pad_1727.2x1727.2_um D34 93980 33020)
      (pin Oval[A]Pad_1727.2x1727.2_um D35 96520 33020)
      (pin Oval[A]Pad_1727.2x1727.2_um D36 93980 30480)
      (pin Oval[A]Pad_1727.2x1727.2_um D37 96520 30480)
      (pin Oval[A]Pad_1727.2x1727.2_um D38 93980 27940)
      (pin Oval[A]Pad_1727.2x1727.2_um D39 96520 27940)
      (pin Oval[A]Pad_1727.2x1727.2_um D40 93980 25400)
      (pin Oval[A]Pad_1727.2x1727.2_um D41 96520 25400)
      (pin Oval[A]Pad_1727.2x1727.2_um D42 93980 22860)
      (pin Oval[A]Pad_1727.2x1727.2_um D43 96520 22860)
      (pin Oval[A]Pad_1727.2x1727.2_um D44 93980 20320)
      (pin Oval[A]Pad_1727.2x1727.2_um D45 96520 20320)
      (pin Oval[A]Pad_1727.2x1727.2_um D46 93980 17780)
      (pin Oval[A]Pad_1727.2x1727.2_um D47 96520 17780)
      (pin Oval[A]Pad_1727.2x1727.2_um D48 93980 15240)
      (pin Oval[A]Pad_1727.2x1727.2_um D49 96520 15240)
      (pin Oval[A]Pad_1727.2x1727.2_um D50 93980 12700)
      (pin Oval[A]Pad_1727.2x1727.2_um D51 96520 12700)
      (pin Oval[A]Pad_1727.2x1727.2_um D52 93980 10160)
      (pin Oval[A]Pad_1727.2x1727.2_um D53 96520 10160)
      (pin Oval[A]Pad_1727.2x1727.2_um DAC0 83820 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um DAC1 86360 2540)
      (pin Rect[A]Pad_1727.2x1727.2_um GND1 26416 50800)
      (pin Rect[A]Pad_1727.2x1727.2_um GND2 40640 2540)
      (pin Rect[A]Pad_1727.2x1727.2_um GND3 43180 2540)
      (pin Rect[A]Pad_1727.2x1727.2_um GND5 93980 7620)
      (pin Rect[A]Pad_1727.2x1727.2_um GND6 96520 7620)
      (pin Oval[A]Pad_1727.2x1727.2_um IORF 30480 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um RST1 33020 2540)
      (pin Oval[A]Pad_1727.2x1727.2_um SCL1 18796 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um SDA1 21336 50800)
      (pin Oval[A]Pad_1727.2x1727.2_um VIN 45720 2540)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle In1.Cu 1600))
      (shape (circle In2.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_3000_um
      (shape (circle F.Cu 3000))
      (shape (circle In1.Cu 3000))
      (shape (circle In2.Cu 3000))
      (shape (circle B.Cu 3000))
      (attach off)
    )
    (padstack Round[A]Pad_4000_um
      (shape (circle F.Cu 4000))
      (shape (circle In1.Cu 4000))
      (shape (circle In2.Cu 4000))
      (shape (circle B.Cu 4000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path In1.Cu 1600  0 0  0 0))
      (shape (path In2.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path In1.Cu 1700  0 0  0 0))
      (shape (path In2.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path In1.Cu 1727.2  0 0  0 0))
      (shape (path In2.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_2600x1600_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -1300.95 550  -1281.85 646.035  -1227.45 727.449  -1146.04 781.848
            -1050 800.95  1050 800.951  1146.04 781.848  1227.45 727.449
            1281.85 646.035  1300.95 549.999  1300.95 -550  1281.85 -646.035
            1227.45 -727.449  1146.04 -781.848  1050 -800.95  -1050 -800.951
            -1146.04 -781.848  -1227.45 -727.449  -1281.85 -646.035  -1300.95 -549.999
            -1300.95 550))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -500.951 475  -481.848 571.035  -427.449 652.449  -346.035 706.848
            -249.999 725.95  250 725.951  346.035 706.848  427.449 652.449
            481.848 571.035  500.95 474.999  500.951 -475  481.848 -571.035
            427.449 -652.449  346.035 -706.848  249.999 -725.95  -250 -725.951
            -346.035 -706.848  -427.449 -652.449  -481.848 -571.035  -500.95 -474.999
            -500.951 475))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -513.451 450  -494.348 546.035  -439.949 627.449  -358.535 681.848
            -262.499 700.95  262.5 700.951  358.535 681.848  439.949 627.449
            494.348 546.035  513.45 449.999  513.451 -450  494.348 -546.035
            439.949 -627.449  358.535 -681.848  262.499 -700.95  -262.5 -700.951
            -358.535 -681.848  -439.949 -627.449  -494.348 -546.035  -513.45 -449.999
            -513.451 450))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1525x550_138.023_um_0.000000_0
      (shape (polygon F.Cu 0  -763.023 137.5  -752.517 190.319  -722.597 235.097  -677.819 265.017
            -624.999 275.522  625 275.523  677.819 265.017  722.597 235.097
            752.517 190.319  763.022 137.499  763.023 -137.5  752.517 -190.319
            722.597 -235.097  677.819 -265.017  624.999 -275.522  -625 -275.523
            -677.819 -265.017  -722.597 -235.097  -752.517 -190.319  -763.022 -137.499
            -763.023 137.5))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1750x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -875.571 150  -864.109 207.621  -831.47 256.47  -782.621 289.109
            -724.999 300.57  725 300.571  782.621 289.109  831.47 256.47
            864.109 207.621  875.57 149.999  875.571 -150  864.109 -207.621
            831.47 -256.47  782.621 -289.109  724.999 -300.57  -725 -300.571
            -782.621 -289.109  -831.47 -256.47  -864.109 -207.621  -875.57 -149.999
            -875.571 150))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1900x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -950.571 150  -939.109 207.621  -906.47 256.47  -857.621 289.109
            -799.999 300.57  800 300.571  857.621 289.109  906.47 256.47
            939.109 207.621  950.57 149.999  950.571 -150  939.109 -207.621
            906.47 -256.47  857.621 -289.109  799.999 -300.57  -800 -300.571
            -857.621 -289.109  -906.47 -256.47  -939.109 -207.621  -950.57 -149.999
            -950.571 150))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -975.571 150  -964.109 207.621  -931.47 256.47  -882.621 289.109
            -824.999 300.57  825 300.571  882.621 289.109  931.47 256.47
            964.109 207.621  975.57 149.999  975.571 -150  964.109 -207.621
            931.47 -256.47  882.621 -289.109  824.999 -300.57  -825 -300.571
            -882.621 -289.109  -931.47 -256.47  -964.109 -207.621  -975.57 -149.999
            -975.571 150))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1500_um
      (shape (rect F.Cu -800 -750 800 750))
      (shape (rect In1.Cu -800 -750 800 750))
      (shape (rect In2.Cu -800 -750 800 750))
      (shape (rect B.Cu -800 -750 800 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect In1.Cu -800 -800 800 800))
      (shape (rect In2.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect In1.Cu -850 -850 850 850))
      (shape (rect In2.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect In1.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect In2.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-3]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle In1.Cu 600))
      (shape (circle In2.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net PWR
      (pins C9-1 J2-1 J2-2 J5-1 U10-16 U10-10 U10-9 U10-7 U10-1 X1-14 U8-24 U2-1 U2-20
        U19-14 U5-16 U5-10 U5-9 U5-7 U16-14 U15-14 U1-11 U1-33 U1-40 U6-7 U6-9 U6-16
        U9-24 U18-20 U18-1 U17-14 U20-1 U20-20 U7-16 U7-9 U7-7 U14-20 U14-1 C8-1 U4-7
        U4-9 U4-16 C7-1 U12-1 U12-20 U3-7 U3-9 U3-16 C5-1 C3-1 U13-1 U13-20 U11-1
        U11-20 C2-1 A1-VIN)
    )
    (net "Net-(U3-~{MR})"
      (pins U8-20 U5-2 U6-2 U7-2 U4-1 U3-1)
    )
    (net H_VISIBLE
      (pins U8-16 U9-11 C2-2 A1-D14)
    )
    (net "~{H_SYNC}"
      (pins U8-18 C3-2 R11-2)
    )
    (net V_FRONT_PORCH
      (pins U9-15)
    )
    (net "~{V_SYNC}"
      (pins U9-16 C5-2 R12-2)
    )
    (net "~{V_RESET}"
      (pins U5-1 U6-1 U9-20 U7-1 C7-2)
    )
    (net "~{SCREEN_VISIBLE}"
      (pins U15-2 U9-21 C8-2 A1-D10)
    )
    (net "unconnected-(U4-TC-Pad15)"
      (pins U4-15)
    )
    (net "unconnected-(A1-PadD24)"
      (pins A1-D24)
    )
    (net GND
      (pins C9-2 J2-3 J2-4 J5-4 J5-5 J5-5@1 U10-8 J3-5 J3-6 J3-7 J3-8 J3-10 X1-7 U8-12
        U2-10 U19-7 U5-8 U16-7 U15-7 U1-6 U1-12 U1-34 U6-8 U9-12 U18-10 U17-7 U20-10
        U7-8 U14-10 U4-8 U12-10 U3-8 U13-10 U11-10 A1-GND1 A1-GND2 A1-GND3 A1-GND5
        A1-GND6)
    )
    (net "~{V_VISIBLE}"
      (pins U9-14 A1-D15)
    )
    (net "Net-(A1-D19{slash}RX1)"
      (pins J5-3 A1-D19)
    )
    (net "unconnected-(A1-PadD23)"
      (pins A1-D23)
    )
    (net "Net-(A1-D18{slash}TX1)"
      (pins J5-2 A1-D18)
    )
    (net "unconnected-(A1-PadD11)"
      (pins A1-D11)
    )
    (net "unconnected-(J3-Pad12)"
      (pins J3-12)
    )
    (net "Net-(J3-Pad2)"
      (pins J3-2 R5-2 R6-2 R3-2)
    )
    (net "unconnected-(J3-Pad15)"
      (pins J3-15)
    )
    (net "unconnected-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad3)"
      (pins J3-3 R1-2 R2-2)
    )
    (net "Net-(J3-Pad13)"
      (pins J3-13 R11-1)
    )
    (net "Net-(J3-Pad14)"
      (pins J3-14 R12-1)
    )
    (net "Net-(J3-Pad1)"
      (pins J3-1 R8-2 R4-2 R7-2)
    )
    (net "unconnected-(J3-Pad4)"
      (pins J3-4)
    )
    (net "unconnected-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(U2-B0)"
      (pins U2-18 R2-1)
    )
    (net "Net-(U2-B1)"
      (pins U2-17 R1-1)
    )
    (net "Net-(U2-B2)"
      (pins U2-16 R3-1)
    )
    (net "Net-(U2-B3)"
      (pins U2-15 R6-1)
    )
    (net "Net-(U2-B4)"
      (pins U2-14 R5-1)
    )
    (net "Net-(U2-B5)"
      (pins U2-13 R4-1)
    )
    (net "Net-(U2-B6)"
      (pins U2-12 R8-1)
    )
    (net "Net-(U2-B7)"
      (pins U2-11 R7-1)
    )
    (net MEMADDR0
      (pins U1-5 U14-18 U11-18)
    )
    (net MEMADDR13
      (pins U1-24 U12-13 U13-13)
    )
    (net MEMADDR14
      (pins U1-23 U12-12 U13-12)
    )
    (net "unconnected-(U1-NC-Pad38)"
      (pins U1-38)
    )
    (net MEMADDR2
      (pins U1-3 U14-16 U11-16)
    )
    (net MEMADDR9
      (pins U1-28 U12-17 U13-17)
    )
    (net /MCUMEMADDR4
      (pins U11-6 A1-D47)
    )
    (net "unconnected-(U1-NC-Pad30)"
      (pins U1-30)
    )
    (net /MCUMEMADDR9
      (pins U12-3 A1-D26)
    )
    (net MEMADDR10
      (pins U1-27 U12-16 U13-16)
    )
    (net MEMADDR11
      (pins U1-26 U12-15 U13-15)
    )
    (net DATA6
      (pins U2-3 U1-10 A1-D39)
    )
    (net MEMADDR15
      (pins U1-22 U12-11 U13-11)
    )
    (net MEMADDR5
      (pins U1-44 U14-13 U11-13)
    )
    (net MEMADDR4
      (pins U1-1 U14-14 U11-14)
    )
    (net "unconnected-(U1-NC-Pad8)"
      (pins U1-8)
    )
    (net "/MCU CE"
      (pins U19-3 A1-D3)
    )
    (net "unconnected-(U1-NC-Pad15)"
      (pins U1-15)
    )
    (net MEMADDR12
      (pins U1-25 U12-14 U13-14)
    )
    (net "unconnected-(U1-NC-Pad37)"
      (pins U1-37)
    )
    (net MEMADDR3
      (pins U1-2 U14-15 U11-15)
    )
    (net "unconnected-(A1-PadD32)"
      (pins A1-D32)
    )
    (net "~{OE}"
      (pins U16-3 U1-41)
    )
    (net "unconnected-(U1-NC-Pad7)"
      (pins U1-7)
    )
    (net MEMADDR7
      (pins U1-42 U14-11 U11-11)
    )
    (net MEMADDR18
      (pins U1-19 U18-16 U20-16)
    )
    (net "unconnected-(U1-NC-Pad16)"
      (pins U1-16)
    )
    (net /MCUMEMADDR16
      (pins U18-2 A1-D9)
    )
    (net MEMADDR16
      (pins U1-21 U18-18 U20-18)
    )
    (net /MCUMEMADDR17
      (pins U18-3 A1-D8)
    )
    (net MEMADDR17
      (pins U1-20 U18-17 U20-17)
    )
    (net MEMADDR19
      (pins U1-18 U18-15)
    )
    (net MEMADDR8
      (pins U1-39 U12-18 U13-18)
    )
    (net /MCUMEMADDR7
      (pins U11-9 A1-D44)
    )
    (net MEMADDR1
      (pins U1-4 U14-17 U11-17)
    )
    (net /MCUMEMADDR2
      (pins U11-4 A1-D49)
    )
    (net "unconnected-(U1-NC-Pad29)"
      (pins U1-29)
    )
    (net MEMADDR6
      (pins U1-43 U14-12 U11-12)
    )
    (net "~{VGA_OUT}"
      (pins U2-19 U15-3)
    )
    (net A1
      (pins U10-13 U8-2 U14-3)
    )
    (net A2
      (pins U10-12 U8-3 U14-4)
    )
    (net "unconnected-(U3-D2-Pad5)"
      (pins U3-5)
    )
    (net "unconnected-(U3-D3-Pad6)"
      (pins U3-6)
    )
    (net A0
      (pins U10-14 U8-1 U14-2)
    )
    (net A3
      (pins U10-11 U8-4 U14-5)
    )
    (net "unconnected-(U3-D0-Pad3)"
      (pins U3-3)
    )
    (net "Net-(U3-TC)"
      (pins U4-10 U3-15)
    )
    (net H_CLK
      (pins U10-2 X1-8 U4-2 U3-2)
    )
    (net "unconnected-(U3-D1-Pad4)"
      (pins U3-4)
    )
    (net "unconnected-(U4-D2-Pad5)"
      (pins U4-5)
    )
    (net "unconnected-(U4-D3-Pad6)"
      (pins U4-6)
    )
    (net A6
      (pins U8-7 U14-8 U3-12)
    )
    (net A4
      (pins U8-5 U14-6 U3-14)
    )
    (net A5
      (pins U8-6 U14-7 U3-13)
    )
    (net "unconnected-(U4-D1-Pad4)"
      (pins U4-4)
    )
    (net A7
      (pins U8-8 U14-9 U3-11)
    )
    (net "unconnected-(U4-D0-Pad3)"
      (pins U4-3)
    )
    (net "unconnected-(U5-D1-Pad4)"
      (pins U5-4)
    )
    (net "Net-(U5-TC)"
      (pins U5-15 U6-10)
    )
    (net "unconnected-(U5-D3-Pad6)"
      (pins U5-6)
    )
    (net A8
      (pins U8-9 U4-14 U13-2)
    )
    (net A9
      (pins U8-10 U4-13 U13-3)
    )
    (net "Net-(U5-Q0)"
      (pins U5-14 U9-1)
    )
    (net "unconnected-(U5-D0-Pad3)"
      (pins U5-3)
    )
    (net "unconnected-(A1-PadD22)"
      (pins A1-D22)
    )
    (net "unconnected-(U5-D2-Pad5)"
      (pins U5-5)
    )
    (net A10
      (pins U5-13 U9-2 U13-4)
    )
    (net A11
      (pins U5-12 U9-3 U13-5)
    )
    (net "unconnected-(U6-D2-Pad5)"
      (pins U6-5)
    )
    (net A12
      (pins U5-11 U9-4 U13-6)
    )
    (net "unconnected-(U6-D0-Pad3)"
      (pins U6-3)
    )
    (net "Net-(U6-TC)"
      (pins U6-15 U7-10)
    )
    (net A13
      (pins U6-14 U9-5 U13-7)
    )
    (net "unconnected-(U6-D3-Pad6)"
      (pins U6-6)
    )
    (net "unconnected-(U6-D1-Pad4)"
      (pins U6-4)
    )
    (net A15
      (pins U6-12 U9-7 U13-9)
    )
    (net A14
      (pins U6-13 U9-6 U13-8)
    )
    (net "unconnected-(U8-IO22-Pad22)"
      (pins U8-22)
    )
    (net "unconnected-(U8-IO15-Pad15)"
      (pins U8-15)
    )
    (net "unconnected-(U8-IO14-Pad14)"
      (pins U8-14)
    )
    (net "unconnected-(U8-IO23-Pad23)"
      (pins U8-23)
    )
    (net "unconnected-(U8-IO19-Pad19)"
      (pins U8-19)
    )
    (net "unconnected-(U8-IO21-Pad21)"
      (pins U8-21)
    )
    (net "unconnected-(U8-IO17-Pad17)"
      (pins U8-17)
    )
    (net "unconnected-(A1-PadD13)"
      (pins A1-D13)
    )
    (net "unconnected-(U8-I11-Pad11)"
      (pins U8-11)
    )
    (net "unconnected-(U8-I13-Pad13)"
      (pins U8-13)
    )
    (net "Net-(U10-TC)"
      (pins U10-15 U3-10)
    )
    (net "unconnected-(U9-IO22-Pad22)"
      (pins U9-22)
    )
    (net "unconnected-(U9-IO23-Pad23)"
      (pins U9-23)
    )
    (net "unconnected-(U9-IO19-Pad19)"
      (pins U9-19)
    )
    (net "unconnected-(U9-IO18-Pad18)"
      (pins U9-18)
    )
    (net "unconnected-(U9-IO17-Pad17)"
      (pins U9-17)
    )
    (net "unconnected-(U9-I13-Pad13)"
      (pins U9-13)
    )
    (net "unconnected-(U10-D2-Pad5)"
      (pins U10-5)
    )
    (net "unconnected-(U4-Q2-Pad12)"
      (pins U4-12)
    )
    (net "unconnected-(U10-D3-Pad6)"
      (pins U10-6)
    )
    (net "unconnected-(U10-D0-Pad3)"
      (pins U10-3)
    )
    (net "unconnected-(U4-Q3-Pad11)"
      (pins U4-11)
    )
    (net A16
      (pins U6-11 U9-8 U20-2)
    )
    (net A18
      (pins U9-10 U20-4 U7-13)
    )
    (net A17
      (pins U9-9 U20-3 U7-14)
    )
    (net "unconnected-(U10-D1-Pad4)"
      (pins U10-4)
    )
    (net "/MCU WE"
      (pins U19-5 A1-D4)
    )
    (net "unconnected-(A1-PadD42)"
      (pins A1-D42)
    )
    (net "unconnected-(A1-PadD43)"
      (pins A1-D43)
    )
    (net DATA4
      (pins U2-5 U1-14 A1-D37)
    )
    (net DATA7
      (pins U2-2 U1-9 A1-D40)
    )
    (net "unconnected-(A1-PadD12)"
      (pins A1-D12)
    )
    (net "unconnected-(A1-PadD29)"
      (pins A1-D29)
    )
    (net /MCUMEMADDR3
      (pins U11-5 A1-D48)
    )
    (net /MCUMEMADDR18
      (pins U18-4 A1-D7)
    )
    (net "unconnected-(A1-PadD31)"
      (pins A1-D31)
    )
    (net /MCUMEMADDR19
      (pins U18-5 A1-D6)
    )
    (net /MCUMEMADDR0
      (pins U11-2 A1-D51)
    )
    (net /MCUMEMADDR6
      (pins U11-8 A1-D45)
    )
    (net "unconnected-(A1-PadD30)"
      (pins A1-D30)
    )
    (net /MCUMEMADDR11
      (pins U12-5 A1-D28)
    )
    (net /MCUMEMADDR1
      (pins U11-3 A1-D50)
    )
    (net "~{TIMING ADDR}"
      (pins U16-2 U15-1 U17-6 U20-19 U14-19 U13-19)
    )
    (net "unconnected-(U15-Pad9)"
      (pins U15-9)
    )
    (net "unconnected-(U15-Pad5)"
      (pins U15-5)
    )
    (net "unconnected-(U15-Pad12)"
      (pins U15-12)
    )
    (net "unconnected-(U15-Pad4)"
      (pins U15-4)
    )
    (net "unconnected-(U15-Pad11)"
      (pins U15-11)
    )
    (net "unconnected-(U15-Pad13)"
      (pins U15-13)
    )
    (net "unconnected-(U15-Pad10)"
      (pins U15-10)
    )
    (net "unconnected-(U15-Pad8)"
      (pins U15-8)
    )
    (net "unconnected-(U15-Pad6)"
      (pins U15-6)
    )
    (net "Net-(U16-Pad8)"
      (pins U16-8 U17-5)
    )
    (net "unconnected-(U16-Pad4)"
      (pins U16-4)
    )
    (net "~{MCU OE}"
      (pins U19-2 U16-1 U17-4)
    )
    (net "unconnected-(U16-Pad13)"
      (pins U16-13)
    )
    (net DATA0
      (pins U2-9 U1-36 A1-D33)
    )
    (net "unconnected-(U16-Pad12)"
      (pins U16-12)
    )
    (net "unconnected-(U16-Pad11)"
      (pins U16-11)
    )
    (net "unconnected-(U16-Pad5)"
      (pins U16-5)
    )
    (net "unconnected-(U16-Pad6)"
      (pins U16-6)
    )
    (net "unconnected-(U17-Pad10)"
      (pins U17-10)
    )
    (net "unconnected-(U17-Pad12)"
      (pins U17-12)
    )
    (net "unconnected-(U17-Pad9)"
      (pins U17-9)
    )
    (net "unconnected-(U17-Pad8)"
      (pins U17-8)
    )
    (net "unconnected-(U17-Pad3)"
      (pins U17-3)
    )
    (net "unconnected-(U17-Pad11)"
      (pins U17-11)
    )
    (net "unconnected-(U17-Pad13)"
      (pins U17-13)
    )
    (net "unconnected-(U17-Pad2)"
      (pins U17-2)
    )
    (net "unconnected-(U17-Pad1)"
      (pins U17-1)
    )
    (net "unconnected-(X1-NC-Pad1)"
      (pins X1-1)
    )
    (net "unconnected-(A1-PadA0)"
      (pins A1-A0)
    )
    (net "unconnected-(A1-PadA7)"
      (pins A1-A7)
    )
    (net "unconnected-(A1-RESET-PadRST1)"
      (pins A1-RST1)
    )
    (net "unconnected-(A1-PadA1)"
      (pins A1-A1)
    )
    (net "unconnected-(U20-B5-Pad13)"
      (pins U20-13)
    )
    (net "unconnected-(A1-PadA6)"
      (pins A1-A6)
    )
    (net "unconnected-(A1-PadDAC0)"
      (pins A1-DAC0)
    )
    (net "unconnected-(A1-PadSDA1)"
      (pins A1-SDA1)
    )
    (net "unconnected-(U20-A6-Pad8)"
      (pins U20-8)
    )
    (net "unconnected-(A1-5V-Pad5V1)"
      (pins A1-5V1)
    )
    (net "unconnected-(A1-D21{slash}SCL-PadD21)"
      (pins A1-D21)
    )
    (net "unconnected-(A1-D52_CS2-PadD52)"
      (pins A1-D52)
    )
    (net "unconnected-(A1-D17{slash}RX2-PadD17)"
      (pins A1-D17)
    )
    (net "unconnected-(A1-3.3V-Pad3V3)"
      (pins A1-3V3)
    )
    (net "unconnected-(A1-PadA4)"
      (pins A1-A4)
    )
    (net "unconnected-(U20-A4-Pad6)"
      (pins U20-6)
    )
    (net "unconnected-(U20-B3-Pad15)"
      (pins U20-15)
    )
    (net "unconnected-(A1-PadDAC1)"
      (pins A1-DAC1)
    )
    (net "unconnected-(A1-PadSCL1)"
      (pins A1-SCL1)
    )
    (net "unconnected-(U20-B7-Pad11)"
      (pins U20-11)
    )
    (net DATA3
      (pins U2-6 U1-31 A1-D36)
    )
    (net "unconnected-(A1-IOREF-PadIORF)"
      (pins A1-IORF)
    )
    (net "unconnected-(A1-PadA3)"
      (pins A1-A3)
    )
    (net /MCUMEMADDR8
      (pins U12-2 A1-D25)
    )
    (net "unconnected-(A1-PadD53)"
      (pins A1-D53)
    )
    (net "unconnected-(A1-5V-Pad5V4)"
      (pins A1-5V4)
    )
    (net "unconnected-(A1-D20{slash}SDA-PadD20)"
      (pins A1-D20)
    )
    (net "unconnected-(A1-PadA2)"
      (pins A1-A2)
    )
    (net /MCUMEMADDR10
      (pins U12-4 A1-D27)
    )
    (net "unconnected-(A1-D0{slash}RX0-PadD0)"
      (pins A1-D0)
    )
    (net "unconnected-(A1-PadD5)"
      (pins A1-D5)
    )
    (net /MCUMEMADDR14
      (pins U12-8 A1-A10)
    )
    (net "unconnected-(A1-D1{slash}TX0-PadD1)"
      (pins A1-D1)
    )
    (net "unconnected-(A1-CANTX-PadCANT)"
      (pins A1-CANT)
    )
    (net /MCUMEMADDR15
      (pins U12-9 A1-A11)
    )
    (net "unconnected-(A1-PadA5)"
      (pins A1-A5)
    )
    (net "unconnected-(A1-PadAREF)"
      (pins A1-AREF)
    )
    (net DATA5
      (pins U2-4 U1-13 A1-D38)
    )
    (net "unconnected-(A1-D16{slash}TX2-PadD16)"
      (pins A1-D16)
    )
    (net DATA1
      (pins U2-8 U1-35 A1-D34)
    )
    (net "unconnected-(A1-CANRX-PadCANR)"
      (pins A1-CANR)
    )
    (net "unconnected-(A1-PadD41)"
      (pins A1-D41)
    )
    (net "unconnected-(A1-5V-Pad5V3)"
      (pins A1-5V3)
    )
    (net "/MCU OE"
      (pins U19-1 A1-D2)
    )
    (net /MCUMEMADDR12
      (pins U12-6 A1-A8)
    )
    (net DATA2
      (pins U2-7 U1-32 A1-D35)
    )
    (net /MCUMEMADDR13
      (pins U12-7 A1-A9)
    )
    (net /MCUMEMADDR5
      (pins U11-7 A1-D46)
    )
    (net "Net-(U1-~{WE})"
      (pins U19-6 U16-10 U1-17)
    )
    (net "Net-(U11-CE)"
      (pins U19-4 U16-9 U18-19 U12-19 U11-19)
    )
    (net "unconnected-(U18-A6-Pad8)"
      (pins U18-8)
    )
    (net "unconnected-(U18-B4-Pad14)"
      (pins U18-14)
    )
    (net "unconnected-(U18-A7-Pad9)"
      (pins U18-9)
    )
    (net "unconnected-(U18-B7-Pad11)"
      (pins U18-11)
    )
    (net "unconnected-(U18-B6-Pad12)"
      (pins U18-12)
    )
    (net "unconnected-(U18-B5-Pad13)"
      (pins U18-13)
    )
    (net "unconnected-(U18-A4-Pad6)"
      (pins U18-6)
    )
    (net "unconnected-(U18-A5-Pad7)"
      (pins U18-7)
    )
    (net "unconnected-(U19-Pad8)"
      (pins U19-8)
    )
    (net "unconnected-(U19-Pad9)"
      (pins U19-9)
    )
    (net "unconnected-(U19-Pad12)"
      (pins U19-12)
    )
    (net "unconnected-(U19-Pad13)"
      (pins U19-13)
    )
    (net "unconnected-(U19-Pad10)"
      (pins U19-10)
    )
    (net "unconnected-(U19-Pad11)"
      (pins U19-11)
    )
    (net "unconnected-(U20-B6-Pad12)"
      (pins U20-12)
    )
    (net "unconnected-(U20-A7-Pad9)"
      (pins U20-9)
    )
    (net "unconnected-(U20-B4-Pad14)"
      (pins U20-14)
    )
    (net "unconnected-(U20-A5-Pad7)"
      (pins U20-7)
    )
    (net "unconnected-(U20-A3-Pad5)"
      (pins U20-5)
    )
    (net "unconnected-(U7-D3-Pad6)"
      (pins U7-6)
    )
    (net "unconnected-(U7-TC-Pad15)"
      (pins U7-15)
    )
    (net "unconnected-(U7-Q3-Pad11)"
      (pins U7-11)
    )
    (net "unconnected-(U7-Q2-Pad12)"
      (pins U7-12)
    )
    (net "unconnected-(U7-D1-Pad4)"
      (pins U7-4)
    )
    (net "unconnected-(U7-D2-Pad5)"
      (pins U7-5)
    )
    (net "unconnected-(U7-D0-Pad3)"
      (pins U7-3)
    )
    (class kicad_default "" "/MCU CE" "/MCU OE" "/MCU WE" /MCUMEMADDR0 /MCUMEMADDR1
      /MCUMEMADDR10 /MCUMEMADDR11 /MCUMEMADDR12 /MCUMEMADDR13 /MCUMEMADDR14
      /MCUMEMADDR15 /MCUMEMADDR16 /MCUMEMADDR17 /MCUMEMADDR18 /MCUMEMADDR19
      /MCUMEMADDR2 /MCUMEMADDR3 /MCUMEMADDR4 /MCUMEMADDR5 /MCUMEMADDR6 /MCUMEMADDR7
      /MCUMEMADDR8 /MCUMEMADDR9 A0 A1 A10 A11 A12 A13 A14 A15 A16 A17 A18
      A2 A3 A4 A5 A6 A7 A8 A9 DATA0 DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7
      GND H_CLK H_VISIBLE MEMADDR0 MEMADDR1 MEMADDR10 MEMADDR11 MEMADDR12
      MEMADDR13 MEMADDR14 MEMADDR15 MEMADDR16 MEMADDR17 MEMADDR18 MEMADDR19
      MEMADDR2 MEMADDR3 MEMADDR4 MEMADDR5 MEMADDR6 MEMADDR7 MEMADDR8 MEMADDR9
      "Net-(A1-D18{slash}TX1)" "Net-(A1-D19{slash}RX1)" "Net-(J3-Pad1)" "Net-(J3-Pad13)"
      "Net-(J3-Pad14)" "Net-(J3-Pad2)" "Net-(J3-Pad3)" "Net-(U1-~{WE})" "Net-(U10-TC)"
      "Net-(U11-CE)" "Net-(U16-Pad8)" "Net-(U2-B0)" "Net-(U2-B1)" "Net-(U2-B2)"
      "Net-(U2-B3)" "Net-(U2-B4)" "Net-(U2-B5)" "Net-(U2-B6)" "Net-(U2-B7)"
      "Net-(U3-TC)" "Net-(U3-~{MR})" "Net-(U5-Q0)" "Net-(U5-TC)" "Net-(U6-TC)"
      PWR V_FRONT_PORCH "unconnected-(A1-3.3V-Pad3V3)" "unconnected-(A1-5V-Pad5V1)"
      "unconnected-(A1-5V-Pad5V3)" "unconnected-(A1-5V-Pad5V4)" "unconnected-(A1-CANRX-PadCANR)"
      "unconnected-(A1-CANTX-PadCANT)" "unconnected-(A1-D0{slash}RX0-PadD0)"
      "unconnected-(A1-D16{slash}TX2-PadD16)" "unconnected-(A1-D17{slash}RX2-PadD17)"
      "unconnected-(A1-D1{slash}TX0-PadD1)" "unconnected-(A1-D20{slash}SDA-PadD20)"
      "unconnected-(A1-D21{slash}SCL-PadD21)" "unconnected-(A1-D52_CS2-PadD52)"
      "unconnected-(A1-IOREF-PadIORF)" "unconnected-(A1-PadA0)" "unconnected-(A1-PadA1)"
      "unconnected-(A1-PadA2)" "unconnected-(A1-PadA3)" "unconnected-(A1-PadA4)"
      "unconnected-(A1-PadA5)" "unconnected-(A1-PadA6)" "unconnected-(A1-PadA7)"
      "unconnected-(A1-PadAREF)" "unconnected-(A1-PadD11)" "unconnected-(A1-PadD12)"
      "unconnected-(A1-PadD13)" "unconnected-(A1-PadD22)" "unconnected-(A1-PadD23)"
      "unconnected-(A1-PadD24)" "unconnected-(A1-PadD29)" "unconnected-(A1-PadD30)"
      "unconnected-(A1-PadD31)" "unconnected-(A1-PadD32)" "unconnected-(A1-PadD41)"
      "unconnected-(A1-PadD42)" "unconnected-(A1-PadD43)" "unconnected-(A1-PadD5)"
      "unconnected-(A1-PadD53)" "unconnected-(A1-PadDAC0)" "unconnected-(A1-PadDAC1)"
      "unconnected-(A1-PadSCL1)" "unconnected-(A1-PadSDA1)" "unconnected-(A1-RESET-PadRST1)"
      "unconnected-(J3-Pad11)" "unconnected-(J3-Pad12)" "unconnected-(J3-Pad15)"
      "unconnected-(J3-Pad4)" "unconnected-(J3-Pad9)" "unconnected-(U1-NC-Pad15)"
      "unconnected-(U1-NC-Pad16)" "unconnected-(U1-NC-Pad29)" "unconnected-(U1-NC-Pad30)"
      "unconnected-(U1-NC-Pad37)" "unconnected-(U1-NC-Pad38)" "unconnected-(U1-NC-Pad7)"
      "unconnected-(U1-NC-Pad8)" "unconnected-(U10-D0-Pad3)" "unconnected-(U10-D1-Pad4)"
      "unconnected-(U10-D2-Pad5)" "unconnected-(U10-D3-Pad6)" "unconnected-(U15-Pad10)"
      "unconnected-(U15-Pad11)" "unconnected-(U15-Pad12)" "unconnected-(U15-Pad13)"
      "unconnected-(U15-Pad4)" "unconnected-(U15-Pad5)" "unconnected-(U15-Pad6)"
      "unconnected-(U15-Pad8)" "unconnected-(U15-Pad9)" "unconnected-(U16-Pad11)"
      "unconnected-(U16-Pad12)" "unconnected-(U16-Pad13)" "unconnected-(U16-Pad4)"
      "unconnected-(U16-Pad5)" "unconnected-(U16-Pad6)" "unconnected-(U17-Pad1)"
      "unconnected-(U17-Pad10)" "unconnected-(U17-Pad11)" "unconnected-(U17-Pad12)"
      "unconnected-(U17-Pad13)" "unconnected-(U17-Pad2)" "unconnected-(U17-Pad3)"
      "unconnected-(U17-Pad8)" "unconnected-(U17-Pad9)" "unconnected-(U18-A4-Pad6)"
      "unconnected-(U18-A5-Pad7)" "unconnected-(U18-A6-Pad8)" "unconnected-(U18-A7-Pad9)"
      "unconnected-(U18-B4-Pad14)" "unconnected-(U18-B5-Pad13)" "unconnected-(U18-B6-Pad12)"
      "unconnected-(U18-B7-Pad11)" "unconnected-(U19-Pad10)" "unconnected-(U19-Pad11)"
      "unconnected-(U19-Pad12)" "unconnected-(U19-Pad13)" "unconnected-(U19-Pad8)"
      "unconnected-(U19-Pad9)" "unconnected-(U20-A3-Pad5)" "unconnected-(U20-A4-Pad6)"
      "unconnected-(U20-A5-Pad7)" "unconnected-(U20-A6-Pad8)" "unconnected-(U20-A7-Pad9)"
      "unconnected-(U20-B3-Pad15)" "unconnected-(U20-B4-Pad14)" "unconnected-(U20-B5-Pad13)"
      "unconnected-(U20-B6-Pad12)" "unconnected-(U20-B7-Pad11)" "unconnected-(U3-D0-Pad3)"
      "unconnected-(U3-D1-Pad4)" "unconnected-(U3-D2-Pad5)" "unconnected-(U3-D3-Pad6)"
      "unconnected-(U4-D0-Pad3)" "unconnected-(U4-D1-Pad4)" "unconnected-(U4-D2-Pad5)"
      "unconnected-(U4-D3-Pad6)" "unconnected-(U4-Q2-Pad12)" "unconnected-(U4-Q3-Pad11)"
      "unconnected-(U4-TC-Pad15)" "unconnected-(U5-D0-Pad3)" "unconnected-(U5-D1-Pad4)"
      "unconnected-(U5-D2-Pad5)" "unconnected-(U5-D3-Pad6)" "unconnected-(U6-D0-Pad3)"
      "unconnected-(U6-D1-Pad4)" "unconnected-(U6-D2-Pad5)" "unconnected-(U6-D3-Pad6)"
      "unconnected-(U7-D0-Pad3)" "unconnected-(U7-D1-Pad4)" "unconnected-(U7-D2-Pad5)"
      "unconnected-(U7-D3-Pad6)" "unconnected-(U7-Q2-Pad12)" "unconnected-(U7-Q3-Pad11)"
      "unconnected-(U7-TC-Pad15)" "unconnected-(U8-I11-Pad11)" "unconnected-(U8-I13-Pad13)"
      "unconnected-(U8-IO14-Pad14)" "unconnected-(U8-IO15-Pad15)" "unconnected-(U8-IO17-Pad17)"
      "unconnected-(U8-IO19-Pad19)" "unconnected-(U8-IO21-Pad21)" "unconnected-(U8-IO22-Pad22)"
      "unconnected-(U8-IO23-Pad23)" "unconnected-(U9-I13-Pad13)" "unconnected-(U9-IO17-Pad17)"
      "unconnected-(U9-IO18-Pad18)" "unconnected-(U9-IO19-Pad19)" "unconnected-(U9-IO22-Pad22)"
      "unconnected-(U9-IO23-Pad23)" "unconnected-(X1-NC-Pad1)" "~{H_SYNC}"
      "~{MCU OE}" "~{OE}" "~{SCREEN_VISIBLE}" "~{TIMING ADDR}" "~{VGA_OUT}"
      "~{V_RESET}" "~{V_SYNC}" "~{V_VISIBLE}"
      (circuit
        (use_via Via[0-3]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 200)
      )
    )
  )
  (wiring
  )
)
