@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN362 :"f:\fpga_project\baseboard\lab10_digtal_calender\debounce.v":66:0:66:5|Removing sequential instance key_state[0] (in view: work.Debounce(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
