// Seed: 1982779627
module module_0 (
    output tri id_0,
    output supply1 id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4
);
  assign id_0 = 1'h0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  wor   id_3,
    output tri0  id_4,
    output wand  id_5,
    inout  wire  id_6,
    input  uwire id_7,
    input  uwire id_8
);
  logic [1 : -1] id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_8,
      id_8
  );
  wire id_11;
endmodule
