<stg><name>receiver_Pipeline_VITIS_LOOP_120_9</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %filt_6_I_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_I_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %filt_6_I_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_I_1_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %filt_6_I_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_I_1_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %filt_6_Q_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_Q_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %filt_6_Q_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %filt_6_Q_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i18 0, i18 %filt_6_Q_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i18 0, i18 %filt_6_I_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.body300

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body300:0 %i = load i3 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body300:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body300:2 %icmp_ln120 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body300:3 %br_ln120 = br i1 %icmp_ln120, void %for.body300.split, void %_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="3">
<![CDATA[
for.body300.split:0 %i_8_cast17 = zext i3 %i

]]></Node>
<StgValue><ssdm name="i_8_cast17"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body300.split:3 %or_ln121 = or i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="3">
<![CDATA[
for.body300.split:4 %zext_ln121 = zext i3 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body300.split:5 %filt_5_I_addr = getelementptr i18 %filt_5_I, i64 0, i64 %i_8_cast17

]]></Node>
<StgValue><ssdm name="filt_5_I_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split:6 %filt_5_I_load = load i3 %filt_5_I_addr

]]></Node>
<StgValue><ssdm name="filt_5_I_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body300.split:7 %filt_5_I_addr_1 = getelementptr i18 %filt_5_I, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="filt_5_I_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split:8 %filt_5_I_load_1 = load i3 %filt_5_I_addr_1

]]></Node>
<StgValue><ssdm name="filt_5_I_load_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body300.split:10 %trunc_ln4 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %i, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body300.split:11 %switch_ln121 = switch i2 %trunc_ln4, void %branch2, i2 0, void %for.body300.split.for.body300.split11_crit_edge, i2 1, void %for.body300.split.for.body300.split11_crit_edge2

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body300.split11:0 %filt_5_Q_addr = getelementptr i18 %filt_5_Q, i64 0, i64 %i_8_cast17

]]></Node>
<StgValue><ssdm name="filt_5_Q_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split11:1 %filt_5_Q_load = load i3 %filt_5_Q_addr

]]></Node>
<StgValue><ssdm name="filt_5_Q_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body300.split11:2 %filt_5_Q_addr_1 = getelementptr i18 %filt_5_Q, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="filt_5_Q_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split11:3 %filt_5_Q_load_1 = load i3 %filt_5_Q_addr_1

]]></Node>
<StgValue><ssdm name="filt_5_Q_load_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body300.split11:5 %switch_ln122 = switch i2 %trunc_ln4, void %branch5, i2 0, void %for.body300.split11.for.body300.split1128_crit_edge, i2 1, void %for.body300.split11.for.body300.split1128_crit_edge1

]]></Node>
<StgValue><ssdm name="switch_ln122"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body300.split1128:0 %add_ln120 = add i3 %i, i3 2

]]></Node>
<StgValue><ssdm name="add_ln120"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body300.split1128:1 %store_ln120 = store i3 %add_ln120, i3 %i_8

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.body300.split1128:2 %br_ln120 = br void %for.body300

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:0 %filt_6_I_1_load = load i18 %filt_6_I_1

]]></Node>
<StgValue><ssdm name="filt_6_I_1_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:1 %filt_6_I_1_1_load = load i18 %filt_6_I_1_1

]]></Node>
<StgValue><ssdm name="filt_6_I_1_1_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:2 %filt_6_I_1_2_load = load i18 %filt_6_I_1_2

]]></Node>
<StgValue><ssdm name="filt_6_I_1_2_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:3 %filt_6_Q_1_load = load i18 %filt_6_Q_1

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="18" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:4 %filt_6_Q_1_1_load = load i18 %filt_6_Q_1_1

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_1_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="18" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:5 %filt_6_Q_1_2_load = load i18 %filt_6_Q_1_2

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_2_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_2_0119_out, i18 %filt_6_Q_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_1_0118_out, i18 %filt_6_Q_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_Q_0_0_out, i18 %filt_6_Q_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_2_0117_out, i18 %filt_6_I_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_1_0116_out, i18 %filt_6_I_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i18P0A, i18 %filt_6_I_0_0_out, i18 %filt_6_I_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i2680.exitStub:12 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body300.split:1 %speclooptripcount_ln120 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln120"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body300.split:2 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split:6 %filt_5_I_load = load i3 %filt_5_I_addr

]]></Node>
<StgValue><ssdm name="filt_5_I_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split:8 %filt_5_I_load_1 = load i3 %filt_5_I_addr_1

]]></Node>
<StgValue><ssdm name="filt_5_I_load_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body300.split:9 %filt_6_I_1_4 = add i18 %filt_5_I_load_1, i18 %filt_5_I_load

]]></Node>
<StgValue><ssdm name="filt_6_I_1_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body300.split.for.body300.split11_crit_edge2:0 %store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.body300.split.for.body300.split11_crit_edge2:1 %br_ln121 = br void %for.body300.split11

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
for.body300.split.for.body300.split11_crit_edge:0 %store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.body300.split.for.body300.split11_crit_edge:1 %br_ln121 = br void %for.body300.split11

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="!0"/>
<literal name="trunc_ln4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch2:0 %store_ln121 = store i18 %filt_6_I_1_4, i18 %filt_6_I_1_2

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="!0"/>
<literal name="trunc_ln4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln121 = br void %for.body300.split11

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split11:1 %filt_5_Q_load = load i3 %filt_5_Q_addr

]]></Node>
<StgValue><ssdm name="filt_5_Q_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="3">
<![CDATA[
for.body300.split11:3 %filt_5_Q_load_1 = load i3 %filt_5_Q_addr_1

]]></Node>
<StgValue><ssdm name="filt_5_Q_load_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body300.split11:4 %filt_6_Q_1_4 = add i18 %filt_5_Q_load_1, i18 %filt_5_Q_load

]]></Node>
<StgValue><ssdm name="filt_6_Q_1_4"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body300.split11.for.body300.split1128_crit_edge1:0 %store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.body300.split11.for.body300.split1128_crit_edge1:1 %br_ln122 = br void %for.body300.split1128

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0">
<![CDATA[
for.body300.split11.for.body300.split1128_crit_edge:0 %store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
for.body300.split11.for.body300.split1128_crit_edge:1 %br_ln122 = br void %for.body300.split1128

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="!0"/>
<literal name="trunc_ln4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch5:0 %store_ln122 = store i18 %filt_6_Q_1_4, i18 %filt_6_Q_1_2

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln4" val="!0"/>
<literal name="trunc_ln4" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln122 = br void %for.body300.split1128

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
