<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>R_RTOS: MKL05Z4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">R_RTOS
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k_l05_z4_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MKL05Z4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_m_k_l05_z4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Processors:          MKL05Z32FK4</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          MKL05Z32LC4</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          MKL05Z32VLF4</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**                          GNU C Compiler - CodeSourcery Sourcery G++</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**     Reference manual:    KL05P48M48SF1RM, Rev.3, Sep 2012</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**     Version:             rev. 2.3, 2015-02-19</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Build:               b150220</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**         CMSIS Peripheral Access Layer for MKL05Z4</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**     Copyright (c) 1997 - 2015 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**     - rev. 1.0 (2012-06-08)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**     - rev. 1.1 (2012-06-21)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         Update according to reference manual rev. 1.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 1.2 (2012-08-01)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Device type UARTLP changed to UART0.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**         Missing PORTB_IRQn interrupt number definition added.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**     - rev. 1.3 (2012-10-04)</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         Update according to reference manual rev. 3.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 1.4 (2012-11-22)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         MCG module - bit LOLS in MCG_S register renamed to LOLS0.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         NV registers - bit EZPORT_DIS in NV_FOPT register removed.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 1.5 (2013-04-05)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         Changed start of doxygen comment.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**     - rev. 1.6 (2013-04-11)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**         SystemInit methods updated with predefined initialization sequence.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**     - rev. 1.7 (2014-02-10)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Access restriction of some registers fixed.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MKL05Z4.h</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">**     - rev. 2.0 (2014-08-22)</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">**         System initialization and startup updated.</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">**     - rev. 2.1 (2014-08-28)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">**         Update of startup files - possibility to override DefaultISR added.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">**     - rev. 2.2 (2014-10-14)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">**         Interrupt INT_LPTimer renamed to INT_LPTMR0.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">**     - rev. 2.3 (2015-02-19)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">**         Renamed interrupt vector LLW to LLWU.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">   -- MCU activation</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* Prevention from multiple including the same memory map */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if !defined(MKL05Z4_H_)  </span><span class="comment">/* Check if memory map has not been already included */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define MKL05Z4_H_</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define MCU_MKL05Z4</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* Check if another memory map has not been also included */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#if (defined(MCU_ACTIVE))</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #error MKL05Z4 memory map: There is already included another memory map. Only one memory map can be included.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(MCU_ACTIVE)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define MCU_ACTIVE</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_m_k_l05_z4_8h.html#acb0f54172ffa1052aec8b964bf7642d6">  116</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION 0x0200u</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="_m_k_l05_z4_8h.html#a548743cf2764e560797b15c2a8b82e59">  118</a></span>&#160;<span class="preprocessor">#define MCU_MEM_MAP_VERSION_MINOR 0x0003u</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">   -- Interrupt vector numbers</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gafe46d81f4fa2c4f6ed1361f24f046fa8">  131</a></span>&#160;<span class="preprocessor">#define NUMBER_OF_INT_VECTORS 48                 </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#ga666eb0caeb12ec0e281415592ae89083">  133</a></span>&#160;<span class="preprocessor">typedef enum IRQn {</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">/* Core interrupts */</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  135</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>          = -14,              </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">  136</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>               = -13,              </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  137</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                  = -5,               </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  138</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                  = -2,               </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  139</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                 = -1,               </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">/* Device specific interrupts */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">  142</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a>                    = 0,                </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">  143</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a>                    = 1,                </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">  144</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a>                    = 2,                </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">  145</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a>                    = 3,                </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">  146</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a>              = 4,                </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">  147</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a>                    = 5,                </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">  148</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a>                 = 6,                </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">  149</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a>                    = 7,                </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  150</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>                    = 8,                </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5b03a7e6e1e5aa067d9921ed02570be7">  151</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5b03a7e6e1e5aa067d9921ed02570be7">Reserved25_IRQn</a>              = 9,                </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">  152</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>                    = 10,               </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2a11ef329f8608f682f640f40db93466">  153</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2a11ef329f8608f682f640f40db93466">Reserved27_IRQn</a>              = 11,               </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">  154</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>                   = 12,               </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4b024acf78d441dd4b3dc6c29c4fc81c">  155</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4b024acf78d441dd4b3dc6c29c4fc81c">Reserved29_IRQn</a>              = 13,               </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a77fa0dd832bc5b8615b2ed56faa1e83a">  156</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a77fa0dd832bc5b8615b2ed56faa1e83a">Reserved30_IRQn</a>              = 14,               </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">  157</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a>                    = 15,               </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">  158</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a>                    = 16,               </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">  159</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a>                    = 17,               </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">  160</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a>                    = 18,               </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66e555718b109cdc22c8f72a1612a8f0">  161</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66e555718b109cdc22c8f72a1612a8f0">Reserved35_IRQn</a>              = 19,               </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  162</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                     = 20,               </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">  163</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a>             = 21,               </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">  164</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a>                     = 22,               </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">  165</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a>              = 23,               </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a95f00b23f2ee0161c8087ae73e52980d">  166</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a95f00b23f2ee0161c8087ae73e52980d">Reserved40_IRQn</a>              = 24,               </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">  167</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a>                    = 25,               </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">  168</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a>                    = 26,               </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">  169</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a>                     = 27,               </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">  170</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a>                  = 28,               </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">  171</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a>              = 29,               </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">  172</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a>                   = 30,               </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">  173</a></span>&#160;  <a class="code" href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a>                   = 31                </div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;} IRQn_Type;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; <span class="comment">/* end of group Interrupt_vector_numbers */</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">   -- Cortex M0 Core Configuration</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga2b7180ed347a0e902c5765deb46e650e">  190</a></span>&#160;<span class="preprocessor">#define __CM0PLUS_REV                  0x0000    </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#ga4127d1b31aaf336fab3d7329d117f448">  191</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  0         </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gaddbae1a1b57539f398eb5546a17de8f6">  192</a></span>&#160;<span class="preprocessor">#define __VTOR_PRESENT                 1         </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gae3fe3587d5100c787e02102ce3944460">  193</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               2         </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___cortex___core___configuration.html#gab58771b4ec03f9bdddc84770f7c95c68">  194</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0         </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#include &quot;core_cm0plus.h&quot;              </span><span class="comment">/* Core Peripheral Access Layer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#include &quot;system_MKL05Z4.h&quot;</span>            <span class="comment">/* Device specific configuration file */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; <span class="comment">/* end of group Cortex_Core_Configuration */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">   -- Device Peripheral Access Layer</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">** Start of section using anonymous unions</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">  #pragma push</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">  #pragma cpp_extensions on</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/* anonymous unions are enabled by default */</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">  #pragma language=extended</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">   -- ADC Peripheral Access Layer</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html">  242</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a2d8e01822be6de68dbf4718196f1d83d">  243</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[2];                            </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">  244</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">CFG1</a>;                              </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">  245</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">CFG2</a>;                              </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a790459a24adcd854e7d01d2ff34b57f9">  246</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t R[2];                              </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">  247</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">CV1</a>;                               </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">  248</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">CV2</a>;                               </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">  249</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">SC2</a>;                               </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">  250</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">SC3</a>;                               </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">  251</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">OFS</a>;                               </div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">  252</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">PG</a>;                                </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;       uint8_t RESERVED_0[4];</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">  254</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">CLPD</a>;                              </div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">  255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">CLPS</a>;                              </div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">  256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">CLP4</a>;                              </div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">  257</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">CLP3</a>;                              </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">  258</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">CLP2</a>;                              </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">  259</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">CLP1</a>;                              </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">  260</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">CLP0</a>;                              </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;} <a class="code" href="struct_a_d_c___type.html">ADC_Type</a>, *<a class="code" href="struct_a_d_c___type.html">ADC_MemMapPtr</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/* ADC - Register accessors */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define ADC_SC1_REG(base,index)                  ((base)-&gt;SC1[index])</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define ADC_SC1_COUNT                            2</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define ADC_CFG1_REG(base)                       ((base)-&gt;CFG1)</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define ADC_CFG2_REG(base)                       ((base)-&gt;CFG2)</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define ADC_R_REG(base,index)                    ((base)-&gt;R[index])</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define ADC_R_COUNT                              2</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define ADC_CV1_REG(base)                        ((base)-&gt;CV1)</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define ADC_CV2_REG(base)                        ((base)-&gt;CV2)</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define ADC_SC2_REG(base)                        ((base)-&gt;SC2)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define ADC_SC3_REG(base)                        ((base)-&gt;SC3)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define ADC_OFS_REG(base)                        ((base)-&gt;OFS)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define ADC_PG_REG(base)                         ((base)-&gt;PG)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define ADC_CLPD_REG(base)                       ((base)-&gt;CLPD)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_CLPS_REG(base)                       ((base)-&gt;CLPS)</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define ADC_CLP4_REG(base)                       ((base)-&gt;CLP4)</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define ADC_CLP3_REG(base)                       ((base)-&gt;CLP3)</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_CLP2_REG(base)                       ((base)-&gt;CLP2)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_CLP1_REG(base)                       ((base)-&gt;CLP1)</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define ADC_CLP0_REG(base)                       ((base)-&gt;CLP0)</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">   -- ADC Register Masks</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/* SC1 Bit Fields */</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_MASK                        0x1Fu</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_SHIFT                       0</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH_WIDTH                       5</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define ADC_SC1_ADCH(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_ADCH_SHIFT))&amp;ADC_SC1_ADCH_MASK)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_MASK                        0x40u</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_SHIFT                       6</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN_WIDTH                       1</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define ADC_SC1_AIEN(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_AIEN_SHIFT))&amp;ADC_SC1_AIEN_MASK)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_MASK                        0x80u</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_SHIFT                       7</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO_WIDTH                       1</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define ADC_SC1_COCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC1_COCO_SHIFT))&amp;ADC_SC1_COCO_MASK)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* CFG1 Bit Fields */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_MASK                     0x3u</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_SHIFT                    0</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK_WIDTH                    2</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADICLK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADICLK_SHIFT))&amp;ADC_CFG1_ADICLK_MASK)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_MASK                       0xCu</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_SHIFT                      2</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE_WIDTH                      2</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define ADC_CFG1_MODE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_MODE_SHIFT))&amp;ADC_CFG1_MODE_MASK)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_MASK                     0x10u</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_SHIFT                    4</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP_WIDTH                    1</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLSMP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLSMP_SHIFT))&amp;ADC_CFG1_ADLSMP_MASK)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_MASK                       0x60u</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_SHIFT                      5</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV_WIDTH                      2</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADIV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADIV_SHIFT))&amp;ADC_CFG1_ADIV_MASK)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_MASK                      0x80u</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_SHIFT                     7</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC_WIDTH                     1</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ADC_CFG1_ADLPC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG1_ADLPC_SHIFT))&amp;ADC_CFG1_ADLPC_MASK)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/* CFG2 Bit Fields */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_MASK                     0x3u</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_SHIFT                    0</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS_WIDTH                    2</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADLSTS(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADLSTS_SHIFT))&amp;ADC_CFG2_ADLSTS_MASK)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_MASK                      0x4u</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_SHIFT                     2</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC_WIDTH                     1</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADHSC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADHSC_SHIFT))&amp;ADC_CFG2_ADHSC_MASK)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_MASK                    0x8u</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_SHIFT                   3</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN_WIDTH                   1</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define ADC_CFG2_ADACKEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_ADACKEN_SHIFT))&amp;ADC_CFG2_ADACKEN_MASK)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_MASK                     0x10u</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_SHIFT                    4</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL_WIDTH                    1</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define ADC_CFG2_MUXSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CFG2_MUXSEL_SHIFT))&amp;ADC_CFG2_MUXSEL_MASK)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* R Bit Fields */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define ADC_R_D_MASK                             0xFFFFu</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define ADC_R_D_SHIFT                            0</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define ADC_R_D_WIDTH                            16</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define ADC_R_D(x)                               (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_R_D_SHIFT))&amp;ADC_R_D_MASK)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/* CV1 Bit Fields */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_SHIFT                         0</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define ADC_CV1_CV_WIDTH                         16</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define ADC_CV1_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV1_CV_SHIFT))&amp;ADC_CV1_CV_MASK)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/* CV2 Bit Fields */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_MASK                          0xFFFFu</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_SHIFT                         0</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define ADC_CV2_CV_WIDTH                         16</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define ADC_CV2_CV(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CV2_CV_SHIFT))&amp;ADC_CV2_CV_MASK)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* SC2 Bit Fields */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_MASK                      0x3u</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_SHIFT                     0</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL_WIDTH                     2</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define ADC_SC2_REFSEL(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_REFSEL_SHIFT))&amp;ADC_SC2_REFSEL_MASK)</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_MASK                       0x4u</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_SHIFT                      2</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN_WIDTH                      1</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define ADC_SC2_DMAEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_DMAEN_SHIFT))&amp;ADC_SC2_DMAEN_MASK)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_MASK                       0x8u</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_SHIFT                      3</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN_WIDTH                      1</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define ADC_SC2_ACREN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACREN_SHIFT))&amp;ADC_SC2_ACREN_MASK)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_MASK                       0x10u</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_SHIFT                      4</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT_WIDTH                      1</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFGT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFGT_SHIFT))&amp;ADC_SC2_ACFGT_MASK)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_MASK                        0x20u</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_SHIFT                       5</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE_WIDTH                       1</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define ADC_SC2_ACFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ACFE_SHIFT))&amp;ADC_SC2_ACFE_MASK)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_MASK                       0x40u</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_SHIFT                      6</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG_WIDTH                      1</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define ADC_SC2_ADTRG(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADTRG_SHIFT))&amp;ADC_SC2_ADTRG_MASK)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_MASK                       0x80u</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_SHIFT                      7</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT_WIDTH                      1</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define ADC_SC2_ADACT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC2_ADACT_SHIFT))&amp;ADC_SC2_ADACT_MASK)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* SC3 Bit Fields */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_MASK                        0x3u</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_SHIFT                       0</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS_WIDTH                       2</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGS_SHIFT))&amp;ADC_SC3_AVGS_MASK)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_MASK                        0x4u</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_SHIFT                       2</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE_WIDTH                       1</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define ADC_SC3_AVGE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_AVGE_SHIFT))&amp;ADC_SC3_AVGE_MASK)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_MASK                        0x8u</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_SHIFT                       3</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO_WIDTH                       1</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define ADC_SC3_ADCO(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_ADCO_SHIFT))&amp;ADC_SC3_ADCO_MASK)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_MASK                        0x40u</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_SHIFT                       6</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF_WIDTH                       1</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define ADC_SC3_CALF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CALF_SHIFT))&amp;ADC_SC3_CALF_MASK)</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_MASK                         0x80u</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_SHIFT                        7</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL_WIDTH                        1</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define ADC_SC3_CAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_SC3_CAL_SHIFT))&amp;ADC_SC3_CAL_MASK)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* OFS Bit Fields */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_MASK                         0xFFFFu</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_SHIFT                        0</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS_WIDTH                        16</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define ADC_OFS_OFS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_OFS_OFS_SHIFT))&amp;ADC_OFS_OFS_MASK)</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">/* PG Bit Fields */</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define ADC_PG_PG_MASK                           0xFFFFu</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define ADC_PG_PG_SHIFT                          0</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define ADC_PG_PG_WIDTH                          16</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define ADC_PG_PG(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_PG_PG_SHIFT))&amp;ADC_PG_PG_MASK)</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">/* CLPD Bit Fields */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_MASK                       0x3Fu</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_SHIFT                      0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD_WIDTH                      6</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define ADC_CLPD_CLPD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPD_CLPD_SHIFT))&amp;ADC_CLPD_CLPD_MASK)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* CLPS Bit Fields */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_MASK                       0x3Fu</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_SHIFT                      0</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS_WIDTH                      6</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define ADC_CLPS_CLPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLPS_CLPS_SHIFT))&amp;ADC_CLPS_CLPS_MASK)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* CLP4 Bit Fields */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_MASK                       0x3FFu</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_SHIFT                      0</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4_WIDTH                      10</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define ADC_CLP4_CLP4(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP4_CLP4_SHIFT))&amp;ADC_CLP4_CLP4_MASK)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/* CLP3 Bit Fields */</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_MASK                       0x1FFu</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_SHIFT                      0</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3_WIDTH                      9</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define ADC_CLP3_CLP3(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP3_CLP3_SHIFT))&amp;ADC_CLP3_CLP3_MASK)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">/* CLP2 Bit Fields */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_MASK                       0xFFu</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_SHIFT                      0</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2_WIDTH                      8</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define ADC_CLP2_CLP2(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP2_CLP2_SHIFT))&amp;ADC_CLP2_CLP2_MASK)</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">/* CLP1 Bit Fields */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_MASK                       0x7Fu</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_SHIFT                      0</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1_WIDTH                      7</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define ADC_CLP1_CLP1(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP1_CLP1_SHIFT))&amp;ADC_CLP1_CLP1_MASK)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* CLP0 Bit Fields */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_MASK                       0x3Fu</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_SHIFT                      0</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0_WIDTH                      6</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define ADC_CLP0_CLP0(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;ADC_CLP0_CLP0_SHIFT))&amp;ADC_CLP0_CLP0_MASK)</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; <span class="comment">/* end of group ADC_Register_Masks */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/* ADC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0aa6c0c068af7a61c770bc6d4322d63e">  477</a></span>&#160;<span class="preprocessor">#define ADC0_BASE                                (0x4003B000u)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#ga0d2ea0f4a8dd17bf08e69d05deacbcb5">  479</a></span>&#160;<span class="preprocessor">#define ADC0                                     ((ADC_Type *)ADC0_BASE)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define ADC0_BASE_PTR                            (ADC0)</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaf635223a5796d02fc2f731139925696d">  482</a></span>&#160;<span class="preprocessor">#define ADC_BASE_ADDRS                           { ADC0_BASE }</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___a_d_c___peripheral___access___layer.html#gaaa8175a3a2f4efaceeed5bd26c0b2d3f">  484</a></span>&#160;<span class="preprocessor">#define ADC_BASE_PTRS                            { ADC0 }</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">   -- ADC - Register accessor macros</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/* ADC - Register instance definitions */</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* ADC0 */</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define ADC0_SC1A                                ADC_SC1_REG(ADC0,0)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define ADC0_SC1B                                ADC_SC1_REG(ADC0,1)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define ADC0_CFG1                                ADC_CFG1_REG(ADC0)</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define ADC0_CFG2                                ADC_CFG2_REG(ADC0)</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define ADC0_RA                                  ADC_R_REG(ADC0,0)</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define ADC0_RB                                  ADC_R_REG(ADC0,1)</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define ADC0_CV1                                 ADC_CV1_REG(ADC0)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define ADC0_CV2                                 ADC_CV2_REG(ADC0)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define ADC0_SC2                                 ADC_SC2_REG(ADC0)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define ADC0_SC3                                 ADC_SC3_REG(ADC0)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define ADC0_OFS                                 ADC_OFS_REG(ADC0)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define ADC0_PG                                  ADC_PG_REG(ADC0)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define ADC0_CLPD                                ADC_CLPD_REG(ADC0)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define ADC0_CLPS                                ADC_CLPS_REG(ADC0)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define ADC0_CLP4                                ADC_CLP4_REG(ADC0)</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define ADC0_CLP3                                ADC_CLP3_REG(ADC0)</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define ADC0_CLP2                                ADC_CLP2_REG(ADC0)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ADC0_CLP1                                ADC_CLP1_REG(ADC0)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define ADC0_CLP0                                ADC_CLP0_REG(ADC0)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/* ADC - Register array accessors */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define ADC0_SC1(index)                          ADC_SC1_REG(ADC0,index)</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define ADC0_R(index)                            ADC_R_REG(ADC0,index)</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; <span class="comment">/* end of group ADC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160; <span class="comment">/* end of group ADC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">   -- CMP Peripheral Access Layer</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html">  542</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">  543</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CR0</a>;                                </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">  544</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CR1</a>;                                </div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">  545</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">FPR</a>;                                </div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">  546</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">SCR</a>;                                </div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">  547</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">DACCR</a>;                              </div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">  548</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">MUXCR</a>;                              </div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;} <a class="code" href="struct_c_m_p___type.html">CMP_Type</a>, *<a class="code" href="struct_c_m_p___type.html">CMP_MemMapPtr</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">/* CMP - Register accessors */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define CMP_CR0_REG(base)                        ((base)-&gt;CR0)</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define CMP_CR1_REG(base)                        ((base)-&gt;CR1)</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define CMP_FPR_REG(base)                        ((base)-&gt;FPR)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define CMP_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define CMP_DACCR_REG(base)                      ((base)-&gt;DACCR)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define CMP_MUXCR_REG(base)                      ((base)-&gt;MUXCR)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">   -- CMP Register Masks</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* CR0 Bit Fields */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_MASK                     0x3u</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_SHIFT                    0</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR_WIDTH                    2</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define CMP_CR0_HYSTCTR(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_HYSTCTR_SHIFT))&amp;CMP_CR0_HYSTCTR_MASK)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_MASK                  0x70u</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_SHIFT                 4</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT_WIDTH                 3</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define CMP_CR0_FILTER_CNT(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR0_FILTER_CNT_SHIFT))&amp;CMP_CR0_FILTER_CNT_MASK)</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* CR1 Bit Fields */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_MASK                          0x1u</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_SHIFT                         0</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define CMP_CR1_EN_WIDTH                         1</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define CMP_CR1_EN(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_EN_SHIFT))&amp;CMP_CR1_EN_MASK)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_MASK                         0x2u</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_SHIFT                        1</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE_WIDTH                        1</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define CMP_CR1_OPE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_OPE_SHIFT))&amp;CMP_CR1_OPE_MASK)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_MASK                         0x4u</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_SHIFT                        2</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define CMP_CR1_COS_WIDTH                        1</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define CMP_CR1_COS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_COS_SHIFT))&amp;CMP_CR1_COS_MASK)</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_MASK                         0x8u</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_SHIFT                        3</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define CMP_CR1_INV_WIDTH                        1</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define CMP_CR1_INV(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_INV_SHIFT))&amp;CMP_CR1_INV_MASK)</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_MASK                       0x10u</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_SHIFT                      4</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE_WIDTH                      1</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define CMP_CR1_PMODE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_PMODE_SHIFT))&amp;CMP_CR1_PMODE_MASK)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_MASK                       0x20u</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_SHIFT                      5</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM_WIDTH                      1</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define CMP_CR1_TRIGM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_TRIGM_SHIFT))&amp;CMP_CR1_TRIGM_MASK)</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_MASK                          0x40u</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_SHIFT                         6</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define CMP_CR1_WE_WIDTH                         1</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define CMP_CR1_WE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_WE_SHIFT))&amp;CMP_CR1_WE_MASK)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_MASK                          0x80u</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_SHIFT                         7</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define CMP_CR1_SE_WIDTH                         1</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define CMP_CR1_SE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_CR1_SE_SHIFT))&amp;CMP_CR1_SE_MASK)</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/* FPR Bit Fields */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_MASK                    0xFFu</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_SHIFT                   0</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER_WIDTH                   8</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define CMP_FPR_FILT_PER(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_FPR_FILT_PER_SHIFT))&amp;CMP_FPR_FILT_PER_MASK)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* SCR Bit Fields */</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_MASK                        0x1u</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_SHIFT                       0</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT_WIDTH                       1</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define CMP_SCR_COUT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_COUT_SHIFT))&amp;CMP_SCR_COUT_MASK)</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_MASK                         0x2u</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_SHIFT                        1</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF_WIDTH                        1</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define CMP_SCR_CFF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFF_SHIFT))&amp;CMP_SCR_CFF_MASK)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_MASK                         0x4u</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_SHIFT                        2</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR_WIDTH                        1</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define CMP_SCR_CFR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_CFR_SHIFT))&amp;CMP_SCR_CFR_MASK)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_MASK                         0x8u</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_SHIFT                        3</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF_WIDTH                        1</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define CMP_SCR_IEF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IEF_SHIFT))&amp;CMP_SCR_IEF_MASK)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_MASK                         0x10u</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_SHIFT                        4</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define CMP_SCR_IER_WIDTH                        1</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define CMP_SCR_IER(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_IER_SHIFT))&amp;CMP_SCR_IER_MASK)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_MASK                       0x40u</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_SHIFT                      6</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN_WIDTH                      1</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define CMP_SCR_DMAEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_SCR_DMAEN_SHIFT))&amp;CMP_SCR_DMAEN_MASK)</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* DACCR Bit Fields */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_MASK                     0x3Fu</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_SHIFT                    0</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL_WIDTH                    6</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define CMP_DACCR_VOSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VOSEL_SHIFT))&amp;CMP_DACCR_VOSEL_MASK)</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_MASK                     0x40u</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_SHIFT                    6</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL_WIDTH                    1</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define CMP_DACCR_VRSEL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_VRSEL_SHIFT))&amp;CMP_DACCR_VRSEL_MASK)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_MASK                     0x80u</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_SHIFT                    7</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN_WIDTH                    1</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define CMP_DACCR_DACEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_DACCR_DACEN_SHIFT))&amp;CMP_DACCR_DACEN_MASK)</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* MUXCR Bit Fields */</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_MASK                      0x7u</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_SHIFT                     0</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL_WIDTH                     3</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define CMP_MUXCR_MSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_MSEL_SHIFT))&amp;CMP_MUXCR_MSEL_MASK)</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_MASK                      0x38u</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_SHIFT                     3</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL_WIDTH                     3</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSEL_SHIFT))&amp;CMP_MUXCR_PSEL_MASK)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_MASK                      0x80u</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_SHIFT                     7</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM_WIDTH                     1</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define CMP_MUXCR_PSTM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;CMP_MUXCR_PSTM_SHIFT))&amp;CMP_MUXCR_PSTM_MASK)</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; <span class="comment">/* end of group CMP_Register_Masks */</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">/* CMP - Peripheral instance base addresses */</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gaa174cde56b35e3d6a74b2a752296c268">  689</a></span>&#160;<span class="preprocessor">#define CMP0_BASE                                (0x40073000u)</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#ga2cf98276319113bb5d9ece4d7d7ed09d">  691</a></span>&#160;<span class="preprocessor">#define CMP0                                     ((CMP_Type *)CMP0_BASE)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define CMP0_BASE_PTR                            (CMP0)</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gad9f05fa33dbe017e0dd089dab69067d7">  694</a></span>&#160;<span class="preprocessor">#define CMP_BASE_ADDRS                           { CMP0_BASE }</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_p___peripheral___access___layer.html#gacc69654296499d45b2060956a3c8e97f">  696</a></span>&#160;<span class="preprocessor">#define CMP_BASE_PTRS                            { CMP0 }</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">   -- CMP - Register accessor macros</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* CMP - Register instance definitions */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">/* CMP0 */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define CMP0_CR0                                 CMP_CR0_REG(CMP0)</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define CMP0_CR1                                 CMP_CR1_REG(CMP0)</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define CMP0_FPR                                 CMP_FPR_REG(CMP0)</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define CMP0_SCR                                 CMP_SCR_REG(CMP0)</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define CMP0_DACCR                               CMP_DACCR_REG(CMP0)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define CMP0_MUXCR                               CMP_MUXCR_REG(CMP0)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; <span class="comment">/* end of group CMP_Register_Accessor_Macros */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; <span class="comment">/* end of group CMP_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">   -- DAC Peripheral Access Layer</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html">  737</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x0, array step: 0x2 */</span></div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">  739</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DATL</a>;                               </div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">  740</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DATH</a>;                               </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  } DAT[2];</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">  743</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">SR</a>;                                 </div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">  744</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">C0</a>;                                 </div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">  745</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">C1</a>;                                 </div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">  746</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">C2</a>;                                 </div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;} <a class="code" href="struct_d_a_c___type.html">DAC_Type</a>, *<a class="code" href="struct_d_a_c___type.html">DAC_MemMapPtr</a>;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">/* DAC - Register accessors */</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define DAC_DATL_REG(base,index)                 ((base)-&gt;DAT[index].DATL)</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define DAC_DATL_COUNT                           2</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define DAC_DATH_REG(base,index)                 ((base)-&gt;DAT[index].DATH)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define DAC_DATH_COUNT                           2</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define DAC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define DAC_C0_REG(base)                         ((base)-&gt;C0)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define DAC_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define DAC_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">   -- DAC Register Masks</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/* DATL Bit Fields */</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_MASK                      0xFFu</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_SHIFT                     0</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0_WIDTH                     8</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DAC_DATL_DATA0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATL_DATA0_SHIFT))&amp;DAC_DATL_DATA0_MASK)</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">/* DATH Bit Fields */</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_MASK                      0xFu</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_SHIFT                     0</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1_WIDTH                     4</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DAC_DATH_DATA1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_DATH_DATA1_SHIFT))&amp;DAC_DATH_DATA1_MASK)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_MASK                    0x1u</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_SHIFT                   0</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF_WIDTH                   1</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPBF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPBF_SHIFT))&amp;DAC_SR_DACBFRPBF_MASK)</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_MASK                    0x2u</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_SHIFT                   1</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF_WIDTH                   1</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DAC_SR_DACBFRPTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_SR_DACBFRPTF_SHIFT))&amp;DAC_SR_DACBFRPTF_MASK)</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* C0 Bit Fields */</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_MASK                     0x1u</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_SHIFT                    0</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN_WIDTH                    1</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DAC_C0_DACBBIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBBIEN_SHIFT))&amp;DAC_C0_DACBBIEN_MASK)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_MASK                     0x2u</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_SHIFT                    1</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN_WIDTH                    1</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define DAC_C0_DACBTIEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACBTIEN_SHIFT))&amp;DAC_C0_DACBTIEN_MASK)</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_MASK                         0x8u</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_SHIFT                        3</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN_WIDTH                        1</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define DAC_C0_LPEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_LPEN_SHIFT))&amp;DAC_C0_LPEN_MASK)</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_MASK                     0x10u</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_SHIFT                    4</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG_WIDTH                    1</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define DAC_C0_DACSWTRG(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACSWTRG_SHIFT))&amp;DAC_C0_DACSWTRG_MASK)</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_MASK                    0x20u</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_SHIFT                   5</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL_WIDTH                   1</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define DAC_C0_DACTRGSEL(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACTRGSEL_SHIFT))&amp;DAC_C0_DACTRGSEL_MASK)</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_MASK                       0x40u</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_SHIFT                      6</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS_WIDTH                      1</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define DAC_C0_DACRFS(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACRFS_SHIFT))&amp;DAC_C0_DACRFS_MASK)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_MASK                        0x80u</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_SHIFT                       7</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN_WIDTH                       1</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define DAC_C0_DACEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C0_DACEN_SHIFT))&amp;DAC_C0_DACEN_MASK)</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_MASK                      0x1u</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_SHIFT                     0</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN_WIDTH                     1</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFEN_SHIFT))&amp;DAC_C1_DACBFEN_MASK)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_MASK                      0x4u</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_SHIFT                     2</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD_WIDTH                     1</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define DAC_C1_DACBFMD(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DACBFMD_SHIFT))&amp;DAC_C1_DACBFMD_MASK)</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_MASK                        0x80u</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_SHIFT                       7</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN_WIDTH                       1</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define DAC_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C1_DMAEN_SHIFT))&amp;DAC_C1_DMAEN_MASK)</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_MASK                      0x1u</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_SHIFT                     0</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP_WIDTH                     1</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFUP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFUP_SHIFT))&amp;DAC_C2_DACBFUP_MASK)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_MASK                      0x10u</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_SHIFT                     4</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP_WIDTH                     1</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define DAC_C2_DACBFRP(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;DAC_C2_DACBFRP_SHIFT))&amp;DAC_C2_DACBFRP_MASK)</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; <span class="comment">/* end of group DAC_Register_Masks */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/* DAC - Peripheral instance base addresses */</span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gada12ca8452e773fd8f38041872934efc">  861</a></span>&#160;<span class="preprocessor">#define DAC0_BASE                                (0x4003F000u)</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gadfe0025fe66918c644e110c3b055c955">  863</a></span>&#160;<span class="preprocessor">#define DAC0                                     ((DAC_Type *)DAC0_BASE)</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define DAC0_BASE_PTR                            (DAC0)</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#ga2e056d497cd21aa7a51e188e005e9b37">  866</a></span>&#160;<span class="preprocessor">#define DAC_BASE_ADDRS                           { DAC0_BASE }</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___d_a_c___peripheral___access___layer.html#gab47690040e4d63adc4f324358c27157a">  868</a></span>&#160;<span class="preprocessor">#define DAC_BASE_PTRS                            { DAC0 }</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">   -- DAC - Register accessor macros</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/* DAC - Register instance definitions */</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/* DAC0 */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define DAC0_DAT0L                               DAC_DATL_REG(DAC0,0)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define DAC0_DAT0H                               DAC_DATH_REG(DAC0,0)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define DAC0_DAT1L                               DAC_DATL_REG(DAC0,1)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define DAC0_DAT1H                               DAC_DATH_REG(DAC0,1)</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define DAC0_SR                                  DAC_SR_REG(DAC0)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define DAC0_C0                                  DAC_C0_REG(DAC0)</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define DAC0_C1                                  DAC_C1_REG(DAC0)</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define DAC0_C2                                  DAC_C2_REG(DAC0)</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">/* DAC - Register array accessors */</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define DAC0_DATL(index)                         DAC_DATL_REG(DAC0,index)</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define DAC0_DATH(index)                         DAC_DATH_REG(DAC0,index)</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; <span class="comment">/* end of group DAC_Register_Accessor_Macros */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; <span class="comment">/* end of group DAC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">   -- DMA Peripheral Access Layer</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html">  915</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;       uint8_t RESERVED_0[256];</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">  918</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">SAR</a>;                               </div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">  919</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">DAR</a>;                               </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keyword">union </span>{                                          <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">  921</a></span>&#160;      <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">DSR_BCR</a>;                           </div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x108, array step: 0x10 */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;             uint8_t RESERVED_0[3];</div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">  924</a></span>&#160;        <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">DSR</a>;                                </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;      } DMA_DSR_ACCESS8BIT;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    };</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">  927</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">DCR</a>;                               </div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  } DMA[4];</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;} <a class="code" href="struct_d_m_a___type.html">DMA_Type</a>, *<a class="code" href="struct_d_m_a___type.html">DMA_MemMapPtr</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">/* DMA - Register accessors */</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define DMA_SAR_REG(base,index)                  ((base)-&gt;DMA[index].SAR)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define DMA_SAR_COUNT                            4</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define DMA_DAR_REG(base,index)                  ((base)-&gt;DMA[index].DAR)</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define DMA_DAR_COUNT                            4</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REG(base,index)              ((base)-&gt;DMA[index].DSR_BCR)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_COUNT                        4</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define DMA_DSR_REG(base,index)                  ((base)-&gt;DMA[index].DMA_DSR_ACCESS8BIT.DSR)</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define DMA_DSR_COUNT                            4</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define DMA_DCR_REG(base,index)                  ((base)-&gt;DMA[index].DCR)</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define DMA_DCR_COUNT                            4</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">   -- DMA Register Masks</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment">/* SAR Bit Fields */</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_SHIFT                        0</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR_WIDTH                        32</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define DMA_SAR_SAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_SAR_SAR_SHIFT))&amp;DMA_SAR_SAR_MASK)</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/* DAR Bit Fields */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_SHIFT                        0</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR_WIDTH                        32</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define DMA_DAR_DAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DAR_DAR_SHIFT))&amp;DMA_DAR_DAR_MASK)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* DSR_BCR Bit Fields */</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_MASK                     0xFFFFFFu</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_SHIFT                    0</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR_WIDTH                    24</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BCR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BCR_SHIFT))&amp;DMA_DSR_BCR_BCR_MASK)</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_MASK                    0x1000000u</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_SHIFT                   24</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE_WIDTH                   1</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_DONE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_DONE_SHIFT))&amp;DMA_DSR_BCR_DONE_MASK)</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_MASK                     0x2000000u</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_SHIFT                    25</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY_WIDTH                    1</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BSY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BSY_SHIFT))&amp;DMA_DSR_BCR_BSY_MASK)</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_MASK                     0x4000000u</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_SHIFT                    26</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ_WIDTH                    1</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_REQ(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_REQ_SHIFT))&amp;DMA_DSR_BCR_REQ_MASK)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_MASK                     0x10000000u</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_SHIFT                    28</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED_WIDTH                    1</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BED(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BED_SHIFT))&amp;DMA_DSR_BCR_BED_MASK)</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_MASK                     0x20000000u</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_SHIFT                    29</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES_WIDTH                    1</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_BES(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_BES_SHIFT))&amp;DMA_DSR_BCR_BES_MASK)</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_MASK                      0x40000000u</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_SHIFT                     30</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE_WIDTH                     1</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR_CE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DSR_BCR_CE_SHIFT))&amp;DMA_DSR_BCR_CE_MASK)</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/* DCR Bit Fields */</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_MASK                        0x3u</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_SHIFT                       0</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2_WIDTH                       2</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH2(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH2_SHIFT))&amp;DMA_DCR_LCH2_MASK)</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_MASK                        0xCu</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_SHIFT                       2</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1_WIDTH                       2</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define DMA_DCR_LCH1(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LCH1_SHIFT))&amp;DMA_DCR_LCH1_MASK)</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_MASK                      0x30u</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_SHIFT                     4</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC_WIDTH                     2</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define DMA_DCR_LINKCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_LINKCC_SHIFT))&amp;DMA_DCR_LINKCC_MASK)</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_MASK                       0x80u</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_SHIFT                      7</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ_WIDTH                      1</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define DMA_DCR_D_REQ(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_D_REQ_SHIFT))&amp;DMA_DCR_D_REQ_MASK)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_MASK                        0xF00u</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_SHIFT                       8</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD_WIDTH                       4</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define DMA_DCR_DMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DMOD_SHIFT))&amp;DMA_DCR_DMOD_MASK)</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_MASK                        0xF000u</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_SHIFT                       12</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD_WIDTH                       4</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define DMA_DCR_SMOD(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SMOD_SHIFT))&amp;DMA_DCR_SMOD_MASK)</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define DMA_DCR_START_MASK                       0x10000u</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define DMA_DCR_START_SHIFT                      16</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define DMA_DCR_START_WIDTH                      1</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define DMA_DCR_START(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_START_SHIFT))&amp;DMA_DCR_START_MASK)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_MASK                       0x60000u</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_SHIFT                      17</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE_WIDTH                      2</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define DMA_DCR_DSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DSIZE_SHIFT))&amp;DMA_DCR_DSIZE_MASK)</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_MASK                        0x80000u</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_SHIFT                       19</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC_WIDTH                       1</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define DMA_DCR_DINC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_DINC_SHIFT))&amp;DMA_DCR_DINC_MASK)</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_MASK                       0x300000u</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_SHIFT                      20</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE_WIDTH                      2</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define DMA_DCR_SSIZE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SSIZE_SHIFT))&amp;DMA_DCR_SSIZE_MASK)</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_MASK                        0x400000u</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_SHIFT                       22</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC_WIDTH                       1</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define DMA_DCR_SINC(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_SINC_SHIFT))&amp;DMA_DCR_SINC_MASK)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_MASK                      0x800000u</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_SHIFT                     23</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ_WIDTH                     1</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define DMA_DCR_EADREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_EADREQ_SHIFT))&amp;DMA_DCR_EADREQ_MASK)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_MASK                          0x10000000u</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_SHIFT                         28</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define DMA_DCR_AA_WIDTH                         1</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define DMA_DCR_AA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_AA_SHIFT))&amp;DMA_DCR_AA_MASK)</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_MASK                          0x20000000u</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_SHIFT                         29</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define DMA_DCR_CS_WIDTH                         1</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define DMA_DCR_CS(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_CS_SHIFT))&amp;DMA_DCR_CS_MASK)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_MASK                         0x40000000u</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_SHIFT                        30</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ_WIDTH                        1</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define DMA_DCR_ERQ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_ERQ_SHIFT))&amp;DMA_DCR_ERQ_MASK)</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_MASK                        0x80000000u</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_SHIFT                       31</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT_WIDTH                       1</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define DMA_DCR_EINT(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;DMA_DCR_EINT_SHIFT))&amp;DMA_DCR_EINT_MASK)</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; <span class="comment">/* end of group DMA_Register_Masks */</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* DMA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gab04dd812f37907dc8bd6ed82e346b563"> 1079</a></span>&#160;<span class="preprocessor">#define DMA_BASE                                 (0x40008000u)</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga4103044f9ca209772f513dc694513ffb"> 1081</a></span>&#160;<span class="preprocessor">#define DMA0                                     ((DMA_Type *)DMA_BASE)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define DMA_BASE_PTR                             (DMA0)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#ga3e24fb8f1e5ce6161c39aa9d8b7c4d16"> 1084</a></span>&#160;<span class="preprocessor">#define DMA_BASE_ADDRS                           { DMA_BASE }</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___d_m_a___peripheral___access___layer.html#gada914e90165e25ae4eeddf5175920e77"> 1086</a></span>&#160;<span class="preprocessor">#define DMA_BASE_PTRS                            { DMA0 }</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">   -- DMA - Register accessor macros</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* DMA - Register instance definitions */</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/* DMA */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define DMA_SAR0                                 DMA_SAR_REG(DMA0,0)</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define DMA_DAR0                                 DMA_DAR_REG(DMA0,0)</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR0                             DMA_DSR_BCR_REG(DMA0,0)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define DMA_DSR0                                 DMA_DSR_REG(DMA0,0)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define DMA_DCR0                                 DMA_DCR_REG(DMA0,0)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define DMA_SAR1                                 DMA_SAR_REG(DMA0,1)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define DMA_DAR1                                 DMA_DAR_REG(DMA0,1)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR1                             DMA_DSR_BCR_REG(DMA0,1)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define DMA_DSR1                                 DMA_DSR_REG(DMA0,1)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define DMA_DCR1                                 DMA_DCR_REG(DMA0,1)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define DMA_SAR2                                 DMA_SAR_REG(DMA0,2)</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define DMA_DAR2                                 DMA_DAR_REG(DMA0,2)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR2                             DMA_DSR_BCR_REG(DMA0,2)</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define DMA_DSR2                                 DMA_DSR_REG(DMA0,2)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define DMA_DCR2                                 DMA_DCR_REG(DMA0,2)</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define DMA_SAR3                                 DMA_SAR_REG(DMA0,3)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define DMA_DAR3                                 DMA_DAR_REG(DMA0,3)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR3                             DMA_DSR_BCR_REG(DMA0,3)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define DMA_DSR3                                 DMA_DSR_REG(DMA0,3)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define DMA_DCR3                                 DMA_DCR_REG(DMA0,3)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment">/* DMA - Register array accessors */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define DMA_SAR(index)                           DMA_SAR_REG(DMA0,index)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define DMA_DAR(index)                           DMA_DAR_REG(DMA0,index)</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define DMA_DSR_BCR(index)                       DMA_DSR_BCR_REG(DMA0,index)</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define DMA_DSR(index)                           DMA_DSR_REG(DMA0,index)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define DMA_DCR(index)                           DMA_DCR_REG(DMA0,index)</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160; <span class="comment">/* end of group DMA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160; <span class="comment">/* end of group DMA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">   -- DMAMUX Peripheral Access Layer</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html"> 1148</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="struct_d_m_a_m_u_x___type.html#a0279b54399dafc0d96252883dff6ec33"> 1149</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CHCFG[4];                           </div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;} <a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a>, *<a class="code" href="struct_d_m_a_m_u_x___type.html">DMAMUX_MemMapPtr</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">/* DMAMUX - Register accessors */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_REG(base,index)             ((base)-&gt;CHCFG[index])</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_COUNT                       4</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">   -- DMAMUX Register Masks</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/* CHCFG Bit Fields */</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_MASK                 0x3Fu</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_SHIFT                0</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE_WIDTH                6</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_SOURCE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_SOURCE_SHIFT))&amp;DMAMUX_CHCFG_SOURCE_MASK)</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_MASK                   0x40u</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_SHIFT                  6</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG_WIDTH                  1</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_TRIG(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_TRIG_SHIFT))&amp;DMAMUX_CHCFG_TRIG_MASK)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_MASK                   0x80u</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_SHIFT                  7</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL_WIDTH                  1</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#define DMAMUX_CHCFG_ENBL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;DMAMUX_CHCFG_ENBL_SHIFT))&amp;DMAMUX_CHCFG_ENBL_MASK)</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Masks */</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/* DMAMUX - Peripheral instance base addresses */</span></div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga53dad94854927e3f0d04159ddae91b12"> 1201</a></span>&#160;<span class="preprocessor">#define DMAMUX0_BASE                             (0x40021000u)</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gab65f26d32cad2fbb14838d5c831203ec"> 1203</a></span>&#160;<span class="preprocessor">#define DMAMUX0                                  ((DMAMUX_Type *)DMAMUX0_BASE)</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define DMAMUX0_BASE_PTR                         (DMAMUX0)</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#ga829aeb2ec17eff9c9fa684315a70bc2a"> 1206</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_ADDRS                        { DMAMUX0_BASE }</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___d_m_a_m_u_x___peripheral___access___layer.html#gaad218c12978071501dc2899f0624de4b"> 1208</a></span>&#160;<span class="preprocessor">#define DMAMUX_BASE_PTRS                         { DMAMUX0 }</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">   -- DMAMUX - Register accessor macros</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/* DMAMUX - Register instance definitions */</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/* DMAMUX0 */</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG0                           DMAMUX_CHCFG_REG(DMAMUX0,0)</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG1                           DMAMUX_CHCFG_REG(DMAMUX0,1)</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG2                           DMAMUX_CHCFG_REG(DMAMUX0,2)</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG3                           DMAMUX_CHCFG_REG(DMAMUX0,3)</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* DMAMUX - Register array accessors */</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define DMAMUX0_CHCFG(index)                     DMAMUX_CHCFG_REG(DMAMUX0,index)</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160; <span class="comment">/* end of group DMAMUX_Register_Accessor_Macros */</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160; <span class="comment">/* end of group DMAMUX_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">   -- FGPIO Peripheral Access Layer</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html"> 1250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041"> 1251</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041">PDOR</a>;                              </div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c"> 1252</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c">PSOR</a>;                              </div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a"> 1253</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a">PCOR</a>;                              </div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524"> 1254</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524">PTOR</a>;                              </div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60"> 1255</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">PDIR</a>;                              </div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559"> 1256</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">PDDR</a>;                              </div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;} <a class="code" href="struct_f_g_p_i_o___type.html">FGPIO_Type</a>, *<a class="code" href="struct_f_g_p_i_o___type.html">FGPIO_MemMapPtr</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">/* FGPIO - Register accessors */</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_REG(base)                     ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_REG(base)                     ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_REG(base)                     ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_REG(base)                     ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_REG(base)                     ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_REG(base)                     ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">   -- FGPIO Register Masks</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_SHIFT                     0</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO_WIDTH                     32</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define FGPIO_PDOR_PDO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDOR_PDO_SHIFT))&amp;FGPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_SHIFT                    0</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO_WIDTH                    32</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define FGPIO_PSOR_PTSO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PSOR_PTSO_SHIFT))&amp;FGPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_SHIFT                    0</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO_WIDTH                    32</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define FGPIO_PCOR_PTCO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PCOR_PTCO_SHIFT))&amp;FGPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_SHIFT                    0</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO_WIDTH                    32</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define FGPIO_PTOR_PTTO(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PTOR_PTTO_SHIFT))&amp;FGPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_SHIFT                     0</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI_WIDTH                     32</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define FGPIO_PDIR_PDI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDIR_PDI_SHIFT))&amp;FGPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_SHIFT                     0</span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD_WIDTH                     32</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define FGPIO_PDDR_PDD(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;FGPIO_PDDR_PDD_SHIFT))&amp;FGPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160; <span class="comment">/* end of group FGPIO_Register_Masks */</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment">/* FGPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga5be504106abad77cbd9d7d05bce089bb"> 1329</a></span>&#160;<span class="preprocessor">#define FGPIOA_BASE                              (0xF80FF000u)</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gae9c9828758a8c2a392181efa5f88ff23"> 1331</a></span>&#160;<span class="preprocessor">#define FGPIOA                                   ((FGPIO_Type *)FGPIOA_BASE)</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define FGPIOA_BASE_PTR                          (FGPIOA)</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gae82f132d064f5a999cb0191619628cd4"> 1334</a></span>&#160;<span class="preprocessor">#define FGPIOB_BASE                              (0xF80FF040u)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#gab6c2eaacd50ab03a400e2cf6fcff5e62"> 1336</a></span>&#160;<span class="preprocessor">#define FGPIOB                                   ((FGPIO_Type *)FGPIOB_BASE)</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define FGPIOB_BASE_PTR                          (FGPIOB)</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga4bd60cd4bdf238ff321195acb421b187"> 1339</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_ADDRS                         { FGPIOA_BASE, FGPIOB_BASE }</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___f_g_p_i_o___peripheral___access___layer.html#ga58956e4d0a0ffec3e1dd70e77a5160b4"> 1341</a></span>&#160;<span class="preprocessor">#define FGPIO_BASE_PTRS                          { FGPIOA, FGPIOB }</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">   -- FGPIO - Register accessor macros</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">/* FGPIO - Register instance definitions */</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">/* FGPIOA */</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define FGPIOA_PDOR                              FGPIO_PDOR_REG(FGPIOA)</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define FGPIOA_PSOR                              FGPIO_PSOR_REG(FGPIOA)</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define FGPIOA_PCOR                              FGPIO_PCOR_REG(FGPIOA)</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define FGPIOA_PTOR                              FGPIO_PTOR_REG(FGPIOA)</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define FGPIOA_PDIR                              FGPIO_PDIR_REG(FGPIOA)</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define FGPIOA_PDDR                              FGPIO_PDDR_REG(FGPIOA)</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">/* FGPIOB */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define FGPIOB_PDOR                              FGPIO_PDOR_REG(FGPIOB)</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define FGPIOB_PSOR                              FGPIO_PSOR_REG(FGPIOB)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define FGPIOB_PCOR                              FGPIO_PCOR_REG(FGPIOB)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define FGPIOB_PTOR                              FGPIO_PTOR_REG(FGPIOB)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define FGPIOB_PDIR                              FGPIO_PDIR_REG(FGPIOB)</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define FGPIOB_PDDR                              FGPIO_PDDR_REG(FGPIOB)</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160; <span class="comment">/* end of group FGPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160; <span class="comment">/* end of group FGPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">   -- FTFA Peripheral Access Layer</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html"> 1389</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4"> 1390</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4">FSTAT</a>;                              </div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0"> 1391</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0">FCNFG</a>;                              </div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c"> 1392</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c">FSEC</a>;                               </div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e"> 1393</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e">FOPT</a>;                               </div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3"> 1394</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3">FCCOB3</a>;                             </div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9"> 1395</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9">FCCOB2</a>;                             </div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee"> 1396</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee">FCCOB1</a>;                             </div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980"> 1397</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980">FCCOB0</a>;                             </div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d"> 1398</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d">FCCOB7</a>;                             </div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458"> 1399</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458">FCCOB6</a>;                             </div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8"> 1400</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8">FCCOB5</a>;                             </div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835"> 1401</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835">FCCOB4</a>;                             </div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7"> 1402</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FCCOBB</a>;                             </div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702"> 1403</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FCCOBA</a>;                             </div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559"> 1404</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559">FCCOB9</a>;                             </div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951"> 1405</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951">FCCOB8</a>;                             </div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5"> 1406</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5">FPROT3</a>;                             </div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357"> 1407</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357">FPROT2</a>;                             </div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2"> 1408</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FPROT1</a>;                             </div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf"> 1409</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf">FPROT0</a>;                             </div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;} <a class="code" href="struct_f_t_f_a___type.html">FTFA_Type</a>, *<a class="code" href="struct_f_t_f_a___type.html">FTFA_MemMapPtr</a>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">/* FTFA - Register accessors */</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_REG(base)                     ((base)-&gt;FSTAT)</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_REG(base)                     ((base)-&gt;FCNFG)</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define FTFA_FSEC_REG(base)                      ((base)-&gt;FSEC)</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define FTFA_FOPT_REG(base)                      ((base)-&gt;FOPT)</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_REG(base)                    ((base)-&gt;FCCOB3)</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_REG(base)                    ((base)-&gt;FCCOB2)</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_REG(base)                    ((base)-&gt;FCCOB1)</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_REG(base)                    ((base)-&gt;FCCOB0)</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_REG(base)                    ((base)-&gt;FCCOB7)</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_REG(base)                    ((base)-&gt;FCCOB6)</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_REG(base)                    ((base)-&gt;FCCOB5)</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_REG(base)                    ((base)-&gt;FCCOB4)</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_REG(base)                    ((base)-&gt;FCCOBB)</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_REG(base)                    ((base)-&gt;FCCOBA)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_REG(base)                    ((base)-&gt;FCCOB9)</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_REG(base)                    ((base)-&gt;FCCOB8)</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_REG(base)                    ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_REG(base)                    ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_REG(base)                    ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_REG(base)                    ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">   -- FTFA Register Masks</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">/* FSTAT Bit Fields */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_MASK                  0x1u</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_SHIFT                 0</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0_WIDTH                 1</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_MGSTAT0(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_MGSTAT0_SHIFT))&amp;FTFA_FSTAT_MGSTAT0_MASK)</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_MASK                   0x10u</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_SHIFT                  4</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL_WIDTH                  1</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_FPVIOL(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_FPVIOL_SHIFT))&amp;FTFA_FSTAT_FPVIOL_MASK)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_MASK                   0x20u</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_SHIFT                  5</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR_WIDTH                  1</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_ACCERR(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_ACCERR_SHIFT))&amp;FTFA_FSTAT_ACCERR_MASK)</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_MASK                 0x40u</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_SHIFT                6</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR_WIDTH                1</span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_RDCOLERR(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_RDCOLERR_SHIFT))&amp;FTFA_FSTAT_RDCOLERR_MASK)</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_MASK                     0x80u</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_SHIFT                    7</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF_WIDTH                    1</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">#define FTFA_FSTAT_CCIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSTAT_CCIF_SHIFT))&amp;FTFA_FSTAT_CCIF_MASK)</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* FCNFG Bit Fields */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_MASK                  0x10u</span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_SHIFT                 4</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP_WIDTH                 1</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSSUSP(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_ERSSUSP_SHIFT))&amp;FTFA_FCNFG_ERSSUSP_MASK)</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_MASK                  0x20u</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_SHIFT                 5</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ_WIDTH                 1</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_ERSAREQ(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_ERSAREQ_SHIFT))&amp;FTFA_FCNFG_ERSAREQ_MASK)</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_MASK                 0x40u</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_SHIFT                6</span></div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE_WIDTH                1</span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_RDCOLLIE(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_RDCOLLIE_SHIFT))&amp;FTFA_FCNFG_RDCOLLIE_MASK)</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_MASK                     0x80u</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_SHIFT                    7</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE_WIDTH                    1</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define FTFA_FCNFG_CCIE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCNFG_CCIE_SHIFT))&amp;FTFA_FCNFG_CCIE_MASK)</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_MASK                       0x3u</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_SHIFT                      0</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC_WIDTH                      2</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define FTFA_FSEC_SEC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_SEC_SHIFT))&amp;FTFA_FSEC_SEC_MASK)</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_MASK                    0xCu</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_SHIFT                   2</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC_WIDTH                   2</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define FTFA_FSEC_FSLACC(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_FSLACC_SHIFT))&amp;FTFA_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_MASK                      0x30u</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_SHIFT                     4</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN_WIDTH                     2</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define FTFA_FSEC_MEEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_MEEN_SHIFT))&amp;FTFA_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_MASK                     0xC0u</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_SHIFT                    6</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN_WIDTH                    2</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define FTFA_FSEC_KEYEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FSEC_KEYEN_SHIFT))&amp;FTFA_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_MASK                       0xFFu</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_SHIFT                      0</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT_WIDTH                      8</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define FTFA_FOPT_OPT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FOPT_OPT_SHIFT))&amp;FTFA_FOPT_OPT_MASK)</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">/* FCCOB3 Bit Fields */</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB3_CCOBn_SHIFT))&amp;FTFA_FCCOB3_CCOBn_MASK)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">/* FCCOB2 Bit Fields */</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB2_CCOBn_SHIFT))&amp;FTFA_FCCOB2_CCOBn_MASK)</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">/* FCCOB1 Bit Fields */</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB1_CCOBn_SHIFT))&amp;FTFA_FCCOB1_CCOBn_MASK)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">/* FCCOB0 Bit Fields */</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB0_CCOBn_SHIFT))&amp;FTFA_FCCOB0_CCOBn_MASK)</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">/* FCCOB7 Bit Fields */</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB7_CCOBn_SHIFT))&amp;FTFA_FCCOB7_CCOBn_MASK)</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">/* FCCOB6 Bit Fields */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB6_CCOBn_SHIFT))&amp;FTFA_FCCOB6_CCOBn_MASK)</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">/* FCCOB5 Bit Fields */</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB5_CCOBn_SHIFT))&amp;FTFA_FCCOB5_CCOBn_MASK)</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">/* FCCOB4 Bit Fields */</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB4_CCOBn_SHIFT))&amp;FTFA_FCCOB4_CCOBn_MASK)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/* FCCOBB Bit Fields */</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBB_CCOBn_SHIFT))&amp;FTFA_FCCOBB_CCOBn_MASK)</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">/* FCCOBA Bit Fields */</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOBA_CCOBn_SHIFT))&amp;FTFA_FCCOBA_CCOBn_MASK)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">/* FCCOB9 Bit Fields */</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB9_CCOBn_SHIFT))&amp;FTFA_FCCOB9_CCOBn_MASK)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">/* FCCOB8 Bit Fields */</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_MASK                   0xFFu</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_SHIFT                  0</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn_WIDTH                  8</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8_CCOBn(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FCCOB8_CCOBn_SHIFT))&amp;FTFA_FCCOB8_CCOBn_MASK)</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_SHIFT                   0</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT_WIDTH                   8</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#define FTFA_FPROT3_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT3_PROT_SHIFT))&amp;FTFA_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_SHIFT                   0</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT_WIDTH                   8</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define FTFA_FPROT2_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT2_PROT_SHIFT))&amp;FTFA_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_SHIFT                   0</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT_WIDTH                   8</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define FTFA_FPROT1_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT1_PROT_SHIFT))&amp;FTFA_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_MASK                    0xFFu</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_SHIFT                   0</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT_WIDTH                   8</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define FTFA_FPROT0_PROT(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;FTFA_FPROT0_PROT_SHIFT))&amp;FTFA_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160; <span class="comment">/* end of group FTFA_Register_Masks */</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">/* FTFA - Peripheral instance base addresses */</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#gaa2b2cdc953f8c4bfc44977ac97c1ca3a"> 1606</a></span>&#160;<span class="preprocessor">#define FTFA_BASE                                (0x40020000u)</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga51932e698139405f75ed323a8bc0bbb8"> 1608</a></span>&#160;<span class="preprocessor">#define FTFA                                     ((FTFA_Type *)FTFA_BASE)</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define FTFA_BASE_PTR                            (FTFA)</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga28d40395dc31038db1be1208dd23fe92"> 1611</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_ADDRS                          { FTFA_BASE }</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___f_t_f_a___peripheral___access___layer.html#ga3f06770a713a2c02c4eec6b98daefd7e"> 1613</a></span>&#160;<span class="preprocessor">#define FTFA_BASE_PTRS                           { FTFA }</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">   -- FTFA - Register accessor macros</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">/* FTFA - Register instance definitions */</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">/* FTFA */</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define FTFA_FSTAT                               FTFA_FSTAT_REG(FTFA)</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#define FTFA_FCNFG                               FTFA_FCNFG_REG(FTFA)</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define FTFA_FSEC                                FTFA_FSEC_REG(FTFA)</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define FTFA_FOPT                                FTFA_FOPT_REG(FTFA)</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#define FTFA_FCCOB3                              FTFA_FCCOB3_REG(FTFA)</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define FTFA_FCCOB2                              FTFA_FCCOB2_REG(FTFA)</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define FTFA_FCCOB1                              FTFA_FCCOB1_REG(FTFA)</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define FTFA_FCCOB0                              FTFA_FCCOB0_REG(FTFA)</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define FTFA_FCCOB7                              FTFA_FCCOB7_REG(FTFA)</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#define FTFA_FCCOB6                              FTFA_FCCOB6_REG(FTFA)</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">#define FTFA_FCCOB5                              FTFA_FCCOB5_REG(FTFA)</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define FTFA_FCCOB4                              FTFA_FCCOB4_REG(FTFA)</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">#define FTFA_FCCOBB                              FTFA_FCCOBB_REG(FTFA)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define FTFA_FCCOBA                              FTFA_FCCOBA_REG(FTFA)</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">#define FTFA_FCCOB9                              FTFA_FCCOB9_REG(FTFA)</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define FTFA_FCCOB8                              FTFA_FCCOB8_REG(FTFA)</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">#define FTFA_FPROT3                              FTFA_FPROT3_REG(FTFA)</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">#define FTFA_FPROT2                              FTFA_FPROT2_REG(FTFA)</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define FTFA_FPROT1                              FTFA_FPROT1_REG(FTFA)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define FTFA_FPROT0                              FTFA_FPROT0_REG(FTFA)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160; <span class="comment">/* end of group FTFA_Register_Accessor_Macros */</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160; <span class="comment">/* end of group FTFA_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">   -- GPIO Peripheral Access Layer</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;</div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html"> 1668</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4"> 1669</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">PDOR</a>;                              </div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc"> 1670</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">PSOR</a>;                              </div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719"> 1671</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">PCOR</a>;                              </div><div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de"> 1672</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">PTOR</a>;                              </div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999"> 1673</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">PDIR</a>;                              </div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5"> 1674</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">PDDR</a>;                              </div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;} <a class="code" href="struct_g_p_i_o___type.html">GPIO_Type</a>, *<a class="code" href="struct_g_p_i_o___type.html">GPIO_MemMapPtr</a>;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/* GPIO - Register accessors */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">#define GPIO_PDOR_REG(base)                      ((base)-&gt;PDOR)</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define GPIO_PSOR_REG(base)                      ((base)-&gt;PSOR)</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define GPIO_PCOR_REG(base)                      ((base)-&gt;PCOR)</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define GPIO_PTOR_REG(base)                      ((base)-&gt;PTOR)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define GPIO_PDIR_REG(base)                      ((base)-&gt;PDIR)</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#define GPIO_PDDR_REG(base)                      ((base)-&gt;PDDR)</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="comment">   -- GPIO Register Masks</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/* PDOR Bit Fields */</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_SHIFT                      0</span></div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO_WIDTH                      32</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define GPIO_PDOR_PDO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDOR_PDO_SHIFT))&amp;GPIO_PDOR_PDO_MASK)</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">/* PSOR Bit Fields */</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_SHIFT                     0</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO_WIDTH                     32</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">#define GPIO_PSOR_PTSO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PSOR_PTSO_SHIFT))&amp;GPIO_PSOR_PTSO_MASK)</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="comment">/* PCOR Bit Fields */</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_SHIFT                     0</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO_WIDTH                     32</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define GPIO_PCOR_PTCO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PCOR_PTCO_SHIFT))&amp;GPIO_PCOR_PTCO_MASK)</span></div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="comment">/* PTOR Bit Fields */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_MASK                      0xFFFFFFFFu</span></div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_SHIFT                     0</span></div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO_WIDTH                     32</span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor">#define GPIO_PTOR_PTTO(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PTOR_PTTO_SHIFT))&amp;GPIO_PTOR_PTTO_MASK)</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">/* PDIR Bit Fields */</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_SHIFT                      0</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI_WIDTH                      32</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define GPIO_PDIR_PDI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDIR_PDI_SHIFT))&amp;GPIO_PDIR_PDI_MASK)</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="comment">/* PDDR Bit Fields */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_SHIFT                      0</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD_WIDTH                      32</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define GPIO_PDDR_PDD(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;GPIO_PDDR_PDD_SHIFT))&amp;GPIO_PDDR_PDD_MASK)</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160; <span class="comment">/* end of group GPIO_Register_Masks */</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">/* GPIO - Peripheral instance base addresses */</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1747</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE                               (0x400FF000u)</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac485358099728ddae050db37924dd6b7"> 1749</a></span>&#160;<span class="preprocessor">#define GPIOA                                    ((GPIO_Type *)GPIOA_BASE)</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define GPIOA_BASE_PTR                           (GPIOA)</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;</div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gac944a89eb789000ece920c0f89cb6a68"> 1752</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE                               (0x400FF040u)</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1754</a></span>&#160;<span class="preprocessor">#define GPIOB                                    ((GPIO_Type *)GPIOB_BASE)</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">#define GPIOB_BASE_PTR                           (GPIOB)</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#ga7f97513de5235b3600dc07bf327fe315"> 1757</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_ADDRS                          { GPIOA_BASE, GPIOB_BASE }</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;</div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___g_p_i_o___peripheral___access___layer.html#gad0f7206167a584b1e75a81a5c30fa1c2"> 1759</a></span>&#160;<span class="preprocessor">#define GPIO_BASE_PTRS                           { GPIOA, GPIOB }</span></div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="comment">   -- GPIO - Register accessor macros</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment">/* GPIO - Register instance definitions */</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">/* GPIOA */</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">#define GPIOA_PDOR                               GPIO_PDOR_REG(GPIOA)</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">#define GPIOA_PSOR                               GPIO_PSOR_REG(GPIOA)</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define GPIOA_PCOR                               GPIO_PCOR_REG(GPIOA)</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define GPIOA_PTOR                               GPIO_PTOR_REG(GPIOA)</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define GPIOA_PDIR                               GPIO_PDIR_REG(GPIOA)</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor">#define GPIOA_PDDR                               GPIO_PDDR_REG(GPIOA)</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">/* GPIOB */</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define GPIOB_PDOR                               GPIO_PDOR_REG(GPIOB)</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define GPIOB_PSOR                               GPIO_PSOR_REG(GPIOB)</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor">#define GPIOB_PCOR                               GPIO_PCOR_REG(GPIOB)</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define GPIOB_PTOR                               GPIO_PTOR_REG(GPIOB)</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor">#define GPIOB_PDIR                               GPIO_PDIR_REG(GPIOB)</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="preprocessor">#define GPIOB_PDDR                               GPIO_PDDR_REG(GPIOB)</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160; <span class="comment">/* end of group GPIO_Register_Accessor_Macros */</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; <span class="comment">/* end of group GPIO_Peripheral_Access_Layer */</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">   -- I2C Peripheral Access Layer</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;</div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html"> 1807</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74"> 1808</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">A1</a>;                                 </div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20"> 1809</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">F</a>;                                  </div><div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3"> 1810</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">C1</a>;                                 </div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3"> 1811</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">S</a>;                                  </div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0"> 1812</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">D</a>;                                  </div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7"> 1813</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">C2</a>;                                 </div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc"> 1814</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">FLT</a>;                                </div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db"> 1815</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">RA</a>;                                 </div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7"> 1816</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">SMB</a>;                                </div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457"> 1817</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">A2</a>;                                 </div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6"> 1818</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">SLTH</a>;                               </div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27"> 1819</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">SLTL</a>;                               </div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;} <a class="code" href="struct_i2_c___type.html">I2C_Type</a>, *<a class="code" href="struct_i2_c___type.html">I2C_MemMapPtr</a>;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="comment">/* I2C - Register accessors */</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">#define I2C_A1_REG(base)                         ((base)-&gt;A1)</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define I2C_F_REG(base)                          ((base)-&gt;F)</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define I2C_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define I2C_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">#define I2C_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">#define I2C_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">#define I2C_FLT_REG(base)                        ((base)-&gt;FLT)</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#define I2C_RA_REG(base)                         ((base)-&gt;RA)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define I2C_SMB_REG(base)                        ((base)-&gt;SMB)</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define I2C_A2_REG(base)                         ((base)-&gt;A2)</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define I2C_SLTH_REG(base)                       ((base)-&gt;SLTH)</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">#define I2C_SLTL_REG(base)                       ((base)-&gt;SLTL)</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="comment">   -- I2C Register Masks</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">/* A1 Bit Fields */</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define I2C_A1_AD_MASK                           0xFEu</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define I2C_A1_AD_SHIFT                          1</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">#define I2C_A1_AD_WIDTH                          7</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define I2C_A1_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A1_AD_SHIFT))&amp;I2C_A1_AD_MASK)</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">/* F Bit Fields */</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">#define I2C_F_ICR_MASK                           0x3Fu</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">#define I2C_F_ICR_SHIFT                          0</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">#define I2C_F_ICR_WIDTH                          6</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define I2C_F_ICR(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_ICR_SHIFT))&amp;I2C_F_ICR_MASK)</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define I2C_F_MULT_MASK                          0xC0u</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">#define I2C_F_MULT_SHIFT                         6</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">#define I2C_F_MULT_WIDTH                         2</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">#define I2C_F_MULT(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_F_MULT_SHIFT))&amp;I2C_F_MULT_MASK)</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_MASK                        0x1u</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_SHIFT                       0</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN_WIDTH                       1</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">#define I2C_C1_DMAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_DMAEN_SHIFT))&amp;I2C_C1_DMAEN_MASK)</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_MASK                         0x2u</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_SHIFT                        1</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN_WIDTH                        1</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define I2C_C1_WUEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_WUEN_SHIFT))&amp;I2C_C1_WUEN_MASK)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_MASK                         0x4u</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_SHIFT                        2</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA_WIDTH                        1</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">#define I2C_C1_RSTA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_RSTA_SHIFT))&amp;I2C_C1_RSTA_MASK)</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_MASK                         0x8u</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_SHIFT                        3</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK_WIDTH                        1</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define I2C_C1_TXAK(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TXAK_SHIFT))&amp;I2C_C1_TXAK_MASK)</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">#define I2C_C1_TX_MASK                           0x10u</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#define I2C_C1_TX_SHIFT                          4</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">#define I2C_C1_TX_WIDTH                          1</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define I2C_C1_TX(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_TX_SHIFT))&amp;I2C_C1_TX_MASK)</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define I2C_C1_MST_MASK                          0x20u</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">#define I2C_C1_MST_SHIFT                         5</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define I2C_C1_MST_WIDTH                         1</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define I2C_C1_MST(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_MST_SHIFT))&amp;I2C_C1_MST_MASK)</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_MASK                        0x40u</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_SHIFT                       6</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE_WIDTH                       1</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">#define I2C_C1_IICIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICIE_SHIFT))&amp;I2C_C1_IICIE_MASK)</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_MASK                        0x80u</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_SHIFT                       7</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN_WIDTH                       1</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define I2C_C1_IICEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C1_IICEN_SHIFT))&amp;I2C_C1_IICEN_MASK)</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_MASK                          0x1u</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_SHIFT                         0</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define I2C_S_RXAK_WIDTH                         1</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define I2C_S_RXAK(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RXAK_SHIFT))&amp;I2C_S_RXAK_MASK)</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_MASK                         0x2u</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_SHIFT                        1</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">#define I2C_S_IICIF_WIDTH                        1</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">#define I2C_S_IICIF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IICIF_SHIFT))&amp;I2C_S_IICIF_MASK)</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define I2C_S_SRW_MASK                           0x4u</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">#define I2C_S_SRW_SHIFT                          2</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define I2C_S_SRW_WIDTH                          1</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define I2C_S_SRW(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_SRW_SHIFT))&amp;I2C_S_SRW_MASK)</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define I2C_S_RAM_MASK                           0x8u</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define I2C_S_RAM_SHIFT                          3</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define I2C_S_RAM_WIDTH                          1</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define I2C_S_RAM(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_RAM_SHIFT))&amp;I2C_S_RAM_MASK)</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_MASK                          0x10u</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_SHIFT                         4</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define I2C_S_ARBL_WIDTH                         1</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define I2C_S_ARBL(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_ARBL_SHIFT))&amp;I2C_S_ARBL_MASK)</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_MASK                          0x20u</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_SHIFT                         5</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define I2C_S_BUSY_WIDTH                         1</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define I2C_S_BUSY(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_BUSY_SHIFT))&amp;I2C_S_BUSY_MASK)</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_MASK                          0x40u</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_SHIFT                         6</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define I2C_S_IAAS_WIDTH                         1</span></div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="preprocessor">#define I2C_S_IAAS(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_IAAS_SHIFT))&amp;I2C_S_IAAS_MASK)</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor">#define I2C_S_TCF_MASK                           0x80u</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define I2C_S_TCF_SHIFT                          7</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define I2C_S_TCF_WIDTH                          1</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define I2C_S_TCF(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_S_TCF_SHIFT))&amp;I2C_S_TCF_MASK)</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define I2C_D_DATA_MASK                          0xFFu</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#define I2C_D_DATA_SHIFT                         0</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define I2C_D_DATA_WIDTH                         8</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define I2C_D_DATA(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_D_DATA_SHIFT))&amp;I2C_D_DATA_MASK)</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define I2C_C2_AD_MASK                           0x7u</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#define I2C_C2_AD_SHIFT                          0</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#define I2C_C2_AD_WIDTH                          3</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#define I2C_C2_AD(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_AD_SHIFT))&amp;I2C_C2_AD_MASK)</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_MASK                         0x8u</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_SHIFT                        3</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN_WIDTH                        1</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#define I2C_C2_RMEN(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_RMEN_SHIFT))&amp;I2C_C2_RMEN_MASK)</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_MASK                         0x10u</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_SHIFT                        4</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC_WIDTH                        1</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define I2C_C2_SBRC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_SBRC_SHIFT))&amp;I2C_C2_SBRC_MASK)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_MASK                         0x20u</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_SHIFT                        5</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS_WIDTH                        1</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define I2C_C2_HDRS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_HDRS_SHIFT))&amp;I2C_C2_HDRS_MASK)</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_MASK                        0x40u</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_SHIFT                       6</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT_WIDTH                       1</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define I2C_C2_ADEXT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_ADEXT_SHIFT))&amp;I2C_C2_ADEXT_MASK)</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_MASK                        0x80u</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_SHIFT                       7</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN_WIDTH                       1</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define I2C_C2_GCAEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_C2_GCAEN_SHIFT))&amp;I2C_C2_GCAEN_MASK)</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="comment">/* FLT Bit Fields */</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_MASK                         0x1Fu</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_SHIFT                        0</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT_WIDTH                        5</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">#define I2C_FLT_FLT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_FLT_SHIFT))&amp;I2C_FLT_FLT_MASK)</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_MASK                      0x20u</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_SHIFT                     5</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE_WIDTH                     1</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPIE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_STOPIE_SHIFT))&amp;I2C_FLT_STOPIE_MASK)</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_MASK                       0x40u</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_SHIFT                      6</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF_WIDTH                      1</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">#define I2C_FLT_STOPF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_STOPF_SHIFT))&amp;I2C_FLT_STOPF_MASK)</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_MASK                        0x80u</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_SHIFT                       7</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN_WIDTH                       1</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define I2C_FLT_SHEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_FLT_SHEN_SHIFT))&amp;I2C_FLT_SHEN_MASK)</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="comment">/* RA Bit Fields */</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_MASK                          0xFEu</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_SHIFT                         1</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define I2C_RA_RAD_WIDTH                         7</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define I2C_RA_RAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_RA_RAD_SHIFT))&amp;I2C_RA_RAD_MASK)</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="comment">/* SMB Bit Fields */</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_MASK                     0x1u</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_SHIFT                    0</span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE_WIDTH                    1</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2IE(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2IE_SHIFT))&amp;I2C_SMB_SHTF2IE_MASK)</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_MASK                       0x2u</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_SHIFT                      1</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2_WIDTH                      1</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF2_SHIFT))&amp;I2C_SMB_SHTF2_MASK)</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_MASK                       0x4u</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_SHIFT                      2</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1_WIDTH                      1</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define I2C_SMB_SHTF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SHTF1_SHIFT))&amp;I2C_SMB_SHTF1_MASK)</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_MASK                        0x8u</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_SHIFT                       3</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF_WIDTH                       1</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#define I2C_SMB_SLTF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SLTF_SHIFT))&amp;I2C_SMB_SLTF_MASK)</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_MASK                      0x10u</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_SHIFT                     4</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL_WIDTH                     1</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define I2C_SMB_TCKSEL(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_TCKSEL_SHIFT))&amp;I2C_SMB_TCKSEL_MASK)</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_MASK                     0x20u</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_SHIFT                    5</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN_WIDTH                    1</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define I2C_SMB_SIICAEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_SIICAEN_SHIFT))&amp;I2C_SMB_SIICAEN_MASK)</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_MASK                     0x40u</span></div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_SHIFT                    6</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN_WIDTH                    1</span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#define I2C_SMB_ALERTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_ALERTEN_SHIFT))&amp;I2C_SMB_ALERTEN_MASK)</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_MASK                        0x80u</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_SHIFT                       7</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK_WIDTH                       1</span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define I2C_SMB_FACK(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SMB_FACK_SHIFT))&amp;I2C_SMB_FACK_MASK)</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="comment">/* A2 Bit Fields */</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_MASK                          0xFEu</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_SHIFT                         1</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define I2C_A2_SAD_WIDTH                         7</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define I2C_A2_SAD(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_A2_SAD_SHIFT))&amp;I2C_A2_SAD_MASK)</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">/* SLTH Bit Fields */</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT_WIDTH                      8</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define I2C_SLTH_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTH_SSLT_SHIFT))&amp;I2C_SLTH_SSLT_MASK)</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="comment">/* SLTL Bit Fields */</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_MASK                       0xFFu</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_SHIFT                      0</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT_WIDTH                      8</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor">#define I2C_SLTL_SSLT(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;I2C_SLTL_SSLT_SHIFT))&amp;I2C_SLTL_SSLT_MASK)</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160; <span class="comment">/* end of group I2C_Register_Masks */</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">/* I2C - Peripheral instance base addresses */</span></div><div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gabf0928baf4e4350633ca9050b65d1939"> 2048</a></span>&#160;<span class="preprocessor">#define I2C0_BASE                                (0x40066000u)</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#ga86abb2e8858d177c04e60c41e9242045"> 2050</a></span>&#160;<span class="preprocessor">#define I2C0                                     ((I2C_Type *)I2C0_BASE)</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">#define I2C0_BASE_PTR                            (I2C0)</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gae92fd6c5f532d79f1a47e76c6dbc33f0"> 2053</a></span>&#160;<span class="preprocessor">#define I2C_BASE_ADDRS                           { I2C0_BASE }</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;</div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___i2_c___peripheral___access___layer.html#gaee17f364d6d1712b62774e6c33dea554"> 2055</a></span>&#160;<span class="preprocessor">#define I2C_BASE_PTRS                            { I2C0 }</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;<span class="comment">   -- I2C - Register accessor macros</span></div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="comment">/* I2C - Register instance definitions */</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="comment">/* I2C0 */</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define I2C0_A1                                  I2C_A1_REG(I2C0)</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define I2C0_F                                   I2C_F_REG(I2C0)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define I2C0_C1                                  I2C_C1_REG(I2C0)</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define I2C0_S                                   I2C_S_REG(I2C0)</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define I2C0_D                                   I2C_D_REG(I2C0)</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define I2C0_C2                                  I2C_C2_REG(I2C0)</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define I2C0_FLT                                 I2C_FLT_REG(I2C0)</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define I2C0_RA                                  I2C_RA_REG(I2C0)</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define I2C0_SMB                                 I2C_SMB_REG(I2C0)</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define I2C0_A2                                  I2C_A2_REG(I2C0)</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define I2C0_SLTH                                I2C_SLTH_REG(I2C0)</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define I2C0_SLTL                                I2C_SLTL_REG(I2C0)</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160; <span class="comment">/* end of group I2C_Register_Accessor_Macros */</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160; <span class="comment">/* end of group I2C_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">   -- LLWU Peripheral Access Layer</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html"> 2102</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833"> 2103</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">PE1</a>;                                </div><div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67"> 2104</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">PE2</a>;                                </div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f"> 2105</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">ME</a>;                                 </div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679"> 2106</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">F1</a>;                                 </div><div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f"> 2107</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f">F3</a>;                                 </div><div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159"> 2108</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">FILT1</a>;                              </div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea"> 2109</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">FILT2</a>;                              </div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;} <a class="code" href="struct_l_l_w_u___type.html">LLWU_Type</a>, *<a class="code" href="struct_l_l_w_u___type.html">LLWU_MemMapPtr</a>;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="comment">/* LLWU - Register accessors */</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#define LLWU_PE1_REG(base)                       ((base)-&gt;PE1)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define LLWU_PE2_REG(base)                       ((base)-&gt;PE2)</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define LLWU_ME_REG(base)                        ((base)-&gt;ME)</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define LLWU_F1_REG(base)                        ((base)-&gt;F1)</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define LLWU_F3_REG(base)                        ((base)-&gt;F3)</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define LLWU_FILT1_REG(base)                     ((base)-&gt;FILT1)</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define LLWU_FILT2_REG(base)                     ((base)-&gt;FILT2)</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">   -- LLWU Register Masks</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="comment">/* PE1 Bit Fields */</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_MASK                      0x3u</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_SHIFT                     0</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0_WIDTH                     2</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE0_SHIFT))&amp;LLWU_PE1_WUPE0_MASK)</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_MASK                      0xCu</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_SHIFT                     2</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1_WIDTH                     2</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE1_SHIFT))&amp;LLWU_PE1_WUPE1_MASK)</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_MASK                      0x30u</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_SHIFT                     4</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2_WIDTH                     2</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE2_SHIFT))&amp;LLWU_PE1_WUPE2_MASK)</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_MASK                      0xC0u</span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_SHIFT                     6</span></div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3_WIDTH                     2</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">#define LLWU_PE1_WUPE3(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE1_WUPE3_SHIFT))&amp;LLWU_PE1_WUPE3_MASK)</span></div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="comment">/* PE2 Bit Fields */</span></div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_MASK                      0x3u</span></div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_SHIFT                     0</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4_WIDTH                     2</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE4(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE4_SHIFT))&amp;LLWU_PE2_WUPE4_MASK)</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_MASK                      0xCu</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_SHIFT                     2</span></div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5_WIDTH                     2</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE5(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE5_SHIFT))&amp;LLWU_PE2_WUPE5_MASK)</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_MASK                      0x30u</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_SHIFT                     4</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6_WIDTH                     2</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE6(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE6_SHIFT))&amp;LLWU_PE2_WUPE6_MASK)</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_MASK                      0xC0u</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_SHIFT                     6</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7_WIDTH                     2</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define LLWU_PE2_WUPE7(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_PE2_WUPE7_SHIFT))&amp;LLWU_PE2_WUPE7_MASK)</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">/* ME Bit Fields */</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_MASK                       0x1u</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_SHIFT                      0</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0_WIDTH                      1</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME0_SHIFT))&amp;LLWU_ME_WUME0_MASK)</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_MASK                       0x2u</span></div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_SHIFT                      1</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1_WIDTH                      1</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME1_SHIFT))&amp;LLWU_ME_WUME1_MASK)</span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_MASK                       0x4u</span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_SHIFT                      2</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2_WIDTH                      1</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME2_SHIFT))&amp;LLWU_ME_WUME2_MASK)</span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_MASK                       0x8u</span></div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_SHIFT                      3</span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3_WIDTH                      1</span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME3_SHIFT))&amp;LLWU_ME_WUME3_MASK)</span></div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_MASK                       0x10u</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_SHIFT                      4</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4_WIDTH                      1</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME4_SHIFT))&amp;LLWU_ME_WUME4_MASK)</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_MASK                       0x20u</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_SHIFT                      5</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5_WIDTH                      1</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME5_SHIFT))&amp;LLWU_ME_WUME5_MASK)</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_MASK                       0x40u</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_SHIFT                      6</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6_WIDTH                      1</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME6_SHIFT))&amp;LLWU_ME_WUME6_MASK)</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_MASK                       0x80u</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_SHIFT                      7</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7_WIDTH                      1</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define LLWU_ME_WUME7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_ME_WUME7_SHIFT))&amp;LLWU_ME_WUME7_MASK)</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="comment">/* F1 Bit Fields */</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_MASK                        0x1u</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_SHIFT                       0</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0_WIDTH                       1</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF0_SHIFT))&amp;LLWU_F1_WUF0_MASK)</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_MASK                        0x2u</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_SHIFT                       1</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1_WIDTH                       1</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF1_SHIFT))&amp;LLWU_F1_WUF1_MASK)</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_MASK                        0x4u</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_SHIFT                       2</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2_WIDTH                       1</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF2_SHIFT))&amp;LLWU_F1_WUF2_MASK)</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_MASK                        0x8u</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_SHIFT                       3</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3_WIDTH                       1</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF3_SHIFT))&amp;LLWU_F1_WUF3_MASK)</span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_MASK                        0x10u</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_SHIFT                       4</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4_WIDTH                       1</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF4_SHIFT))&amp;LLWU_F1_WUF4_MASK)</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_MASK                        0x20u</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_SHIFT                       5</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5_WIDTH                       1</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF5_SHIFT))&amp;LLWU_F1_WUF5_MASK)</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_MASK                        0x40u</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_SHIFT                       6</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6_WIDTH                       1</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF6_SHIFT))&amp;LLWU_F1_WUF6_MASK)</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_MASK                        0x80u</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_SHIFT                       7</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7_WIDTH                       1</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define LLWU_F1_WUF7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F1_WUF7_SHIFT))&amp;LLWU_F1_WUF7_MASK)</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">/* F3 Bit Fields */</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_MASK                       0x1u</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_SHIFT                      0</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0_WIDTH                      1</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF0_SHIFT))&amp;LLWU_F3_MWUF0_MASK)</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_MASK                       0x2u</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_SHIFT                      1</span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1_WIDTH                      1</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF1(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF1_SHIFT))&amp;LLWU_F3_MWUF1_MASK)</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_MASK                       0x4u</span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_SHIFT                      2</span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2_WIDTH                      1</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF2(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF2_SHIFT))&amp;LLWU_F3_MWUF2_MASK)</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_MASK                       0x8u</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_SHIFT                      3</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3_WIDTH                      1</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF3(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF3_SHIFT))&amp;LLWU_F3_MWUF3_MASK)</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_MASK                       0x10u</span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_SHIFT                      4</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4_WIDTH                      1</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF4(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF4_SHIFT))&amp;LLWU_F3_MWUF4_MASK)</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_MASK                       0x20u</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_SHIFT                      5</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5_WIDTH                      1</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF5(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF5_SHIFT))&amp;LLWU_F3_MWUF5_MASK)</span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_MASK                       0x40u</span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_SHIFT                      6</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6_WIDTH                      1</span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF6(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF6_SHIFT))&amp;LLWU_F3_MWUF6_MASK)</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_MASK                       0x80u</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_SHIFT                      7</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7_WIDTH                      1</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor">#define LLWU_F3_MWUF7(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_F3_MWUF7_SHIFT))&amp;LLWU_F3_MWUF7_MASK)</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">/* FILT1 Bit Fields */</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL_WIDTH                 4</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTSEL_SHIFT))&amp;LLWU_FILT1_FILTSEL_MASK)</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE_WIDTH                   2</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTE_SHIFT))&amp;LLWU_FILT1_FILTE_MASK)</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF_WIDTH                   1</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">#define LLWU_FILT1_FILTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT1_FILTF_SHIFT))&amp;LLWU_FILT1_FILTF_MASK)</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">/* FILT2 Bit Fields */</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_MASK                  0xFu</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_SHIFT                 0</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL_WIDTH                 4</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTSEL_SHIFT))&amp;LLWU_FILT2_FILTSEL_MASK)</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_MASK                    0x60u</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_SHIFT                   5</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE_WIDTH                   2</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTE_SHIFT))&amp;LLWU_FILT2_FILTE_MASK)</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_MASK                    0x80u</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_SHIFT                   7</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF_WIDTH                   1</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">#define LLWU_FILT2_FILTF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;LLWU_FILT2_FILTF_SHIFT))&amp;LLWU_FILT2_FILTF_MASK)</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160; <span class="comment">/* end of group LLWU_Register_Masks */</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="comment">/* LLWU - Peripheral instance base addresses */</span></div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga5596067d46debe317ac368bfc5db21f8"> 2312</a></span>&#160;<span class="preprocessor">#define LLWU_BASE                                (0x4007C000u)</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;</div><div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#gaed2d6ced03dff7739533096e53983dbe"> 2314</a></span>&#160;<span class="preprocessor">#define LLWU                                     ((LLWU_Type *)LLWU_BASE)</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">#define LLWU_BASE_PTR                            (LLWU)</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga3d947ff94f2db32873659ceeeb8bc767"> 2317</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_ADDRS                          { LLWU_BASE }</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;</div><div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___l_l_w_u___peripheral___access___layer.html#ga4826d688973513cc02a2f1d4f67c336b"> 2319</a></span>&#160;<span class="preprocessor">#define LLWU_BASE_PTRS                           { LLWU }</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">   -- LLWU - Register accessor macros</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">/* LLWU - Register instance definitions */</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">/* LLWU */</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="preprocessor">#define LLWU_PE1                                 LLWU_PE1_REG(LLWU)</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">#define LLWU_PE2                                 LLWU_PE2_REG(LLWU)</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define LLWU_ME                                  LLWU_ME_REG(LLWU)</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define LLWU_F1                                  LLWU_F1_REG(LLWU)</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">#define LLWU_F3                                  LLWU_F3_REG(LLWU)</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">#define LLWU_FILT1                               LLWU_FILT1_REG(LLWU)</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define LLWU_FILT2                               LLWU_FILT2_REG(LLWU)</span></div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160; <span class="comment">/* end of group LLWU_Register_Accessor_Macros */</span></div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160; <span class="comment">/* end of group LLWU_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;<span class="comment">   -- LPTMR Peripheral Access Layer</span></div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html"> 2361</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7"> 2362</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">CSR</a>;                               </div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51"> 2363</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">PSR</a>;                               </div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47"> 2364</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">CMR</a>;                               </div><div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68"> 2365</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">CNR</a>;                               </div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;} <a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_Type</a>, *<a class="code" href="struct_l_p_t_m_r___type.html">LPTMR_MemMapPtr</a>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="comment">/* LPTMR - Register accessors */</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define LPTMR_CSR_REG(base)                      ((base)-&gt;CSR)</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">#define LPTMR_PSR_REG(base)                      ((base)-&gt;PSR)</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define LPTMR_CMR_REG(base)                      ((base)-&gt;CMR)</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define LPTMR_CNR_REG(base)                      ((base)-&gt;CNR)</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">   -- LPTMR Register Masks</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="comment">/* CSR Bit Fields */</span></div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_MASK                       0x1u</span></div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_SHIFT                      0</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN_WIDTH                      1</span></div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TEN_SHIFT))&amp;LPTMR_CSR_TEN_MASK)</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_MASK                       0x2u</span></div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_SHIFT                      1</span></div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS_WIDTH                      1</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TMS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TMS_SHIFT))&amp;LPTMR_CSR_TMS_MASK)</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_MASK                       0x4u</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_SHIFT                      2</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC_WIDTH                      1</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TFC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TFC_SHIFT))&amp;LPTMR_CSR_TFC_MASK)</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_MASK                       0x8u</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_SHIFT                      3</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP_WIDTH                      1</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPP_SHIFT))&amp;LPTMR_CSR_TPP_MASK)</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_MASK                       0x30u</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_SHIFT                      4</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS_WIDTH                      2</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TPS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TPS_SHIFT))&amp;LPTMR_CSR_TPS_MASK)</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_MASK                       0x40u</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_SHIFT                      6</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE_WIDTH                      1</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TIE_SHIFT))&amp;LPTMR_CSR_TIE_MASK)</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_MASK                       0x80u</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_SHIFT                      7</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF_WIDTH                      1</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define LPTMR_CSR_TCF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CSR_TCF_SHIFT))&amp;LPTMR_CSR_TCF_MASK)</span></div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="comment">/* PSR Bit Fields */</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_MASK                       0x3u</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_SHIFT                      0</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS_WIDTH                      2</span></div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PCS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PCS_SHIFT))&amp;LPTMR_PSR_PCS_MASK)</span></div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_MASK                      0x4u</span></div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_SHIFT                     2</span></div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP_WIDTH                     1</span></div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PBYP(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PBYP_SHIFT))&amp;LPTMR_PSR_PBYP_MASK)</span></div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_MASK                  0x78u</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_SHIFT                 3</span></div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE_WIDTH                 4</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define LPTMR_PSR_PRESCALE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_PSR_PRESCALE_SHIFT))&amp;LPTMR_PSR_PRESCALE_MASK)</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="comment">/* CMR Bit Fields */</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_MASK                   0xFFFFu</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_SHIFT                  0</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE_WIDTH                  16</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define LPTMR_CMR_COMPARE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CMR_COMPARE_SHIFT))&amp;LPTMR_CMR_COMPARE_MASK)</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">/* CNR Bit Fields */</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_MASK                   0xFFFFu</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_SHIFT                  0</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER_WIDTH                  16</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">#define LPTMR_CNR_COUNTER(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;LPTMR_CNR_COUNTER_SHIFT))&amp;LPTMR_CNR_COUNTER_MASK)</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160; <span class="comment">/* end of group LPTMR_Register_Masks */</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="comment">/* LPTMR - Peripheral instance base addresses */</span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga024f362857a8b928d96cf3b3f5106793"> 2458</a></span>&#160;<span class="preprocessor">#define LPTMR0_BASE                              (0x40040000u)</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;</div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gaba0c3bc8a32ad5a884c99e019dbdef85"> 2460</a></span>&#160;<span class="preprocessor">#define LPTMR0                                   ((LPTMR_Type *)LPTMR0_BASE)</span></div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;<span class="preprocessor">#define LPTMR0_BASE_PTR                          (LPTMR0)</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;</div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#ga62b4c0fde534c2c09ef0c30b3c4bb0e3"> 2463</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_ADDRS                         { LPTMR0_BASE }</span></div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;</div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___l_p_t_m_r___peripheral___access___layer.html#gac92660dedc63be48d689d43efc9f2c82"> 2465</a></span>&#160;<span class="preprocessor">#define LPTMR_BASE_PTRS                          { LPTMR0 }</span></div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="comment">   -- LPTMR - Register accessor macros</span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">/* LPTMR - Register instance definitions */</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">/* LPTMR0 */</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define LPTMR0_CSR                               LPTMR_CSR_REG(LPTMR0)</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define LPTMR0_PSR                               LPTMR_PSR_REG(LPTMR0)</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define LPTMR0_CMR                               LPTMR_CMR_REG(LPTMR0)</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor">#define LPTMR0_CNR                               LPTMR_CNR_REG(LPTMR0)</span></div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160; <span class="comment">/* end of group LPTMR_Register_Accessor_Macros */</span></div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160; <span class="comment">/* end of group LPTMR_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="comment">   -- MCG Peripheral Access Layer</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html"> 2504</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1"> 2505</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">C1</a>;                                 </div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609"> 2506</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">C2</a>;                                 </div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38"> 2507</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">C3</a>;                                 </div><div class="line"><a name="l02508"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db"> 2508</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">C4</a>;                                 </div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae81232294c57f0bd6330a979d7a62725"> 2509</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c_g___type.html#ae81232294c57f0bd6330a979d7a62725">C5</a>;                                 </div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b"> 2510</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">C6</a>;                                 </div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768"> 2511</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768">S</a>;                                  </div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564"> 2513</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">SC</a>;                                 </div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7"> 2515</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">ATCVH</a>;                              </div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3"> 2516</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">ATCVL</a>;                              </div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;} <a class="code" href="struct_m_c_g___type.html">MCG_Type</a>, *<a class="code" href="struct_m_c_g___type.html">MCG_MemMapPtr</a>;</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">/* MCG - Register accessors */</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define MCG_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define MCG_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define MCG_C3_REG(base)                         ((base)-&gt;C3)</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<span class="preprocessor">#define MCG_C4_REG(base)                         ((base)-&gt;C4)</span></div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define MCG_C5_REG(base)                         ((base)-&gt;C5)</span></div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;<span class="preprocessor">#define MCG_C6_REG(base)                         ((base)-&gt;C6)</span></div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor">#define MCG_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define MCG_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor">#define MCG_ATCVH_REG(base)                      ((base)-&gt;ATCVH)</span></div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">#define MCG_ATCVL_REG(base)                      ((base)-&gt;ATCVL)</span></div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="comment">   -- MCG Register Masks</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_MASK                     0x1u</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_SHIFT                    0</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN_WIDTH                    1</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">#define MCG_C1_IREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFSTEN_SHIFT))&amp;MCG_C1_IREFSTEN_MASK)</span></div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_MASK                      0x2u</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_SHIFT                     1</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN_WIDTH                     1</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define MCG_C1_IRCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IRCLKEN_SHIFT))&amp;MCG_C1_IRCLKEN_MASK)</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_MASK                        0x4u</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_SHIFT                       2</span></div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS_WIDTH                       1</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define MCG_C1_IREFS(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_IREFS_SHIFT))&amp;MCG_C1_IREFS_MASK)</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_MASK                        0x38u</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_SHIFT                       3</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV_WIDTH                       3</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">#define MCG_C1_FRDIV(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_FRDIV_SHIFT))&amp;MCG_C1_FRDIV_MASK)</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_MASK                         0xC0u</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_SHIFT                        6</span></div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS_WIDTH                        2</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="preprocessor">#define MCG_C1_CLKS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C1_CLKS_SHIFT))&amp;MCG_C1_CLKS_MASK)</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_MASK                         0x1u</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_SHIFT                        0</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS_WIDTH                        1</span></div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;<span class="preprocessor">#define MCG_C2_IRCS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_IRCS_SHIFT))&amp;MCG_C2_IRCS_MASK)</span></div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">#define MCG_C2_LP_MASK                           0x2u</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define MCG_C2_LP_SHIFT                          1</span></div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define MCG_C2_LP_WIDTH                          1</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define MCG_C2_LP(x)                             (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LP_SHIFT))&amp;MCG_C2_LP_MASK)</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_MASK                       0x4u</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_SHIFT                      2</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0_WIDTH                      1</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_EREFS0_SHIFT))&amp;MCG_C2_EREFS0_MASK)</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_MASK                         0x8u</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_SHIFT                        3</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0_WIDTH                        1</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#define MCG_C2_HGO0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_HGO0_SHIFT))&amp;MCG_C2_HGO0_MASK)</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_MASK                       0x30u</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_SHIFT                      4</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0_WIDTH                      2</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_RANGE0_SHIFT))&amp;MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_MASK                       0x80u</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_SHIFT                      7</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0_WIDTH                      1</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;<span class="preprocessor">#define MCG_C2_LOCRE0(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C2_LOCRE0_SHIFT))&amp;MCG_C2_LOCRE0_MASK)</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_MASK                       0xFFu</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_SHIFT                      0</span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM_WIDTH                      8</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">#define MCG_C3_SCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C3_SCTRIM_SHIFT))&amp;MCG_C3_SCTRIM_MASK)</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_MASK                      0x1u</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_SHIFT                     0</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM_WIDTH                     1</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">#define MCG_C4_SCFTRIM(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_SCFTRIM_SHIFT))&amp;MCG_C4_SCFTRIM_MASK)</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_MASK                       0x1Eu</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_SHIFT                      1</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM_WIDTH                      4</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define MCG_C4_FCTRIM(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_FCTRIM_SHIFT))&amp;MCG_C4_FCTRIM_MASK)</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_MASK                     0x60u</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_SHIFT                    5</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS_WIDTH                    2</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define MCG_C4_DRST_DRS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DRST_DRS_SHIFT))&amp;MCG_C4_DRST_DRS_MASK)</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_MASK                        0x80u</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_SHIFT                       7</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32_WIDTH                       1</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="preprocessor">#define MCG_C4_DMX32(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C4_DMX32_SHIFT))&amp;MCG_C4_DMX32_MASK)</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">/* C6 Bit Fields */</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor">#define MCG_C6_CME_MASK                          0x20u</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define MCG_C6_CME_SHIFT                         5</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">#define MCG_C6_CME_WIDTH                         1</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define MCG_C6_CME(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_C6_CME_SHIFT))&amp;MCG_C6_CME_MASK)</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_MASK                         0x1u</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_SHIFT                        0</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">#define MCG_S_IRCST_WIDTH                        1</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define MCG_S_IRCST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IRCST_SHIFT))&amp;MCG_S_IRCST_MASK)</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_MASK                      0x2u</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_SHIFT                     1</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0_WIDTH                     1</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">#define MCG_S_OSCINIT0(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_OSCINIT0_SHIFT))&amp;MCG_S_OSCINIT0_MASK)</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_MASK                         0xCu</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_SHIFT                        2</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">#define MCG_S_CLKST_WIDTH                        2</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">#define MCG_S_CLKST(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_CLKST_SHIFT))&amp;MCG_S_CLKST_MASK)</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_MASK                        0x10u</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_SHIFT                       4</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">#define MCG_S_IREFST_WIDTH                       1</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define MCG_S_IREFST(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_S_IREFST_SHIFT))&amp;MCG_S_IREFST_MASK)</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_MASK                        0x1u</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_SHIFT                       0</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0_WIDTH                       1</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">#define MCG_SC_LOCS0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_LOCS0_SHIFT))&amp;MCG_SC_LOCS0_MASK)</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_MASK                       0xEu</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_SHIFT                      1</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV_WIDTH                      3</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define MCG_SC_FCRDIV(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FCRDIV_SHIFT))&amp;MCG_SC_FCRDIV_MASK)</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_MASK                     0x10u</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_SHIFT                    4</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV_WIDTH                    1</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">#define MCG_SC_FLTPRSRV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_FLTPRSRV_SHIFT))&amp;MCG_SC_FLTPRSRV_MASK)</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_MASK                         0x20u</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_SHIFT                        5</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF_WIDTH                        1</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">#define MCG_SC_ATMF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMF_SHIFT))&amp;MCG_SC_ATMF_MASK)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_MASK                         0x40u</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_SHIFT                        6</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS_WIDTH                        1</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define MCG_SC_ATMS(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATMS_SHIFT))&amp;MCG_SC_ATMS_MASK)</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_MASK                         0x80u</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_SHIFT                        7</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;<span class="preprocessor">#define MCG_SC_ATME_WIDTH                        1</span></div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;<span class="preprocessor">#define MCG_SC_ATME(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_SC_ATME_SHIFT))&amp;MCG_SC_ATME_MASK)</span></div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;<span class="comment">/* ATCVH Bit Fields */</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_MASK                     0xFFu</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_SHIFT                    0</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH_WIDTH                    8</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define MCG_ATCVH_ATCVH(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVH_ATCVH_SHIFT))&amp;MCG_ATCVH_ATCVH_MASK)</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="comment">/* ATCVL Bit Fields */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_MASK                     0xFFu</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_SHIFT                    0</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL_WIDTH                    8</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define MCG_ATCVL_ATCVL(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;MCG_ATCVL_ATCVL_SHIFT))&amp;MCG_ATCVL_ATCVL_MASK)</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160; <span class="comment">/* end of group MCG_Register_Masks */</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">/* MCG - Peripheral instance base addresses */</span></div><div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gaad20a4618a24bbbb2edab9643eb6db29"> 2688</a></span>&#160;<span class="preprocessor">#define MCG_BASE                                 (0x40064000u)</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;</div><div class="line"><a name="l02690"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gad7ea2d93cafdbe9298ef1dd52be44f88"> 2690</a></span>&#160;<span class="preprocessor">#define MCG                                      ((MCG_Type *)MCG_BASE)</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define MCG_BASE_PTR                             (MCG)</span></div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;</div><div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#gab7ba0907fd63f1e70dddac601e4f9dd9"> 2693</a></span>&#160;<span class="preprocessor">#define MCG_BASE_ADDRS                           { MCG_BASE }</span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;</div><div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___m_c_g___peripheral___access___layer.html#ga3e6aec328b7327acc1f7bff70bec388c"> 2695</a></span>&#160;<span class="preprocessor">#define MCG_BASE_PTRS                            { MCG }</span></div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="comment">   -- MCG - Register accessor macros</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">/* MCG - Register instance definitions */</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">/* MCG */</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define MCG_C1                                   MCG_C1_REG(MCG)</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define MCG_C2                                   MCG_C2_REG(MCG)</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define MCG_C3                                   MCG_C3_REG(MCG)</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define MCG_C4                                   MCG_C4_REG(MCG)</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;<span class="preprocessor">#define MCG_C5                                   MCG_C5_REG(MCG)</span></div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define MCG_C6                                   MCG_C6_REG(MCG)</span></div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define MCG_S                                    MCG_S_REG(MCG)</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor">#define MCG_SC                                   MCG_SC_REG(MCG)</span></div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define MCG_ATCVH                                MCG_ATCVH_REG(MCG)</span></div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define MCG_ATCVL                                MCG_ATCVL_REG(MCG)</span></div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160; <span class="comment">/* end of group MCG_Register_Accessor_Macros */</span></div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="comment">/* MCG C2[EREFS] backward compatibility */</span></div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_MASK         (MCG_C2_EREFS0_MASK)</span></div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_SHIFT        (MCG_C2_EREFS0_SHIFT)</span></div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS_WIDTH        (MCG_C2_EREFS0_WIDTH)</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define MCG_C2_EREFS(x)           (MCG_C2_EREFS0(x))</span></div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="comment">/* MCG C2[HGO] backward compatibility */</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define MCG_C2_HGO_MASK         (MCG_C2_HGO0_MASK)</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define MCG_C2_HGO_SHIFT        (MCG_C2_HGO0_SHIFT)</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define MCG_C2_HGO_WIDTH        (MCG_C2_HGO0_WIDTH)</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define MCG_C2_HGO(x)           (MCG_C2_HGO0(x))</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">/* MCG C2[RANGE] backward compatibility */</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_MASK         (MCG_C2_RANGE0_MASK)</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_SHIFT        (MCG_C2_RANGE0_SHIFT)</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE_WIDTH        (MCG_C2_RANGE0_WIDTH)</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define MCG_C2_RANGE(x)           (MCG_C2_RANGE0(x))</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160; <span class="comment">/* end of group MCG_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="comment">   -- MCM Peripheral Access Layer</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html"> 2758</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;       uint8_t RESERVED_0[8];</div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41"> 2760</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">PLASC</a>;                             </div><div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92"> 2761</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint16_t <a class="code" href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">PLAMC</a>;                             </div><div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881"> 2762</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">PLACR</a>;                             </div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd"> 2764</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">CPO</a>;                               </div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;} <a class="code" href="struct_m_c_m___type.html">MCM_Type</a>, *<a class="code" href="struct_m_c_m___type.html">MCM_MemMapPtr</a>;</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="comment">/* MCM - Register accessors */</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define MCM_PLASC_REG(base)                      ((base)-&gt;PLASC)</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define MCM_PLAMC_REG(base)                      ((base)-&gt;PLAMC)</span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define MCM_PLACR_REG(base)                      ((base)-&gt;PLACR)</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define MCM_CPO_REG(base)                        ((base)-&gt;CPO)</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="comment">   -- MCM Register Masks</span></div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">/* PLASC Bit Fields */</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_MASK                       0xFFu</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_SHIFT                      0</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC_WIDTH                      8</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define MCM_PLASC_ASC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLASC_ASC_SHIFT))&amp;MCM_PLASC_ASC_MASK)</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">/* PLAMC Bit Fields */</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_MASK                       0xFFu</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_SHIFT                      0</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC_WIDTH                      8</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define MCM_PLAMC_AMC(x)                         (((uint16_t)(((uint16_t)(x))&lt;&lt;MCM_PLAMC_AMC_SHIFT))&amp;MCM_PLAMC_AMC_MASK)</span></div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="comment">/* PLACR Bit Fields */</span></div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_MASK                       0x200u</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_SHIFT                      9</span></div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB_WIDTH                      1</span></div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define MCM_PLACR_ARB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_ARB_SHIFT))&amp;MCM_PLACR_ARB_MASK)</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_MASK                      0x400u</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_SHIFT                     10</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC_WIDTH                     1</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define MCM_PLACR_CFCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_CFCC_SHIFT))&amp;MCM_PLACR_CFCC_MASK)</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_MASK                     0x800u</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_SHIFT                    11</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA_WIDTH                    1</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCDA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCDA_SHIFT))&amp;MCM_PLACR_DFCDA_MASK)</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_MASK                     0x1000u</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_SHIFT                    12</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC_WIDTH                    1</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCIC(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCIC_SHIFT))&amp;MCM_PLACR_DFCIC_MASK)</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_MASK                      0x2000u</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_SHIFT                     13</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC_WIDTH                     1</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCC_SHIFT))&amp;MCM_PLACR_DFCC_MASK)</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_MASK                      0x4000u</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_SHIFT                     14</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS_WIDTH                     1</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define MCM_PLACR_EFDS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_EFDS_SHIFT))&amp;MCM_PLACR_EFDS_MASK)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_MASK                      0x8000u</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_SHIFT                     15</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS_WIDTH                     1</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define MCM_PLACR_DFCS(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_DFCS_SHIFT))&amp;MCM_PLACR_DFCS_MASK)</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_MASK                      0x10000u</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_SHIFT                     16</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC_WIDTH                     1</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define MCM_PLACR_ESFC(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_PLACR_ESFC_SHIFT))&amp;MCM_PLACR_ESFC_MASK)</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="comment">/* CPO Bit Fields */</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_MASK                      0x1u</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_SHIFT                     0</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ_WIDTH                     1</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOREQ(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOREQ_SHIFT))&amp;MCM_CPO_CPOREQ_MASK)</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_MASK                      0x2u</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_SHIFT                     1</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK_WIDTH                     1</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOACK(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOACK_SHIFT))&amp;MCM_CPO_CPOACK_MASK)</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_MASK                      0x4u</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_SHIFT                     2</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI_WIDTH                     1</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define MCM_CPO_CPOWOI(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;MCM_CPO_CPOWOI_SHIFT))&amp;MCM_CPO_CPOWOI_MASK)</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160; <span class="comment">/* end of group MCM_Register_Masks */</span></div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="comment">/* MCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga84250d5694181f040a437d9125af3fac"> 2861</a></span>&#160;<span class="preprocessor">#define MCM_BASE                                 (0xF0003000u)</span></div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;</div><div class="line"><a name="l02863"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga4cd2dcee5e786e36844ed653cfa40096"> 2863</a></span>&#160;<span class="preprocessor">#define MCM                                      ((MCM_Type *)MCM_BASE)</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define MCM_BASE_PTR                             (MCM)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;</div><div class="line"><a name="l02866"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#ga240172b40ddf9d12c884fb331539f5e9"> 2866</a></span>&#160;<span class="preprocessor">#define MCM_BASE_ADDRS                           { MCM_BASE }</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;</div><div class="line"><a name="l02868"></a><span class="lineno"><a class="line" href="group___m_c_m___peripheral___access___layer.html#gae2d5e838ce7d2d4108738c05bf224272"> 2868</a></span>&#160;<span class="preprocessor">#define MCM_BASE_PTRS                            { MCM }</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">   -- MCM - Register accessor macros</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="comment">/* MCM - Register instance definitions */</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="comment">/* MCM */</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#define MCM_PLASC                                MCM_PLASC_REG(MCM)</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define MCM_PLAMC                                MCM_PLAMC_REG(MCM)</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define MCM_PLACR                                MCM_PLACR_REG(MCM)</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define MCM_CPO                                  MCM_CPO_REG(MCM)</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160; <span class="comment">/* end of group MCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;</div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160; <span class="comment">/* end of group MCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;</div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">   -- MTB Peripheral Access Layer</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;</div><div class="line"><a name="l02907"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html"> 2907</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621"> 2908</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621">POSITION</a>;                          </div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296"> 2909</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296">MASTER</a>;                            </div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e"> 2910</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e">FLOW</a>;                              </div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd"> 2911</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd">BASE</a>;                              </div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;       uint8_t RESERVED_0[3824];</div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e"> 2913</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e">MODECTRL</a>;                          </div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;       uint8_t RESERVED_1[156];</div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695"> 2915</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695">TAGSET</a>;                            </div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c"> 2916</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c">TAGCLEAR</a>;                          </div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;       uint8_t RESERVED_2[8];</div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705"> 2918</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705">LOCKACCESS</a>;                        </div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586"> 2919</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">LOCKSTAT</a>;                          </div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1"> 2920</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1">AUTHSTAT</a>;                          </div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8"> 2921</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8">DEVICEARCH</a>;                        </div><div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1"> 2923</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">DEVICECFG</a>;                         </div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97"> 2924</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97">DEVICETYPID</a>;                       </div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#a0c410e74055ad153703a80b7acc8511f"> 2925</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="struct_m_t_b___type.html#af6e5d12df255a8b88055571b48829b5f"> 2926</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;} <a class="code" href="struct_m_t_b___type.html">MTB_Type</a>, *<a class="code" href="struct_m_t_b___type.html">MTB_MemMapPtr</a>;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;</div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="comment">/* MTB - Register accessors */</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">#define MTB_POSITION_REG(base)                   ((base)-&gt;POSITION)</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">#define MTB_MASTER_REG(base)                     ((base)-&gt;MASTER)</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define MTB_FLOW_REG(base)                       ((base)-&gt;FLOW)</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define MTB_BASE_REG(base)                       ((base)-&gt;BASE)</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_REG(base)                   ((base)-&gt;MODECTRL)</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define MTB_TAGSET_REG(base)                     ((base)-&gt;TAGSET)</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_REG(base)                   ((base)-&gt;TAGCLEAR)</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_REG(base)                 ((base)-&gt;LOCKACCESS)</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_REG(base)                   ((base)-&gt;LOCKSTAT)</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_REG(base)                   ((base)-&gt;AUTHSTAT)</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_REG(base)                 ((base)-&gt;DEVICEARCH)</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_REG(base)                  ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_REG(base)                ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_REG(base,index)             ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_COUNT                       8</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define MTB_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define MTB_COMPID_COUNT                         4</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;</div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;</div><div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="comment">   -- MTB Register Masks</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;</div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="comment">/* POSITION Bit Fields */</span></div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_MASK                   0x4u</span></div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_SHIFT                  2</span></div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP_WIDTH                  1</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor">#define MTB_POSITION_WRAP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_WRAP_SHIFT))&amp;MTB_POSITION_WRAP_MASK)</span></div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_MASK                0xFFFFFFF8u</span></div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_SHIFT               3</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER_WIDTH               29</span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define MTB_POSITION_POINTER(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_POSITION_POINTER_SHIFT))&amp;MTB_POSITION_POINTER_MASK)</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="comment">/* MASTER Bit Fields */</span></div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_MASK                     0x1Fu</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_SHIFT                    0</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK_WIDTH                    5</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#define MTB_MASTER_MASK(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_MASK_SHIFT))&amp;MTB_MASTER_MASK_MASK)</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_MASK                 0x20u</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_SHIFT                5</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN_WIDTH                1</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTARTEN(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_TSTARTEN_SHIFT))&amp;MTB_MASTER_TSTARTEN_MASK)</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_MASK                  0x40u</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_SHIFT                 6</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN_WIDTH                 1</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define MTB_MASTER_TSTOPEN(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_TSTOPEN_SHIFT))&amp;MTB_MASTER_TSTOPEN_MASK)</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_MASK                 0x80u</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_SHIFT                7</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV_WIDTH                1</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">#define MTB_MASTER_SFRWPRIV(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_SFRWPRIV_SHIFT))&amp;MTB_MASTER_SFRWPRIV_MASK)</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_MASK                  0x100u</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_SHIFT                 8</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV_WIDTH                 1</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define MTB_MASTER_RAMPRIV(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_RAMPRIV_SHIFT))&amp;MTB_MASTER_RAMPRIV_MASK)</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_MASK                  0x200u</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_SHIFT                 9</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ_WIDTH                 1</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define MTB_MASTER_HALTREQ(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_HALTREQ_SHIFT))&amp;MTB_MASTER_HALTREQ_MASK)</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_MASK                       0x80000000u</span></div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_SHIFT                      31</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN_WIDTH                      1</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define MTB_MASTER_EN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MASTER_EN_SHIFT))&amp;MTB_MASTER_EN_MASK)</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="comment">/* FLOW Bit Fields */</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_MASK                   0x1u</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_SHIFT                  0</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP_WIDTH                  1</span></div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOSTOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_AUTOSTOP_SHIFT))&amp;MTB_FLOW_AUTOSTOP_MASK)</span></div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_MASK                   0x2u</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_SHIFT                  1</span></div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT_WIDTH                  1</span></div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;<span class="preprocessor">#define MTB_FLOW_AUTOHALT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_AUTOHALT_SHIFT))&amp;MTB_FLOW_AUTOHALT_MASK)</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_MASK                  0xFFFFFFF8u</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_SHIFT                 3</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK_WIDTH                 29</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define MTB_FLOW_WATERMARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_FLOW_WATERMARK_SHIFT))&amp;MTB_FLOW_WATERMARK_MASK)</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="comment">/* BASE Bit Fields */</span></div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_SHIFT                  0</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR_WIDTH                  32</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define MTB_BASE_BASEADDR(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_BASE_BASEADDR_SHIFT))&amp;MTB_BASE_BASEADDR_MASK)</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="comment">/* MODECTRL Bit Fields */</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_SHIFT              0</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL_WIDTH              32</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define MTB_MODECTRL_MODECTRL(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_MODECTRL_MODECTRL_SHIFT))&amp;MTB_MODECTRL_MODECTRL_MASK)</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">/* TAGSET Bit Fields */</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_SHIFT                  0</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET_WIDTH                  32</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define MTB_TAGSET_TAGSET(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGSET_TAGSET_SHIFT))&amp;MTB_TAGSET_TAGSET_MASK)</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">/* TAGCLEAR Bit Fields */</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_SHIFT              0</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR_WIDTH              32</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR_TAGCLEAR(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_TAGCLEAR_TAGCLEAR_SHIFT))&amp;MTB_TAGCLEAR_TAGCLEAR_MASK)</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="comment">/* LOCKACCESS Bit Fields */</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_SHIFT          0</span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS_WIDTH          32</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS_LOCKACCESS(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKACCESS_LOCKACCESS_SHIFT))&amp;MTB_LOCKACCESS_LOCKACCESS_MASK)</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="comment">/* LOCKSTAT Bit Fields */</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_SHIFT              0</span></div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT_WIDTH              32</span></div><div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT_LOCKSTAT(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_LOCKSTAT_LOCKSTAT_SHIFT))&amp;MTB_LOCKSTAT_LOCKSTAT_MASK)</span></div><div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="comment">/* AUTHSTAT Bit Fields */</span></div><div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_MASK                   0x1u</span></div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_SHIFT                  0</span></div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0_WIDTH                  1</span></div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT0(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT0_SHIFT))&amp;MTB_AUTHSTAT_BIT0_MASK)</span></div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_MASK                   0x2u</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_SHIFT                  1</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1_WIDTH                  1</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT1(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT1_SHIFT))&amp;MTB_AUTHSTAT_BIT1_MASK)</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_MASK                   0x4u</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_SHIFT                  2</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2_WIDTH                  1</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT2(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT2_SHIFT))&amp;MTB_AUTHSTAT_BIT2_MASK)</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_MASK                   0x8u</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_SHIFT                  3</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3_WIDTH                  1</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT_BIT3(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_AUTHSTAT_BIT3_SHIFT))&amp;MTB_AUTHSTAT_BIT3_MASK)</span></div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="comment">/* DEVICEARCH Bit Fields */</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_MASK           0xFFFFFFFFu</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_SHIFT          0</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH_WIDTH          32</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH_DEVICEARCH(x)             (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICEARCH_DEVICEARCH_SHIFT))&amp;MTB_DEVICEARCH_DEVICEARCH_MASK)</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_SHIFT            0</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG_WIDTH            32</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG_DEVICECFG(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICECFG_DEVICECFG_SHIFT))&amp;MTB_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_MASK         0xFFFFFFFFu</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_SHIFT        0</span></div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID_WIDTH        32</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID_DEVICETYPID(x)           (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTB_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_MASK               0xFFFFFFFFu</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_SHIFT              0</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID_WIDTH              32</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define MTB_PERIPHID_PERIPHID(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_PERIPHID_PERIPHID_SHIFT))&amp;MTB_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID_WIDTH                  32</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define MTB_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;MTB_COMPID_COMPID_SHIFT))&amp;MTB_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160; <span class="comment">/* end of group MTB_Register_Masks */</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">/* MTB - Peripheral instance base addresses */</span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga64ea285c9775d03c2ab9d9194ad9c65c"> 3103</a></span>&#160;<span class="preprocessor">#define MTB_BASE                                 (0xF0000000u)</span></div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;</div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga09636f7f0071f50666d5747d44c6b94e"> 3105</a></span>&#160;<span class="preprocessor">#define MTB                                      ((MTB_Type *)MTB_BASE)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define MTB_BASE_PTR                             (MTB)</span></div><div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;</div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga8ab0e661d080b1d198725219f26f1efb"> 3108</a></span>&#160;<span class="preprocessor">#define MTB_BASE_ADDRS                           { MTB_BASE }</span></div><div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;</div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___m_t_b___peripheral___access___layer.html#ga45b3138a9794fd8f2c7613b48646e44f"> 3110</a></span>&#160;<span class="preprocessor">#define MTB_BASE_PTRS                            { MTB }</span></div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="comment">   -- MTB - Register accessor macros</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/* MTB - Register instance definitions */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="comment">/* MTB */</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define MTB_POSITION                             MTB_POSITION_REG(MTB)</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define MTB_MASTER                               MTB_MASTER_REG(MTB)</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define MTB_FLOW                                 MTB_FLOW_REG(MTB)</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define MTB_BASEr                                MTB_BASE_REG(MTB)</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define MTB_MODECTRL                             MTB_MODECTRL_REG(MTB)</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define MTB_TAGSET                               MTB_TAGSET_REG(MTB)</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define MTB_TAGCLEAR                             MTB_TAGCLEAR_REG(MTB)</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define MTB_LOCKACCESS                           MTB_LOCKACCESS_REG(MTB)</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define MTB_LOCKSTAT                             MTB_LOCKSTAT_REG(MTB)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define MTB_AUTHSTAT                             MTB_AUTHSTAT_REG(MTB)</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define MTB_DEVICEARCH                           MTB_DEVICEARCH_REG(MTB)</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define MTB_DEVICECFG                            MTB_DEVICECFG_REG(MTB)</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define MTB_DEVICETYPID                          MTB_DEVICETYPID_REG(MTB)</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define MTB_PERIPHID4                            MTB_PERIPHID_REG(MTB,0)</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define MTB_PERIPHID5                            MTB_PERIPHID_REG(MTB,1)</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define MTB_PERIPHID6                            MTB_PERIPHID_REG(MTB,2)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define MTB_PERIPHID7                            MTB_PERIPHID_REG(MTB,3)</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define MTB_PERIPHID0                            MTB_PERIPHID_REG(MTB,4)</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">#define MTB_PERIPHID1                            MTB_PERIPHID_REG(MTB,5)</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">#define MTB_PERIPHID2                            MTB_PERIPHID_REG(MTB,6)</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define MTB_PERIPHID3                            MTB_PERIPHID_REG(MTB,7)</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define MTB_COMPID0                              MTB_COMPID_REG(MTB,0)</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">#define MTB_COMPID1                              MTB_COMPID_REG(MTB,1)</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define MTB_COMPID2                              MTB_COMPID_REG(MTB,2)</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define MTB_COMPID3                              MTB_COMPID_REG(MTB,3)</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="comment">/* MTB - Register array accessors */</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define MTB_PERIPHID(index)                      MTB_PERIPHID_REG(MTB,index)</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define MTB_COMPID(index)                        MTB_COMPID_REG(MTB,index)</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160; <span class="comment">/* end of group MTB_Register_Accessor_Macros */</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;</div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160; <span class="comment">/* end of group MTB_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;</div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">   -- MTBDWT Peripheral Access Layer</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;</div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html"> 3174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0"> 3175</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0">CTRL</a>;                              </div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;       uint8_t RESERVED_0[28];</div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x20, array step: 0x10 */</span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb"> 3178</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb">COMP</a>;                              </div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622"> 3179</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622">MASK</a>;                              </div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8"> 3180</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">FCT</a>;                               </div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;         uint8_t RESERVED_0[4];</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;  } COMPARATOR[2];</div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;       uint8_t RESERVED_1[448];</div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7"> 3184</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7">TBCTRL</a>;                            </div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;       uint8_t RESERVED_2[3524];</div><div class="line"><a name="l03186"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa"> 3186</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">DEVICECFG</a>;                         </div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3"> 3187</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3">DEVICETYPID</a>;                       </div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a9a6614b460e543f6fe752e4b82b68127"> 3188</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PERIPHID[8];                       </div><div class="line"><a name="l03189"></a><span class="lineno"><a class="line" href="struct_m_t_b_d_w_t___type.html#a81223eba8521f8e75c46e7774cc2648f"> 3189</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;} <a class="code" href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a>, *<a class="code" href="struct_m_t_b_d_w_t___type.html">MTBDWT_MemMapPtr</a>;</div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">/* MTBDWT - Register accessors */</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_REG(base)                    ((base)-&gt;CTRL)</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_REG(base,index)              ((base)-&gt;COMPARATOR[index].COMP)</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COUNT                        2</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_REG(base,index)              ((base)-&gt;COMPARATOR[index].MASK)</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_COUNT                        2</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_REG(base,index)               ((base)-&gt;COMPARATOR[index].FCT)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_COUNT                         2</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_REG(base)                  ((base)-&gt;TBCTRL)</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_REG(base)               ((base)-&gt;DEVICECFG)</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_REG(base)             ((base)-&gt;DEVICETYPID)</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_REG(base,index)          ((base)-&gt;PERIPHID[index])</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_COUNT                    8</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_REG(base,index)            ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COUNT                      4</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;</div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;</div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="comment">   -- MTBDWT Register Masks</span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="comment">/* CTRL Bit Fields */</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_MASK              0xFFFFFFFu</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_SHIFT             0</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL_WIDTH             28</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_DWTCFGCTRL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_DWTCFGCTRL_SHIFT))&amp;MTBDWT_CTRL_DWTCFGCTRL_MASK)</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_MASK                  0xF0000000u</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_SHIFT                 28</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP_WIDTH                 4</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL_NUMCMP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_CTRL_NUMCMP_SHIFT))&amp;MTBDWT_CTRL_NUMCMP_MASK)</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="comment">/* COMP Bit Fields */</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_SHIFT                   0</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP_WIDTH                   32</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define MTBDWT_COMP_COMP(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMP_COMP_SHIFT))&amp;MTBDWT_COMP_COMP_MASK)</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">/* MASK Bit Fields */</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_MASK                    0x1Fu</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_SHIFT                   0</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK_WIDTH                   5</span></div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define MTBDWT_MASK_MASK(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_MASK_MASK_SHIFT))&amp;MTBDWT_MASK_MASK_MASK)</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="comment">/* FCT Bit Fields */</span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_MASK                 0xFu</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_SHIFT                0</span></div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION_WIDTH                4</span></div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_FUNCTION(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_FUNCTION_SHIFT))&amp;MTBDWT_FCT_FUNCTION_MASK)</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_MASK               0x100u</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_SHIFT              8</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH_WIDTH              1</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVMATCH(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVMATCH_SHIFT))&amp;MTBDWT_FCT_DATAVMATCH_MASK)</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_MASK                0xC00u</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_SHIFT               10</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE_WIDTH               2</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVSIZE(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVSIZE_SHIFT))&amp;MTBDWT_FCT_DATAVSIZE_MASK)</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_MASK               0xF000u</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_SHIFT              12</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0_WIDTH              4</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_DATAVADDR0(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_DATAVADDR0_SHIFT))&amp;MTBDWT_FCT_DATAVADDR0_MASK)</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_MASK                  0x1000000u</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_SHIFT                 24</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED_WIDTH                 1</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define MTBDWT_FCT_MATCHED(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_FCT_MATCHED_SHIFT))&amp;MTBDWT_FCT_MATCHED_MASK)</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/* TBCTRL Bit Fields */</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_MASK                0x1u</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_SHIFT               0</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0_WIDTH               1</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP0(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_ACOMP0_SHIFT))&amp;MTBDWT_TBCTRL_ACOMP0_MASK)</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_MASK                0x2u</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_SHIFT               1</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1_WIDTH               1</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_ACOMP1(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_ACOMP1_SHIFT))&amp;MTBDWT_TBCTRL_ACOMP1_MASK)</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_MASK               0xF0000000u</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_SHIFT              28</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP_WIDTH              4</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL_NUMCOMP(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_TBCTRL_NUMCOMP_SHIFT))&amp;MTBDWT_TBCTRL_NUMCOMP_MASK)</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/* DEVICECFG Bit Fields */</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_MASK          0xFFFFFFFFu</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_SHIFT         0</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG_WIDTH         32</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG_DEVICECFG(x)            (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICECFG_DEVICECFG_SHIFT))&amp;MTBDWT_DEVICECFG_DEVICECFG_MASK)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="comment">/* DEVICETYPID Bit Fields */</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_MASK      0xFFFFFFFFu</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT     0</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID_WIDTH     32</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID_DEVICETYPID(x)        (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT))&amp;MTBDWT_DEVICETYPID_DEVICETYPID_MASK)</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">/* PERIPHID Bit Fields */</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_MASK            0xFFFFFFFFu</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_SHIFT           0</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID_WIDTH           32</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID_PERIPHID(x)              (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_PERIPHID_PERIPHID_SHIFT))&amp;MTBDWT_PERIPHID_PERIPHID_MASK)</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_MASK                0xFFFFFFFFu</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_SHIFT               0</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID_WIDTH               32</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID_COMPID(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;MTBDWT_COMPID_COMPID_SHIFT))&amp;MTBDWT_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Masks */</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="comment">/* MTBDWT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga35706ac7f77d2b8bad31f491675b3f31"> 3313</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE                              (0xF0001000u)</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga9727da650f73f6eee83b3886f78b8b7a"> 3315</a></span>&#160;<span class="preprocessor">#define MTBDWT                                   ((MTBDWT_Type *)MTBDWT_BASE)</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTR                          (MTBDWT)</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;</div><div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga4f0e0610e7386929cf335e6fbdb4b4da"> 3318</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_ADDRS                        { MTBDWT_BASE }</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___m_t_b_d_w_t___peripheral___access___layer.html#ga0cbd89263cdbe0c07c59ed21112ea9ad"> 3320</a></span>&#160;<span class="preprocessor">#define MTBDWT_BASE_PTRS                         { MTBDWT }</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="comment">   -- MTBDWT - Register accessor macros</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* MTBDWT - Register instance definitions */</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">/* MTBDWT */</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define MTBDWT_CTRL                              MTBDWT_CTRL_REG(MTBDWT)</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define MTBDWT_COMP0                             MTBDWT_COMP_REG(MTBDWT,0)</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define MTBDWT_MASK0                             MTBDWT_MASK_REG(MTBDWT,0)</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define MTBDWT_FCT0                              MTBDWT_FCT_REG(MTBDWT,0)</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define MTBDWT_COMP1                             MTBDWT_COMP_REG(MTBDWT,1)</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define MTBDWT_MASK1                             MTBDWT_MASK_REG(MTBDWT,1)</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define MTBDWT_FCT1                              MTBDWT_FCT_REG(MTBDWT,1)</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define MTBDWT_TBCTRL                            MTBDWT_TBCTRL_REG(MTBDWT)</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICECFG                         MTBDWT_DEVICECFG_REG(MTBDWT)</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define MTBDWT_DEVICETYPID                       MTBDWT_DEVICETYPID_REG(MTBDWT)</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID4                         MTBDWT_PERIPHID_REG(MTBDWT,0)</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID5                         MTBDWT_PERIPHID_REG(MTBDWT,1)</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID6                         MTBDWT_PERIPHID_REG(MTBDWT,2)</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID7                         MTBDWT_PERIPHID_REG(MTBDWT,3)</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID0                         MTBDWT_PERIPHID_REG(MTBDWT,4)</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID1                         MTBDWT_PERIPHID_REG(MTBDWT,5)</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID2                         MTBDWT_PERIPHID_REG(MTBDWT,6)</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID3                         MTBDWT_PERIPHID_REG(MTBDWT,7)</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID0                           MTBDWT_COMPID_REG(MTBDWT,0)</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID1                           MTBDWT_COMPID_REG(MTBDWT,1)</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID2                           MTBDWT_COMPID_REG(MTBDWT,2)</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID3                           MTBDWT_COMPID_REG(MTBDWT,3)</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;</div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">/* MTBDWT - Register array accessors */</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define MTBDWT_COMP(index)                       MTBDWT_COMP_REG(MTBDWT,index)</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define MTBDWT_MASK(index)                       MTBDWT_MASK_REG(MTBDWT,index)</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define MTBDWT_FCT(index)                        MTBDWT_FCT_REG(MTBDWT,index)</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define MTBDWT_PERIPHID(index)                   MTBDWT_PERIPHID_REG(MTBDWT,index)</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">#define MTBDWT_COMPID(index)                     MTBDWT_COMPID_REG(MTBDWT,index)</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160; <span class="comment">/* end of group MTBDWT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160; <span class="comment">/* end of group MTBDWT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;</div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;</div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="comment">   -- NV Peripheral Access Layer</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;</div><div class="line"><a name="l03384"></a><span class="lineno"><a class="line" href="struct_n_v___type.html"> 3384</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22"> 3385</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">BACKKEY3</a>;                           </div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76"> 3386</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">BACKKEY2</a>;                           </div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c"> 3387</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">BACKKEY1</a>;                           </div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7"> 3388</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">BACKKEY0</a>;                           </div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7"> 3389</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">BACKKEY7</a>;                           </div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930"> 3390</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">BACKKEY6</a>;                           </div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471"> 3391</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">BACKKEY5</a>;                           </div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66"> 3392</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">BACKKEY4</a>;                           </div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347"> 3393</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">FPROT3</a>;                             </div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041"> 3394</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">FPROT2</a>;                             </div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35"> 3395</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">FPROT1</a>;                             </div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e"> 3396</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">FPROT0</a>;                             </div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d"> 3397</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">FSEC</a>;                               </div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30"> 3398</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">FOPT</a>;                               </div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;} <a class="code" href="struct_n_v___type.html">NV_Type</a>, *<a class="code" href="struct_n_v___type.html">NV_MemMapPtr</a>;</div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;</div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;</div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="comment">/* NV - Register accessors */</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_REG(base)                    ((base)-&gt;BACKKEY3)</span></div><div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_REG(base)                    ((base)-&gt;BACKKEY2)</span></div><div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_REG(base)                    ((base)-&gt;BACKKEY1)</span></div><div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_REG(base)                    ((base)-&gt;BACKKEY0)</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_REG(base)                    ((base)-&gt;BACKKEY7)</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_REG(base)                    ((base)-&gt;BACKKEY6)</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_REG(base)                    ((base)-&gt;BACKKEY5)</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_REG(base)                    ((base)-&gt;BACKKEY4)</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define NV_FPROT3_REG(base)                      ((base)-&gt;FPROT3)</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">#define NV_FPROT2_REG(base)                      ((base)-&gt;FPROT2)</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">#define NV_FPROT1_REG(base)                      ((base)-&gt;FPROT1)</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define NV_FPROT0_REG(base)                      ((base)-&gt;FPROT0)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define NV_FSEC_REG(base)                        ((base)-&gt;FSEC)</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">#define NV_FOPT_REG(base)                        ((base)-&gt;FOPT)</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;</div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;</div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">   -- NV Register Masks</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;</div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">/* BACKKEY3 Bit Fields */</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_SHIFT                    0</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY_WIDTH                    8</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define NV_BACKKEY3_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY3_KEY_SHIFT))&amp;NV_BACKKEY3_KEY_MASK)</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">/* BACKKEY2 Bit Fields */</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_SHIFT                    0</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY_WIDTH                    8</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define NV_BACKKEY2_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY2_KEY_SHIFT))&amp;NV_BACKKEY2_KEY_MASK)</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">/* BACKKEY1 Bit Fields */</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_SHIFT                    0</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY_WIDTH                    8</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#define NV_BACKKEY1_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY1_KEY_SHIFT))&amp;NV_BACKKEY1_KEY_MASK)</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">/* BACKKEY0 Bit Fields */</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_SHIFT                    0</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY_WIDTH                    8</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">#define NV_BACKKEY0_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY0_KEY_SHIFT))&amp;NV_BACKKEY0_KEY_MASK)</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">/* BACKKEY7 Bit Fields */</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_SHIFT                    0</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY_WIDTH                    8</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">#define NV_BACKKEY7_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY7_KEY_SHIFT))&amp;NV_BACKKEY7_KEY_MASK)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="comment">/* BACKKEY6 Bit Fields */</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_SHIFT                    0</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY_WIDTH                    8</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define NV_BACKKEY6_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY6_KEY_SHIFT))&amp;NV_BACKKEY6_KEY_MASK)</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="comment">/* BACKKEY5 Bit Fields */</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_SHIFT                    0</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY_WIDTH                    8</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define NV_BACKKEY5_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY5_KEY_SHIFT))&amp;NV_BACKKEY5_KEY_MASK)</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="comment">/* BACKKEY4 Bit Fields */</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_MASK                     0xFFu</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_SHIFT                    0</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY_WIDTH                    8</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define NV_BACKKEY4_KEY(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_BACKKEY4_KEY_SHIFT))&amp;NV_BACKKEY4_KEY_MASK)</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="comment">/* FPROT3 Bit Fields */</span></div><div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_SHIFT                     0</span></div><div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT_WIDTH                     8</span></div><div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;<span class="preprocessor">#define NV_FPROT3_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT3_PROT_SHIFT))&amp;NV_FPROT3_PROT_MASK)</span></div><div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="comment">/* FPROT2 Bit Fields */</span></div><div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_SHIFT                     0</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT_WIDTH                     8</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define NV_FPROT2_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT2_PROT_SHIFT))&amp;NV_FPROT2_PROT_MASK)</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="comment">/* FPROT1 Bit Fields */</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_SHIFT                     0</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT_WIDTH                     8</span></div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define NV_FPROT1_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT1_PROT_SHIFT))&amp;NV_FPROT1_PROT_MASK)</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="comment">/* FPROT0 Bit Fields */</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_MASK                      0xFFu</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_SHIFT                     0</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT_WIDTH                     8</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define NV_FPROT0_PROT(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FPROT0_PROT_SHIFT))&amp;NV_FPROT0_PROT_MASK)</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">/* FSEC Bit Fields */</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_MASK                         0x3u</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_SHIFT                        0</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC_WIDTH                        2</span></div><div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;<span class="preprocessor">#define NV_FSEC_SEC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_SEC_SHIFT))&amp;NV_FSEC_SEC_MASK)</span></div><div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_MASK                      0xCu</span></div><div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_SHIFT                     2</span></div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC_WIDTH                     2</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define NV_FSEC_FSLACC(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_FSLACC_SHIFT))&amp;NV_FSEC_FSLACC_MASK)</span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_MASK                        0x30u</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_SHIFT                       4</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN_WIDTH                       2</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="preprocessor">#define NV_FSEC_MEEN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_MEEN_SHIFT))&amp;NV_FSEC_MEEN_MASK)</span></div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_MASK                       0xC0u</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_SHIFT                      6</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN_WIDTH                      2</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define NV_FSEC_KEYEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FSEC_KEYEN_SHIFT))&amp;NV_FSEC_KEYEN_MASK)</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/* FOPT Bit Fields */</span></div><div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_MASK                     0x1u</span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_SHIFT                    0</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0_WIDTH                    1</span></div><div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT0(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_LPBOOT0_SHIFT))&amp;NV_FOPT_LPBOOT0_MASK)</span></div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_MASK                     0x4u</span></div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_SHIFT                    2</span></div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS_WIDTH                    1</span></div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define NV_FOPT_NMI_DIS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_NMI_DIS_SHIFT))&amp;NV_FOPT_NMI_DIS_MASK)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_MASK               0x8u</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_SHIFT              3</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG_WIDTH              1</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define NV_FOPT_RESET_PIN_CFG(x)                 (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_RESET_PIN_CFG_SHIFT))&amp;NV_FOPT_RESET_PIN_CFG_MASK)</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_MASK                     0x10u</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_SHIFT                    4</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1_WIDTH                    1</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#define NV_FOPT_LPBOOT1(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_LPBOOT1_SHIFT))&amp;NV_FOPT_LPBOOT1_MASK)</span></div><div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_MASK                   0x20u</span></div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_SHIFT                  5</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT_WIDTH                  1</span></div><div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define NV_FOPT_FAST_INIT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;NV_FOPT_FAST_INIT_SHIFT))&amp;NV_FOPT_FAST_INIT_MASK)</span></div><div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160; <span class="comment">/* end of group NV_Register_Masks */</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="comment">/* NV - Peripheral instance base addresses */</span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e6dbd99b75dd6c501dddbdbc8141ea7"> 3547</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE                    (0x400u)</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;</div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#gaf75019f28fbe0be805db316ab76bda45"> 3549</a></span>&#160;<span class="preprocessor">#define FTFA_FlashConfig                         ((NV_Type *)FTFA_FlashConfig_BASE)</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define FTFA_FlashConfig_BASE_PTR                (FTFA_FlashConfig)</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;</div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga59a94e9ecd6653c2a47bc205a8c0ba4c"> 3552</a></span>&#160;<span class="preprocessor">#define NV_BASE_ADDRS                            { FTFA_FlashConfig_BASE }</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;</div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___n_v___peripheral___access___layer.html#ga1e44e66a8945b675dcebb6fbd6bdc85b"> 3554</a></span>&#160;<span class="preprocessor">#define NV_BASE_PTRS                             { FTFA_FlashConfig }</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;</div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">   -- NV - Register accessor macros</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;</div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="comment">/* NV - Register instance definitions */</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="comment">/* FTFA_FlashConfig */</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define NV_BACKKEY3                              NV_BACKKEY3_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define NV_BACKKEY2                              NV_BACKKEY2_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define NV_BACKKEY1                              NV_BACKKEY1_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define NV_BACKKEY0                              NV_BACKKEY0_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define NV_BACKKEY7                              NV_BACKKEY7_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define NV_BACKKEY6                              NV_BACKKEY6_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define NV_BACKKEY5                              NV_BACKKEY5_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define NV_BACKKEY4                              NV_BACKKEY4_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define NV_FPROT3                                NV_FPROT3_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define NV_FPROT2                                NV_FPROT2_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define NV_FPROT1                                NV_FPROT1_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define NV_FPROT0                                NV_FPROT0_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define NV_FSEC                                  NV_FSEC_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define NV_FOPT                                  NV_FOPT_REG(FTFA_FlashConfig)</span></div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160; <span class="comment">/* end of group NV_Register_Accessor_Macros */</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160; <span class="comment">/* end of group NV_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;</div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="comment">   -- OSC Peripheral Access Layer</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;</div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html"> 3603</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6"> 3604</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">CR</a>;                                 </div><div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;} <a class="code" href="struct_o_s_c___type.html">OSC_Type</a>, *<a class="code" href="struct_o_s_c___type.html">OSC_MemMapPtr</a>;</div><div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;</div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;</div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="comment">/* OSC - Register accessors */</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define OSC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;</div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="comment">   -- OSC Register Masks</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;</div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_MASK                        0x1u</span></div><div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_SHIFT                       0</span></div><div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P_WIDTH                       1</span></div><div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;<span class="preprocessor">#define OSC_CR_SC16P(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC16P_SHIFT))&amp;OSC_CR_SC16P_MASK)</span></div><div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_MASK                         0x2u</span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_SHIFT                        1</span></div><div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P_WIDTH                        1</span></div><div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;<span class="preprocessor">#define OSC_CR_SC8P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC8P_SHIFT))&amp;OSC_CR_SC8P_MASK)</span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_MASK                         0x4u</span></div><div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_SHIFT                        2</span></div><div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P_WIDTH                        1</span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define OSC_CR_SC4P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC4P_SHIFT))&amp;OSC_CR_SC4P_MASK)</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_MASK                         0x8u</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_SHIFT                        3</span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P_WIDTH                        1</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define OSC_CR_SC2P(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_SC2P_SHIFT))&amp;OSC_CR_SC2P_MASK)</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_MASK                     0x20u</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_SHIFT                    5</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN_WIDTH                    1</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;<span class="preprocessor">#define OSC_CR_EREFSTEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_EREFSTEN_SHIFT))&amp;OSC_CR_EREFSTEN_MASK)</span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_MASK                      0x80u</span></div><div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_SHIFT                     7</span></div><div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN_WIDTH                     1</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor">#define OSC_CR_ERCLKEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;OSC_CR_ERCLKEN_SHIFT))&amp;OSC_CR_ERCLKEN_MASK)</span></div><div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160; <span class="comment">/* end of group OSC_Register_Masks */</span></div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;</div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">/* OSC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03667"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga66f87e82bb3e71235bf89df7149e7be7"> 3667</a></span>&#160;<span class="preprocessor">#define OSC0_BASE                                (0x40065000u)</span></div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;</div><div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#gafcf06a8b76107b94e802b4db254e8bbc"> 3669</a></span>&#160;<span class="preprocessor">#define OSC0                                     ((OSC_Type *)OSC0_BASE)</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor">#define OSC0_BASE_PTR                            (OSC0)</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;</div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga31b4aa65d54d63cd13bdf2915e86f31a"> 3672</a></span>&#160;<span class="preprocessor">#define OSC_BASE_ADDRS                           { OSC0_BASE }</span></div><div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;</div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="group___o_s_c___peripheral___access___layer.html#ga46f69fcb9d660e18b5cbf51adbbcec78"> 3674</a></span>&#160;<span class="preprocessor">#define OSC_BASE_PTRS                            { OSC0 }</span></div><div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;</div><div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="comment">   -- OSC - Register accessor macros</span></div><div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="comment">/* OSC - Register instance definitions */</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="comment">/* OSC0 */</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define OSC0_CR                                  OSC_CR_REG(OSC0)</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160; <span class="comment">/* end of group OSC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;</div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160; <span class="comment">/* end of group OSC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;</div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;</div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="comment">   -- PIT Peripheral Access Layer</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html"> 3710</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0"> 3711</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">MCR</a>;                               </div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;       uint8_t RESERVED_0[220];</div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b"> 3713</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b">LTMR64H</a>;                           </div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a"> 3714</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a">LTMR64L</a>;                           </div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;       uint8_t RESERVED_1[24];</div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0x100, array step: 0x10 */</span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224"> 3717</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">LDVAL</a>;                             </div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9"> 3718</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">CVAL</a>;                              </div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea"> 3719</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">TCTRL</a>;                             </div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa"> 3720</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">TFLG</a>;                              </div><div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;  } CHANNEL[2];</div><div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;} <a class="code" href="struct_p_i_t___type.html">PIT_Type</a>, *<a class="code" href="struct_p_i_t___type.html">PIT_MemMapPtr</a>;</div><div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;</div><div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;</div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="comment">/* PIT - Register accessors */</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define PIT_MCR_REG(base)                        ((base)-&gt;MCR)</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_REG(base)                    ((base)-&gt;LTMR64H)</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_REG(base)                    ((base)-&gt;LTMR64L)</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define PIT_LDVAL_REG(base,index)                ((base)-&gt;CHANNEL[index].LDVAL)</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define PIT_LDVAL_COUNT                          2</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define PIT_CVAL_REG(base,index)                 ((base)-&gt;CHANNEL[index].CVAL)</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define PIT_CVAL_COUNT                           2</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define PIT_TCTRL_REG(base,index)                ((base)-&gt;CHANNEL[index].TCTRL)</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define PIT_TCTRL_COUNT                          2</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define PIT_TFLG_REG(base,index)                 ((base)-&gt;CHANNEL[index].TFLG)</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define PIT_TFLG_COUNT                           2</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160;</div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">   -- PIT Register Masks</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;</div><div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="comment">/* MCR Bit Fields */</span></div><div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_MASK                         0x1u</span></div><div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_SHIFT                        0</span></div><div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ_WIDTH                        1</span></div><div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define PIT_MCR_FRZ(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_FRZ_SHIFT))&amp;PIT_MCR_FRZ_MASK)</span></div><div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_MASK                        0x2u</span></div><div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_SHIFT                       1</span></div><div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS_WIDTH                       1</span></div><div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define PIT_MCR_MDIS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_MCR_MDIS_SHIFT))&amp;PIT_MCR_MDIS_MASK)</span></div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="comment">/* LTMR64H Bit Fields */</span></div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_SHIFT                    0</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH_WIDTH                    32</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#define PIT_LTMR64H_LTH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64H_LTH_SHIFT))&amp;PIT_LTMR64H_LTH_MASK)</span></div><div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160;<span class="comment">/* LTMR64L Bit Fields */</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_SHIFT                    0</span></div><div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL_WIDTH                    32</span></div><div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define PIT_LTMR64L_LTL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LTMR64L_LTL_SHIFT))&amp;PIT_LTMR64L_LTL_MASK)</span></div><div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="comment">/* LDVAL Bit Fields */</span></div><div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_SHIFT                      0</span></div><div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV_WIDTH                      32</span></div><div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define PIT_LDVAL_TSV(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_LDVAL_TSV_SHIFT))&amp;PIT_LDVAL_TSV_MASK)</span></div><div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="comment">/* CVAL Bit Fields */</span></div><div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_SHIFT                       0</span></div><div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL_WIDTH                       32</span></div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define PIT_CVAL_TVL(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_CVAL_TVL_SHIFT))&amp;PIT_CVAL_TVL_MASK)</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="comment">/* TCTRL Bit Fields */</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_MASK                       0x1u</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_SHIFT                      0</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN_WIDTH                      1</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TEN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TEN_SHIFT))&amp;PIT_TCTRL_TEN_MASK)</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_MASK                       0x2u</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_SHIFT                      1</span></div><div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE_WIDTH                      1</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define PIT_TCTRL_TIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_TIE_SHIFT))&amp;PIT_TCTRL_TIE_MASK)</span></div><div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_MASK                       0x4u</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_SHIFT                      2</span></div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN_WIDTH                      1</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define PIT_TCTRL_CHN(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TCTRL_CHN_SHIFT))&amp;PIT_TCTRL_CHN_MASK)</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment">/* TFLG Bit Fields */</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_MASK                        0x1u</span></div><div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_SHIFT                       0</span></div><div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF_WIDTH                       1</span></div><div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define PIT_TFLG_TIF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PIT_TFLG_TIF_SHIFT))&amp;PIT_TFLG_TIF_MASK)</span></div><div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160; <span class="comment">/* end of group PIT_Register_Masks */</span></div><div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;</div><div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;</div><div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;<span class="comment">/* PIT - Peripheral instance base addresses */</span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf00b86ba33a2cfe7bb100b4f01905f41"> 3816</a></span>&#160;<span class="preprocessor">#define PIT_BASE                                 (0x40037000u)</span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;</div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#gaf181c9e6602b6432a0bf1a9243808968"> 3818</a></span>&#160;<span class="preprocessor">#define PIT                                      ((PIT_Type *)PIT_BASE)</span></div><div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;<span class="preprocessor">#define PIT_BASE_PTR                             (PIT)</span></div><div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;</div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga79085fa95893e4423661373b7be2f0a7"> 3821</a></span>&#160;<span class="preprocessor">#define PIT_BASE_ADDRS                           { PIT_BASE }</span></div><div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;</div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___p_i_t___peripheral___access___layer.html#ga403e0ed71b80cfe3e085fe6b56b5eff0"> 3823</a></span>&#160;<span class="preprocessor">#define PIT_BASE_PTRS                            { PIT }</span></div><div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;</div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="comment">   -- PIT - Register accessor macros</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;</div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="comment">/* PIT - Register instance definitions */</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="comment">/* PIT */</span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;<span class="preprocessor">#define PIT_MCR                                  PIT_MCR_REG(PIT)</span></div><div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160;<span class="preprocessor">#define PIT_LTMR64H                              PIT_LTMR64H_REG(PIT)</span></div><div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#define PIT_LTMR64L                              PIT_LTMR64L_REG(PIT)</span></div><div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160;<span class="preprocessor">#define PIT_LDVAL0                               PIT_LDVAL_REG(PIT,0)</span></div><div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;<span class="preprocessor">#define PIT_CVAL0                                PIT_CVAL_REG(PIT,0)</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define PIT_TCTRL0                               PIT_TCTRL_REG(PIT,0)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;<span class="preprocessor">#define PIT_TFLG0                                PIT_TFLG_REG(PIT,0)</span></div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#define PIT_LDVAL1                               PIT_LDVAL_REG(PIT,1)</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define PIT_CVAL1                                PIT_CVAL_REG(PIT,1)</span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#define PIT_TCTRL1                               PIT_TCTRL_REG(PIT,1)</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;<span class="preprocessor">#define PIT_TFLG1                                PIT_TFLG_REG(PIT,1)</span></div><div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;</div><div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;<span class="comment">/* PIT - Register array accessors */</span></div><div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;<span class="preprocessor">#define PIT_LDVAL(index)                         PIT_LDVAL_REG(PIT,index)</span></div><div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor">#define PIT_CVAL(index)                          PIT_CVAL_REG(PIT,index)</span></div><div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;<span class="preprocessor">#define PIT_TCTRL(index)                         PIT_TCTRL_REG(PIT,index)</span></div><div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor">#define PIT_TFLG(index)                          PIT_TFLG_REG(PIT,index)</span></div><div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160; <span class="comment">/* end of group PIT_Register_Accessor_Macros */</span></div><div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;</div><div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160; <span class="comment">/* end of group PIT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;</div><div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;</div><div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="comment">   -- PMC Peripheral Access Layer</span></div><div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;</div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html"> 3875</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c"> 3876</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">LVDSC1</a>;                             </div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea"> 3877</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">LVDSC2</a>;                             </div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936"> 3878</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">REGSC</a>;                              </div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;} <a class="code" href="struct_p_m_c___type.html">PMC_Type</a>, *<a class="code" href="struct_p_m_c___type.html">PMC_MemMapPtr</a>;</div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;</div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;</div><div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="comment">/* PMC - Register accessors */</span></div><div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_REG(base)                     ((base)-&gt;LVDSC1)</span></div><div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_REG(base)                     ((base)-&gt;LVDSC2)</span></div><div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define PMC_REGSC_REG(base)                      ((base)-&gt;REGSC)</span></div><div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;</div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="comment">   -- PMC Register Masks</span></div><div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160;</div><div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;<span class="comment">/* LVDSC1 Bit Fields */</span></div><div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_MASK                     0x3u</span></div><div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_SHIFT                    0</span></div><div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV_WIDTH                    2</span></div><div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDV_SHIFT))&amp;PMC_LVDSC1_LVDV_MASK)</span></div><div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_MASK                    0x10u</span></div><div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_SHIFT                   4</span></div><div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE_WIDTH                   1</span></div><div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDRE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDRE_SHIFT))&amp;PMC_LVDSC1_LVDRE_MASK)</span></div><div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_MASK                    0x20u</span></div><div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_SHIFT                   5</span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE_WIDTH                   1</span></div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDIE_SHIFT))&amp;PMC_LVDSC1_LVDIE_MASK)</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_MASK                   0x40u</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_SHIFT                  6</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK_WIDTH                  1</span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDACK_SHIFT))&amp;PMC_LVDSC1_LVDACK_MASK)</span></div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_MASK                     0x80u</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_SHIFT                    7</span></div><div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF_WIDTH                    1</span></div><div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor">#define PMC_LVDSC1_LVDF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC1_LVDF_SHIFT))&amp;PMC_LVDSC1_LVDF_MASK)</span></div><div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="comment">/* LVDSC2 Bit Fields */</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_MASK                     0x3u</span></div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_SHIFT                    0</span></div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV_WIDTH                    2</span></div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWV(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWV_SHIFT))&amp;PMC_LVDSC2_LVWV_MASK)</span></div><div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_MASK                    0x20u</span></div><div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_SHIFT                   5</span></div><div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE_WIDTH                   1</span></div><div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWIE_SHIFT))&amp;PMC_LVDSC2_LVWIE_MASK)</span></div><div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_MASK                   0x40u</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_SHIFT                  6</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK_WIDTH                  1</span></div><div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWACK(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWACK_SHIFT))&amp;PMC_LVDSC2_LVWACK_MASK)</span></div><div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_MASK                     0x80u</span></div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_SHIFT                    7</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF_WIDTH                    1</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">#define PMC_LVDSC2_LVWF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_LVDSC2_LVWF_SHIFT))&amp;PMC_LVDSC2_LVWF_MASK)</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="comment">/* REGSC Bit Fields */</span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_MASK                      0x1u</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_SHIFT                     0</span></div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE_WIDTH                     1</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGBE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGBE_SHIFT))&amp;PMC_REGSC_BGBE_MASK)</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_MASK                    0x4u</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_SHIFT                   2</span></div><div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS_WIDTH                   1</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor">#define PMC_REGSC_REGONS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_REGONS_SHIFT))&amp;PMC_REGSC_REGONS_MASK)</span></div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_MASK                    0x8u</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_SHIFT                   3</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO_WIDTH                   1</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define PMC_REGSC_ACKISO(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_ACKISO_SHIFT))&amp;PMC_REGSC_ACKISO_MASK)</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_MASK                      0x10u</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_SHIFT                     4</span></div><div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN_WIDTH                     1</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define PMC_REGSC_BGEN(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;PMC_REGSC_BGEN_SHIFT))&amp;PMC_REGSC_BGEN_MASK)</span></div><div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160; <span class="comment">/* end of group PMC_Register_Masks */</span></div><div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;</div><div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160;</div><div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="comment">/* PMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4e92bd47dc68cc81e62c344586a4cdfa"> 3973</a></span>&#160;<span class="preprocessor">#define PMC_BASE                                 (0x4007D000u)</span></div><div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;</div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga979c6d379c67bc2f3e8eb6efcb509f69"> 3975</a></span>&#160;<span class="preprocessor">#define PMC                                      ((PMC_Type *)PMC_BASE)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<span class="preprocessor">#define PMC_BASE_PTR                             (PMC)</span></div><div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;</div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#gab8cb010a2427fcd279c99d0bd4eb809f"> 3978</a></span>&#160;<span class="preprocessor">#define PMC_BASE_ADDRS                           { PMC_BASE }</span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___p_m_c___peripheral___access___layer.html#ga4bcd62643d597f7230f9c1e3d03caaa7"> 3980</a></span>&#160;<span class="preprocessor">#define PMC_BASE_PTRS                            { PMC }</span></div><div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;</div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="comment">   -- PMC - Register accessor macros</span></div><div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="comment">/* PMC - Register instance definitions */</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="comment">/* PMC */</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define PMC_LVDSC1                               PMC_LVDSC1_REG(PMC)</span></div><div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define PMC_LVDSC2                               PMC_LVDSC2_REG(PMC)</span></div><div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor">#define PMC_REGSC                                PMC_REGSC_REG(PMC)</span></div><div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160; <span class="comment">/* end of group PMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;</div><div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160; <span class="comment">/* end of group PMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;</div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;</div><div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="comment">   -- PORT Peripheral Access Layer</span></div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;</div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html"> 4018</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a1ff5dc350e7bf1f89668d15e100f1dc5"> 4019</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR[32];                           </div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655"> 4020</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">GPCLR</a>;                             </div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1"> 4021</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">GPCHR</a>;                             </div><div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160;       uint8_t RESERVED_0[24];</div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58"> 4023</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">ISFR</a>;                              </div><div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;} <a class="code" href="struct_p_o_r_t___type.html">PORT_Type</a>, *<a class="code" href="struct_p_o_r_t___type.html">PORT_MemMapPtr</a>;</div><div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;</div><div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;</div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="comment">/* PORT - Register accessors */</span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define PORT_PCR_REG(base,index)                 ((base)-&gt;PCR[index])</span></div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define PORT_PCR_COUNT                           32</span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define PORT_GPCLR_REG(base)                     ((base)-&gt;GPCLR)</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define PORT_GPCHR_REG(base)                     ((base)-&gt;GPCHR)</span></div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define PORT_ISFR_REG(base)                      ((base)-&gt;ISFR)</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;</div><div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;</div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="comment">   -- PORT Register Masks</span></div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;</div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/* PCR Bit Fields */</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_MASK                         0x1u</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_SHIFT                        0</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#define PORT_PCR_PS_WIDTH                        1</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#define PORT_PCR_PS(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PS_SHIFT))&amp;PORT_PCR_PS_MASK)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_MASK                         0x2u</span></div><div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_SHIFT                        1</span></div><div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;<span class="preprocessor">#define PORT_PCR_PE_WIDTH                        1</span></div><div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor">#define PORT_PCR_PE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PE_SHIFT))&amp;PORT_PCR_PE_MASK)</span></div><div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_MASK                        0x4u</span></div><div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_SHIFT                       2</span></div><div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE_WIDTH                       1</span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define PORT_PCR_SRE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_SRE_SHIFT))&amp;PORT_PCR_SRE_MASK)</span></div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_MASK                        0x10u</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_SHIFT                       4</span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE_WIDTH                       1</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor">#define PORT_PCR_PFE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_PFE_SHIFT))&amp;PORT_PCR_PFE_MASK)</span></div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_MASK                        0x40u</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_SHIFT                       6</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE_WIDTH                       1</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define PORT_PCR_DSE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_DSE_SHIFT))&amp;PORT_PCR_DSE_MASK)</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_MASK                        0x700u</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_SHIFT                       8</span></div><div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX_WIDTH                       3</span></div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;<span class="preprocessor">#define PORT_PCR_MUX(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_MUX_SHIFT))&amp;PORT_PCR_MUX_MASK)</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_MASK                       0xF0000u</span></div><div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_SHIFT                      16</span></div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC_WIDTH                      4</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;<span class="preprocessor">#define PORT_PCR_IRQC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_IRQC_SHIFT))&amp;PORT_PCR_IRQC_MASK)</span></div><div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_MASK                        0x1000000u</span></div><div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_SHIFT                       24</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF_WIDTH                       1</span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;<span class="preprocessor">#define PORT_PCR_ISF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_PCR_ISF_SHIFT))&amp;PORT_PCR_ISF_MASK)</span></div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="comment">/* GPCLR Bit Fields */</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD_WIDTH                    16</span></div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWD_SHIFT))&amp;PORT_GPCLR_GPWD_MASK)</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE_WIDTH                    16</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;<span class="preprocessor">#define PORT_GPCLR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCLR_GPWE_SHIFT))&amp;PORT_GPCLR_GPWE_MASK)</span></div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="comment">/* GPCHR Bit Fields */</span></div><div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_MASK                     0xFFFFu</span></div><div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_SHIFT                    0</span></div><div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD_WIDTH                    16</span></div><div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWD(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWD_SHIFT))&amp;PORT_GPCHR_GPWD_MASK)</span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_SHIFT                    16</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE_WIDTH                    16</span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define PORT_GPCHR_GPWE(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_GPCHR_GPWE_SHIFT))&amp;PORT_GPCHR_GPWE_MASK)</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="comment">/* ISFR Bit Fields */</span></div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_SHIFT                      0</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF_WIDTH                      32</span></div><div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;<span class="preprocessor">#define PORT_ISFR_ISF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;PORT_ISFR_ISF_SHIFT))&amp;PORT_ISFR_ISF_MASK)</span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160; <span class="comment">/* end of group PORT_Register_Masks */</span></div><div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;</div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="comment">/* PORT - Peripheral instance base addresses */</span></div><div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#gae3d20f730f9619aabbf94e2efd1de34c"> 4121</a></span>&#160;<span class="preprocessor">#define PORTA_BASE                               (0x40049000u)</span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga7c8a7f98a98d8cb125dd57a66720ab30"> 4123</a></span>&#160;<span class="preprocessor">#define PORTA                                    ((PORT_Type *)PORTA_BASE)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define PORTA_BASE_PTR                           (PORTA)</span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;</div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga2a668049a5e6c09cf6a7164ffca38a7e"> 4126</a></span>&#160;<span class="preprocessor">#define PORTB_BASE                               (0x4004A000u)</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;</div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga09a0c85cd3da09d9cdf63a5ac4c39f77"> 4128</a></span>&#160;<span class="preprocessor">#define PORTB                                    ((PORT_Type *)PORTB_BASE)</span></div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="preprocessor">#define PORTB_BASE_PTR                           (PORTB)</span></div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;</div><div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga80b01d00368494b63dd2a67eda52b241"> 4131</a></span>&#160;<span class="preprocessor">#define PORT_BASE_ADDRS                          { PORTA_BASE, PORTB_BASE }</span></div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;</div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___p_o_r_t___peripheral___access___layer.html#ga54ff5179f8acaef2e1683cedfc0ef453"> 4133</a></span>&#160;<span class="preprocessor">#define PORT_BASE_PTRS                           { PORTA, PORTB }</span></div><div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="comment">   -- PORT - Register accessor macros</span></div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="comment">/* PORT - Register instance definitions */</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="comment">/* PORTA */</span></div><div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define PORTA_PCR0                               PORT_PCR_REG(PORTA,0)</span></div><div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define PORTA_PCR1                               PORT_PCR_REG(PORTA,1)</span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor">#define PORTA_PCR2                               PORT_PCR_REG(PORTA,2)</span></div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define PORTA_PCR3                               PORT_PCR_REG(PORTA,3)</span></div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<span class="preprocessor">#define PORTA_PCR4                               PORT_PCR_REG(PORTA,4)</span></div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;<span class="preprocessor">#define PORTA_PCR5                               PORT_PCR_REG(PORTA,5)</span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor">#define PORTA_PCR6                               PORT_PCR_REG(PORTA,6)</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="preprocessor">#define PORTA_PCR7                               PORT_PCR_REG(PORTA,7)</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define PORTA_PCR8                               PORT_PCR_REG(PORTA,8)</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#define PORTA_PCR9                               PORT_PCR_REG(PORTA,9)</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor">#define PORTA_PCR10                              PORT_PCR_REG(PORTA,10)</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define PORTA_PCR11                              PORT_PCR_REG(PORTA,11)</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor">#define PORTA_PCR12                              PORT_PCR_REG(PORTA,12)</span></div><div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;<span class="preprocessor">#define PORTA_PCR13                              PORT_PCR_REG(PORTA,13)</span></div><div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor">#define PORTA_PCR14                              PORT_PCR_REG(PORTA,14)</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="preprocessor">#define PORTA_PCR15                              PORT_PCR_REG(PORTA,15)</span></div><div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define PORTA_PCR16                              PORT_PCR_REG(PORTA,16)</span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor">#define PORTA_PCR17                              PORT_PCR_REG(PORTA,17)</span></div><div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor">#define PORTA_PCR18                              PORT_PCR_REG(PORTA,18)</span></div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define PORTA_PCR19                              PORT_PCR_REG(PORTA,19)</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor">#define PORTA_PCR20                              PORT_PCR_REG(PORTA,20)</span></div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define PORTA_PCR21                              PORT_PCR_REG(PORTA,21)</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor">#define PORTA_PCR22                              PORT_PCR_REG(PORTA,22)</span></div><div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="preprocessor">#define PORTA_PCR23                              PORT_PCR_REG(PORTA,23)</span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define PORTA_PCR24                              PORT_PCR_REG(PORTA,24)</span></div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="preprocessor">#define PORTA_PCR25                              PORT_PCR_REG(PORTA,25)</span></div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;<span class="preprocessor">#define PORTA_PCR26                              PORT_PCR_REG(PORTA,26)</span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define PORTA_PCR27                              PORT_PCR_REG(PORTA,27)</span></div><div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define PORTA_PCR28                              PORT_PCR_REG(PORTA,28)</span></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;<span class="preprocessor">#define PORTA_PCR29                              PORT_PCR_REG(PORTA,29)</span></div><div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define PORTA_PCR30                              PORT_PCR_REG(PORTA,30)</span></div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define PORTA_PCR31                              PORT_PCR_REG(PORTA,31)</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define PORTA_GPCLR                              PORT_GPCLR_REG(PORTA)</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define PORTA_GPCHR                              PORT_GPCHR_REG(PORTA)</span></div><div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define PORTA_ISFR                               PORT_ISFR_REG(PORTA)</span></div><div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="comment">/* PORTB */</span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define PORTB_PCR0                               PORT_PCR_REG(PORTB,0)</span></div><div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define PORTB_PCR1                               PORT_PCR_REG(PORTB,1)</span></div><div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define PORTB_PCR2                               PORT_PCR_REG(PORTB,2)</span></div><div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define PORTB_PCR3                               PORT_PCR_REG(PORTB,3)</span></div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define PORTB_PCR4                               PORT_PCR_REG(PORTB,4)</span></div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define PORTB_PCR5                               PORT_PCR_REG(PORTB,5)</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define PORTB_PCR6                               PORT_PCR_REG(PORTB,6)</span></div><div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define PORTB_PCR7                               PORT_PCR_REG(PORTB,7)</span></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define PORTB_PCR8                               PORT_PCR_REG(PORTB,8)</span></div><div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define PORTB_PCR9                               PORT_PCR_REG(PORTB,9)</span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define PORTB_PCR10                              PORT_PCR_REG(PORTB,10)</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define PORTB_PCR11                              PORT_PCR_REG(PORTB,11)</span></div><div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define PORTB_PCR12                              PORT_PCR_REG(PORTB,12)</span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define PORTB_PCR13                              PORT_PCR_REG(PORTB,13)</span></div><div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define PORTB_PCR14                              PORT_PCR_REG(PORTB,14)</span></div><div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define PORTB_PCR15                              PORT_PCR_REG(PORTB,15)</span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define PORTB_PCR16                              PORT_PCR_REG(PORTB,16)</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define PORTB_PCR17                              PORT_PCR_REG(PORTB,17)</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define PORTB_PCR18                              PORT_PCR_REG(PORTB,18)</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define PORTB_PCR19                              PORT_PCR_REG(PORTB,19)</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define PORTB_PCR20                              PORT_PCR_REG(PORTB,20)</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define PORTB_PCR21                              PORT_PCR_REG(PORTB,21)</span></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define PORTB_PCR22                              PORT_PCR_REG(PORTB,22)</span></div><div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define PORTB_PCR23                              PORT_PCR_REG(PORTB,23)</span></div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define PORTB_PCR24                              PORT_PCR_REG(PORTB,24)</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define PORTB_PCR25                              PORT_PCR_REG(PORTB,25)</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define PORTB_PCR26                              PORT_PCR_REG(PORTB,26)</span></div><div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define PORTB_PCR27                              PORT_PCR_REG(PORTB,27)</span></div><div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define PORTB_PCR28                              PORT_PCR_REG(PORTB,28)</span></div><div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define PORTB_PCR29                              PORT_PCR_REG(PORTB,29)</span></div><div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="preprocessor">#define PORTB_PCR30                              PORT_PCR_REG(PORTB,30)</span></div><div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;<span class="preprocessor">#define PORTB_PCR31                              PORT_PCR_REG(PORTB,31)</span></div><div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;<span class="preprocessor">#define PORTB_GPCLR                              PORT_GPCLR_REG(PORTB)</span></div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define PORTB_GPCHR                              PORT_GPCHR_REG(PORTB)</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;<span class="preprocessor">#define PORTB_ISFR                               PORT_ISFR_REG(PORTB)</span></div><div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;</div><div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160;<span class="comment">/* PORT - Register array accessors */</span></div><div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define PORTA_PCR(index)                         PORT_PCR_REG(PORTA,index)</span></div><div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define PORTB_PCR(index)                         PORT_PCR_REG(PORTB,index)</span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160; <span class="comment">/* end of group PORT_Register_Accessor_Macros */</span></div><div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;</div><div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160; <span class="comment">/* end of group PORT_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;</div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="comment">   -- RCM Peripheral Access Layer</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;</div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html"> 4243</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65"> 4244</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">SRS0</a>;                               </div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523"> 4245</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">SRS1</a>;                               </div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;       uint8_t RESERVED_0[2];</div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d"> 4247</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RPFC</a>;                               </div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b"> 4248</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RPFW</a>;                               </div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;} <a class="code" href="struct_r_c_m___type.html">RCM_Type</a>, *<a class="code" href="struct_r_c_m___type.html">RCM_MemMapPtr</a>;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;</div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="comment">/* RCM - Register accessors */</span></div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;<span class="preprocessor">#define RCM_SRS0_REG(base)                       ((base)-&gt;SRS0)</span></div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define RCM_SRS1_REG(base)                       ((base)-&gt;SRS1)</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define RCM_RPFC_REG(base)                       ((base)-&gt;RPFC)</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#define RCM_RPFW_REG(base)                       ((base)-&gt;RPFW)</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;</div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;</div><div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;<span class="comment">   -- RCM Register Masks</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;</div><div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;<span class="comment">/* SRS0 Bit Fields */</span></div><div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_MASK                     0x1u</span></div><div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_SHIFT                    0</span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP_WIDTH                    1</span></div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define RCM_SRS0_WAKEUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WAKEUP_SHIFT))&amp;RCM_SRS0_WAKEUP_MASK)</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_MASK                        0x2u</span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_SHIFT                       1</span></div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD_WIDTH                       1</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor">#define RCM_SRS0_LVD(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LVD_SHIFT))&amp;RCM_SRS0_LVD_MASK)</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_MASK                        0x4u</span></div><div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_SHIFT                       2</span></div><div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC_WIDTH                       1</span></div><div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor">#define RCM_SRS0_LOC(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_LOC_SHIFT))&amp;RCM_SRS0_LOC_MASK)</span></div><div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_MASK                       0x20u</span></div><div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_SHIFT                      5</span></div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG_WIDTH                      1</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor">#define RCM_SRS0_WDOG(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_WDOG_SHIFT))&amp;RCM_SRS0_WDOG_MASK)</span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_MASK                        0x40u</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_SHIFT                       6</span></div><div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN_WIDTH                       1</span></div><div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;<span class="preprocessor">#define RCM_SRS0_PIN(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_PIN_SHIFT))&amp;RCM_SRS0_PIN_MASK)</span></div><div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_MASK                        0x80u</span></div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_SHIFT                       7</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR_WIDTH                       1</span></div><div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="preprocessor">#define RCM_SRS0_POR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS0_POR_SHIFT))&amp;RCM_SRS0_POR_MASK)</span></div><div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;<span class="comment">/* SRS1 Bit Fields */</span></div><div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_MASK                     0x2u</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_SHIFT                    1</span></div><div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP_WIDTH                    1</span></div><div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define RCM_SRS1_LOCKUP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_LOCKUP_SHIFT))&amp;RCM_SRS1_LOCKUP_MASK)</span></div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_MASK                         0x4u</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_SHIFT                        2</span></div><div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW_WIDTH                        1</span></div><div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define RCM_SRS1_SW(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SW_SHIFT))&amp;RCM_SRS1_SW_MASK)</span></div><div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_MASK                     0x8u</span></div><div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_SHIFT                    3</span></div><div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP_WIDTH                    1</span></div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define RCM_SRS1_MDM_AP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_MDM_AP_SHIFT))&amp;RCM_SRS1_MDM_AP_MASK)</span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_MASK                    0x20u</span></div><div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_SHIFT                   5</span></div><div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR_WIDTH                   1</span></div><div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define RCM_SRS1_SACKERR(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_SRS1_SACKERR_SHIFT))&amp;RCM_SRS1_SACKERR_MASK)</span></div><div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="comment">/* RPFC Bit Fields */</span></div><div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_MASK                  0x3u</span></div><div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_SHIFT                 0</span></div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW_WIDTH                 2</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSRW(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSRW_SHIFT))&amp;RCM_RPFC_RSTFLTSRW_MASK)</span></div><div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_MASK                   0x4u</span></div><div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_SHIFT                  2</span></div><div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS_WIDTH                  1</span></div><div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define RCM_RPFC_RSTFLTSS(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFC_RSTFLTSS_SHIFT))&amp;RCM_RPFC_RSTFLTSS_MASK)</span></div><div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="comment">/* RPFW Bit Fields */</span></div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_MASK                  0x1Fu</span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_SHIFT                 0</span></div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL_WIDTH                 5</span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define RCM_RPFW_RSTFLTSEL(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;RCM_RPFW_RSTFLTSEL_SHIFT))&amp;RCM_RPFW_RSTFLTSEL_MASK)</span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160; <span class="comment">/* end of group RCM_Register_Masks */</span></div><div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;</div><div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;</div><div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="comment">/* RCM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#ga0f155ee1b03b8a20749da74c4f19d34d"> 4345</a></span>&#160;<span class="preprocessor">#define RCM_BASE                                 (0x4007F000u)</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;</div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaa5c5e6af3b266654facbd52caa0b8874"> 4347</a></span>&#160;<span class="preprocessor">#define RCM                                      ((RCM_Type *)RCM_BASE)</span></div><div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define RCM_BASE_PTR                             (RCM)</span></div><div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;</div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gaf3db57eb66e9dc48fcac7ebf4e6884c6"> 4350</a></span>&#160;<span class="preprocessor">#define RCM_BASE_ADDRS                           { RCM_BASE }</span></div><div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;</div><div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___r_c_m___peripheral___access___layer.html#gad8549fec4a09b0b485983beadfc3a5fb"> 4352</a></span>&#160;<span class="preprocessor">#define RCM_BASE_PTRS                            { RCM }</span></div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;</div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="comment">   -- RCM - Register accessor macros</span></div><div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="comment">/* RCM - Register instance definitions */</span></div><div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="comment">/* RCM */</span></div><div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;<span class="preprocessor">#define RCM_SRS0                                 RCM_SRS0_REG(RCM)</span></div><div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;<span class="preprocessor">#define RCM_SRS1                                 RCM_SRS1_REG(RCM)</span></div><div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define RCM_RPFC                                 RCM_RPFC_REG(RCM)</span></div><div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define RCM_RPFW                                 RCM_RPFW_REG(RCM)</span></div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160; <span class="comment">/* end of group RCM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;</div><div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160; <span class="comment">/* end of group RCM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;<span class="comment">   -- ROM Peripheral Access Layer</span></div><div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;</div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html"> 4391</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a5989ed4bd007dd1cbdc1e2b60b7e4b6c"> 4392</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ENTRY[3];                          </div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9"> 4393</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9">TABLEMARK</a>;                         </div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;       uint8_t RESERVED_0[4028];</div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b"> 4395</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b">SYSACCESS</a>;                         </div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc"> 4396</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc">PERIPHID4</a>;                         </div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19"> 4397</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19">PERIPHID5</a>;                         </div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a"> 4398</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a">PERIPHID6</a>;                         </div><div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867"> 4399</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867">PERIPHID7</a>;                         </div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb"> 4400</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb">PERIPHID0</a>;                         </div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5"> 4401</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5">PERIPHID1</a>;                         </div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c"> 4402</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c">PERIPHID2</a>;                         </div><div class="line"><a name="l04403"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2"> 4403</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">PERIPHID3</a>;                         </div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="struct_r_o_m___type.html#a29c79dc5608f079e4e9c92f29ee268ea"> 4404</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t COMPID[4];                         </div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;} <a class="code" href="struct_r_o_m___type.html">ROM_Type</a>, *<a class="code" href="struct_r_o_m___type.html">ROM_MemMapPtr</a>;</div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;</div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;</div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="comment">/* ROM - Register accessors */</span></div><div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define ROM_ENTRY_REG(base,index)                ((base)-&gt;ENTRY[index])</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define ROM_ENTRY_COUNT                          3</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_REG(base)                  ((base)-&gt;TABLEMARK)</span></div><div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_REG(base)                  ((base)-&gt;SYSACCESS)</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_REG(base)                  ((base)-&gt;PERIPHID4)</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_REG(base)                  ((base)-&gt;PERIPHID5)</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_REG(base)                  ((base)-&gt;PERIPHID6)</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_REG(base)                  ((base)-&gt;PERIPHID7)</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_REG(base)                  ((base)-&gt;PERIPHID0)</span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_REG(base)                  ((base)-&gt;PERIPHID1)</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_REG(base)                  ((base)-&gt;PERIPHID2)</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_REG(base)                  ((base)-&gt;PERIPHID3)</span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor">#define ROM_COMPID_REG(base,index)               ((base)-&gt;COMPID[index])</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">#define ROM_COMPID_COUNT                         4</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;</div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="comment">   -- ROM Register Masks</span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;</div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="comment">/* ENTRY Bit Fields */</span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_MASK                     0xFFFFFFFFu</span></div><div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_SHIFT                    0</span></div><div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY_WIDTH                    32</span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor">#define ROM_ENTRY_ENTRY(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_ENTRY_ENTRY_SHIFT))&amp;ROM_ENTRY_ENTRY_MASK)</span></div><div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="comment">/* TABLEMARK Bit Fields */</span></div><div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_MASK                  0xFFFFFFFFu</span></div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_SHIFT                 0</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK_WIDTH                 32</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK_MARK(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_TABLEMARK_MARK_SHIFT))&amp;ROM_TABLEMARK_MARK_MASK)</span></div><div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;<span class="comment">/* SYSACCESS Bit Fields */</span></div><div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_MASK             0xFFFFFFFFu</span></div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_SHIFT            0</span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS_WIDTH            32</span></div><div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS_SYSACCESS(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_SYSACCESS_SYSACCESS_SHIFT))&amp;ROM_SYSACCESS_SYSACCESS_MASK)</span></div><div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160;<span class="comment">/* PERIPHID4 Bit Fields */</span></div><div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID4_PERIPHID_SHIFT))&amp;ROM_PERIPHID4_PERIPHID_MASK)</span></div><div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="comment">/* PERIPHID5 Bit Fields */</span></div><div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID5_PERIPHID_SHIFT))&amp;ROM_PERIPHID5_PERIPHID_MASK)</span></div><div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">/* PERIPHID6 Bit Fields */</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID6_PERIPHID_SHIFT))&amp;ROM_PERIPHID6_PERIPHID_MASK)</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* PERIPHID7 Bit Fields */</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID7_PERIPHID_SHIFT))&amp;ROM_PERIPHID7_PERIPHID_MASK)</span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="comment">/* PERIPHID0 Bit Fields */</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID0_PERIPHID_SHIFT))&amp;ROM_PERIPHID0_PERIPHID_MASK)</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment">/* PERIPHID1 Bit Fields */</span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID1_PERIPHID_SHIFT))&amp;ROM_PERIPHID1_PERIPHID_MASK)</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">/* PERIPHID2 Bit Fields */</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID2_PERIPHID_SHIFT))&amp;ROM_PERIPHID2_PERIPHID_MASK)</span></div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">/* PERIPHID3 Bit Fields */</span></div><div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_MASK              0xFFFFFFFFu</span></div><div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_SHIFT             0</span></div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID_WIDTH             32</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3_PERIPHID(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_PERIPHID3_PERIPHID_SHIFT))&amp;ROM_PERIPHID3_PERIPHID_MASK)</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment">/* COMPID Bit Fields */</span></div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_SHIFT                  0</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID_WIDTH                  32</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define ROM_COMPID_COMPID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;ROM_COMPID_COMPID_SHIFT))&amp;ROM_COMPID_COMPID_MASK)</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160; <span class="comment">/* end of group ROM_Register_Masks */</span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;</div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="comment">/* ROM - Peripheral instance base addresses */</span></div><div class="line"><a name="l04515"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga8a652cff0033969443cc2f6f5389fbd9"> 4515</a></span>&#160;<span class="preprocessor">#define ROM_BASE                                 (0xF0002000u)</span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;</div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga408c4c066164afa1b6aa3f804c3d3528"> 4517</a></span>&#160;<span class="preprocessor">#define ROM                                      ((ROM_Type *)ROM_BASE)</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define ROM_BASE_PTR                             (ROM)</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;</div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga0eb4d11bf6d7e33f197e6e423e41409f"> 4520</a></span>&#160;<span class="preprocessor">#define ROM_BASE_ADDRS                           { ROM_BASE }</span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"><a class="line" href="group___r_o_m___peripheral___access___layer.html#ga41e000a3e59f16dd8f395cebcb883e82"> 4522</a></span>&#160;<span class="preprocessor">#define ROM_BASE_PTRS                            { ROM }</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">   -- ROM - Register accessor macros</span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;</div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">/* ROM - Register instance definitions */</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">/* ROM */</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">#define ROM_ENTRY0                               ROM_ENTRY_REG(ROM,0)</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">#define ROM_ENTRY1                               ROM_ENTRY_REG(ROM,1)</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="preprocessor">#define ROM_ENTRY2                               ROM_ENTRY_REG(ROM,2)</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define ROM_TABLEMARK                            ROM_TABLEMARK_REG(ROM)</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define ROM_SYSACCESS                            ROM_SYSACCESS_REG(ROM)</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="preprocessor">#define ROM_PERIPHID4                            ROM_PERIPHID4_REG(ROM)</span></div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define ROM_PERIPHID5                            ROM_PERIPHID5_REG(ROM)</span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#define ROM_PERIPHID6                            ROM_PERIPHID6_REG(ROM)</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="preprocessor">#define ROM_PERIPHID7                            ROM_PERIPHID7_REG(ROM)</span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor">#define ROM_PERIPHID0                            ROM_PERIPHID0_REG(ROM)</span></div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define ROM_PERIPHID1                            ROM_PERIPHID1_REG(ROM)</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor">#define ROM_PERIPHID2                            ROM_PERIPHID2_REG(ROM)</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define ROM_PERIPHID3                            ROM_PERIPHID3_REG(ROM)</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define ROM_COMPID0                              ROM_COMPID_REG(ROM,0)</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="preprocessor">#define ROM_COMPID1                              ROM_COMPID_REG(ROM,1)</span></div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor">#define ROM_COMPID2                              ROM_COMPID_REG(ROM,2)</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define ROM_COMPID3                              ROM_COMPID_REG(ROM,3)</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;</div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">/* ROM - Register array accessors */</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor">#define ROM_ENTRY(index)                         ROM_ENTRY_REG(ROM,index)</span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define ROM_COMPID(index)                        ROM_COMPID_REG(ROM,index)</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160; <span class="comment">/* end of group ROM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160; <span class="comment">/* end of group ROM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;</div><div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;</div><div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;<span class="comment">   -- RTC Peripheral Access Layer</span></div><div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;</div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html"> 4578</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6"> 4579</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">TSR</a>;                               </div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806"> 4580</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">TPR</a>;                               </div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26"> 4581</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">TAR</a>;                               </div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17"> 4582</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">TCR</a>;                               </div><div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e"> 4583</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">CR</a>;                                </div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6"> 4584</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">SR</a>;                                </div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05"> 4585</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">LR</a>;                                </div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8"> 4586</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">IER</a>;                               </div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;} <a class="code" href="struct_r_t_c___type.html">RTC_Type</a>, *<a class="code" href="struct_r_t_c___type.html">RTC_MemMapPtr</a>;</div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;</div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/* RTC - Register accessors */</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define RTC_TSR_REG(base)                        ((base)-&gt;TSR)</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="preprocessor">#define RTC_TPR_REG(base)                        ((base)-&gt;TPR)</span></div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define RTC_TAR_REG(base)                        ((base)-&gt;TAR)</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;<span class="preprocessor">#define RTC_TCR_REG(base)                        ((base)-&gt;TCR)</span></div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define RTC_CR_REG(base)                         ((base)-&gt;CR)</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define RTC_SR_REG(base)                         ((base)-&gt;SR)</span></div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define RTC_LR_REG(base)                         ((base)-&gt;LR)</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="preprocessor">#define RTC_IER_REG(base)                        ((base)-&gt;IER)</span></div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;</div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;</div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="comment">   -- RTC Register Masks</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="comment">/* TSR Bit Fields */</span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_SHIFT                        0</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR_WIDTH                        32</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;<span class="preprocessor">#define RTC_TSR_TSR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TSR_TSR_SHIFT))&amp;RTC_TSR_TSR_MASK)</span></div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="comment">/* TPR Bit Fields */</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_MASK                         0xFFFFu</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_SHIFT                        0</span></div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR_WIDTH                        16</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">#define RTC_TPR_TPR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TPR_TPR_SHIFT))&amp;RTC_TPR_TPR_MASK)</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="comment">/* TAR Bit Fields */</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_MASK                         0xFFFFFFFFu</span></div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_SHIFT                        0</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR_WIDTH                        32</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">#define RTC_TAR_TAR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TAR_TAR_SHIFT))&amp;RTC_TAR_TAR_MASK)</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="comment">/* TCR Bit Fields */</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_MASK                         0xFFu</span></div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_SHIFT                        0</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR_WIDTH                        8</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">#define RTC_TCR_TCR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCR_SHIFT))&amp;RTC_TCR_TCR_MASK)</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_MASK                         0xFF00u</span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_SHIFT                        8</span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR_WIDTH                        8</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define RTC_TCR_CIR(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIR_SHIFT))&amp;RTC_TCR_CIR_MASK)</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_MASK                         0xFF0000u</span></div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_SHIFT                        16</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV_WIDTH                        8</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define RTC_TCR_TCV(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_TCV_SHIFT))&amp;RTC_TCR_TCV_MASK)</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_MASK                         0xFF000000u</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_SHIFT                        24</span></div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC_WIDTH                        8</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="preprocessor">#define RTC_TCR_CIC(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_TCR_CIC_SHIFT))&amp;RTC_TCR_CIC_MASK)</span></div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="comment">/* CR Bit Fields */</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_MASK                          0x1u</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_SHIFT                         0</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">#define RTC_CR_SWR_WIDTH                         1</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="preprocessor">#define RTC_CR_SWR(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SWR_SHIFT))&amp;RTC_CR_SWR_MASK)</span></div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_MASK                          0x2u</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_SHIFT                         1</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">#define RTC_CR_WPE_WIDTH                         1</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#define RTC_CR_WPE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_WPE_SHIFT))&amp;RTC_CR_WPE_MASK)</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_MASK                          0x4u</span></div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_SHIFT                         2</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">#define RTC_CR_SUP_WIDTH                         1</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">#define RTC_CR_SUP(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SUP_SHIFT))&amp;RTC_CR_SUP_MASK)</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">#define RTC_CR_UM_MASK                           0x8u</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160;<span class="preprocessor">#define RTC_CR_UM_SHIFT                          3</span></div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define RTC_CR_UM_WIDTH                          1</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">#define RTC_CR_UM(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_UM_SHIFT))&amp;RTC_CR_UM_MASK)</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_MASK                         0x100u</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_SHIFT                        8</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE_WIDTH                        1</span></div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor">#define RTC_CR_OSCE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_OSCE_SHIFT))&amp;RTC_CR_OSCE_MASK)</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_MASK                         0x200u</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_SHIFT                        9</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO_WIDTH                        1</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor">#define RTC_CR_CLKO(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_CLKO_SHIFT))&amp;RTC_CR_CLKO_MASK)</span></div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_MASK                        0x400u</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_SHIFT                       10</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P_WIDTH                       1</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define RTC_CR_SC16P(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC16P_SHIFT))&amp;RTC_CR_SC16P_MASK)</span></div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_MASK                         0x800u</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_SHIFT                        11</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P_WIDTH                        1</span></div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define RTC_CR_SC8P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC8P_SHIFT))&amp;RTC_CR_SC8P_MASK)</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_MASK                         0x1000u</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_SHIFT                        12</span></div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P_WIDTH                        1</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">#define RTC_CR_SC4P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC4P_SHIFT))&amp;RTC_CR_SC4P_MASK)</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_MASK                         0x2000u</span></div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_SHIFT                        13</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P_WIDTH                        1</span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define RTC_CR_SC2P(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_CR_SC2P_SHIFT))&amp;RTC_CR_SC2P_MASK)</span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="comment">/* SR Bit Fields */</span></div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_MASK                          0x1u</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_SHIFT                         0</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;<span class="preprocessor">#define RTC_SR_TIF_WIDTH                         1</span></div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define RTC_SR_TIF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TIF_SHIFT))&amp;RTC_SR_TIF_MASK)</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_MASK                          0x2u</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_SHIFT                         1</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define RTC_SR_TOF_WIDTH                         1</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#define RTC_SR_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TOF_SHIFT))&amp;RTC_SR_TOF_MASK)</span></div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_MASK                          0x4u</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_SHIFT                         2</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="preprocessor">#define RTC_SR_TAF_WIDTH                         1</span></div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define RTC_SR_TAF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TAF_SHIFT))&amp;RTC_SR_TAF_MASK)</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_MASK                          0x10u</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_SHIFT                         4</span></div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define RTC_SR_TCE_WIDTH                         1</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define RTC_SR_TCE(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_SR_TCE_SHIFT))&amp;RTC_SR_TCE_MASK)</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="comment">/* LR Bit Fields */</span></div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_MASK                          0x8u</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_SHIFT                         3</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#define RTC_LR_TCL_WIDTH                         1</span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor">#define RTC_LR_TCL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_TCL_SHIFT))&amp;RTC_LR_TCL_MASK)</span></div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_MASK                          0x10u</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_SHIFT                         4</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">#define RTC_LR_CRL_WIDTH                         1</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">#define RTC_LR_CRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_CRL_SHIFT))&amp;RTC_LR_CRL_MASK)</span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_MASK                          0x20u</span></div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_SHIFT                         5</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">#define RTC_LR_SRL_WIDTH                         1</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;<span class="preprocessor">#define RTC_LR_SRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_SRL_SHIFT))&amp;RTC_LR_SRL_MASK)</span></div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_MASK                          0x40u</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_SHIFT                         6</span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="preprocessor">#define RTC_LR_LRL_WIDTH                         1</span></div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#define RTC_LR_LRL(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_LR_LRL_SHIFT))&amp;RTC_LR_LRL_MASK)</span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/* IER Bit Fields */</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_MASK                        0x1u</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_SHIFT                       0</span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE_WIDTH                       1</span></div><div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#define RTC_IER_TIIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TIIE_SHIFT))&amp;RTC_IER_TIIE_MASK)</span></div><div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_MASK                        0x2u</span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_SHIFT                       1</span></div><div class="line"><a name="l04737"></a><span class="lineno"> 4737</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE_WIDTH                       1</span></div><div class="line"><a name="l04738"></a><span class="lineno"> 4738</span>&#160;<span class="preprocessor">#define RTC_IER_TOIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TOIE_SHIFT))&amp;RTC_IER_TOIE_MASK)</span></div><div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_MASK                        0x4u</span></div><div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_SHIFT                       2</span></div><div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE_WIDTH                       1</span></div><div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;<span class="preprocessor">#define RTC_IER_TAIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TAIE_SHIFT))&amp;RTC_IER_TAIE_MASK)</span></div><div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_MASK                        0x10u</span></div><div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_SHIFT                       4</span></div><div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE_WIDTH                       1</span></div><div class="line"><a name="l04746"></a><span class="lineno"> 4746</span>&#160;<span class="preprocessor">#define RTC_IER_TSIE(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_TSIE_SHIFT))&amp;RTC_IER_TSIE_MASK)</span></div><div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_MASK                        0x80u</span></div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_SHIFT                       7</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;<span class="preprocessor">#define RTC_IER_WPON_WIDTH                       1</span></div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define RTC_IER_WPON(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;RTC_IER_WPON_SHIFT))&amp;RTC_IER_WPON_MASK)</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160; <span class="comment">/* end of group RTC_Register_Masks */</span></div><div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;</div><div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;</div><div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160;<span class="comment">/* RTC - Peripheral instance base addresses */</span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga4265e665d56225412e57a61d87417022"> 4759</a></span>&#160;<span class="preprocessor">#define RTC_BASE                                 (0x4003D000u)</span></div><div class="line"><a name="l04760"></a><span class="lineno"> 4760</span>&#160;</div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga5359a088f5d8b20ce74d920e46059304"> 4761</a></span>&#160;<span class="preprocessor">#define RTC                                      ((RTC_Type *)RTC_BASE)</span></div><div class="line"><a name="l04762"></a><span class="lineno"> 4762</span>&#160;<span class="preprocessor">#define RTC_BASE_PTR                             (RTC)</span></div><div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;</div><div class="line"><a name="l04764"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga417e8fb70b5f6eef161b10f664daa363"> 4764</a></span>&#160;<span class="preprocessor">#define RTC_BASE_ADDRS                           { RTC_BASE }</span></div><div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;</div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___r_t_c___peripheral___access___layer.html#ga426dff8af34f3304d58b5bed5a54e583"> 4766</a></span>&#160;<span class="preprocessor">#define RTC_BASE_PTRS                            { RTC }</span></div><div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160;</div><div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="comment">   -- RTC - Register accessor macros</span></div><div class="line"><a name="l04770"></a><span class="lineno"> 4770</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04771"></a><span class="lineno"> 4771</span>&#160;</div><div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">/* RTC - Register instance definitions */</span></div><div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="comment">/* RTC */</span></div><div class="line"><a name="l04780"></a><span class="lineno"> 4780</span>&#160;<span class="preprocessor">#define RTC_TSR                                  RTC_TSR_REG(RTC)</span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor">#define RTC_TPR                                  RTC_TPR_REG(RTC)</span></div><div class="line"><a name="l04782"></a><span class="lineno"> 4782</span>&#160;<span class="preprocessor">#define RTC_TAR                                  RTC_TAR_REG(RTC)</span></div><div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="preprocessor">#define RTC_TCR                                  RTC_TCR_REG(RTC)</span></div><div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define RTC_CR                                   RTC_CR_REG(RTC)</span></div><div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<span class="preprocessor">#define RTC_SR                                   RTC_SR_REG(RTC)</span></div><div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;<span class="preprocessor">#define RTC_LR                                   RTC_LR_REG(RTC)</span></div><div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;<span class="preprocessor">#define RTC_IER                                  RTC_IER_REG(RTC)</span></div><div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160; <span class="comment">/* end of group RTC_Register_Accessor_Macros */</span></div><div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160;</div><div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160; <span class="comment">/* end of group RTC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;</div><div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;</div><div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04800"></a><span class="lineno"> 4800</span>&#160;<span class="comment">   -- SIM Peripheral Access Layer</span></div><div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;</div><div class="line"><a name="l04809"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html"> 4809</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb"> 4810</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SOPT1</a>;                             </div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a915633a7eaffec105800e78bc3d4ead0"> 4811</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a915633a7eaffec105800e78bc3d4ead0">SOPT1CFG</a>;                          </div><div class="line"><a name="l04812"></a><span class="lineno"> 4812</span>&#160;       uint8_t RESERVED_0[4092];</div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8"> 4813</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SOPT2</a>;                             </div><div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;       uint8_t RESERVED_1[4];</div><div class="line"><a name="l04815"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d"> 4815</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SOPT4</a>;                             </div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63"> 4816</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SOPT5</a>;                             </div><div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;       uint8_t RESERVED_2[4];</div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e"> 4818</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SOPT7</a>;                             </div><div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;       uint8_t RESERVED_3[8];</div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce"> 4820</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SDID</a>;                              </div><div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160;       uint8_t RESERVED_4[12];</div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c"> 4822</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SCGC4</a>;                             </div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2"> 4823</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SCGC5</a>;                             </div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0"> 4824</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SCGC6</a>;                             </div><div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2"> 4825</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SCGC7</a>;                             </div><div class="line"><a name="l04826"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d"> 4826</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">CLKDIV1</a>;                           </div><div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;       uint8_t RESERVED_5[4];</div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d"> 4828</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">FCFG1</a>;                             </div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e"> 4829</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">FCFG2</a>;                             </div><div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;       uint8_t RESERVED_6[4];</div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124"> 4831</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">UIDMH</a>;                             </div><div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca"> 4832</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">UIDML</a>;                             </div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529"> 4833</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">UIDL</a>;                              </div><div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;       uint8_t RESERVED_7[156];</div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef"> 4835</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">COPC</a>;                              </div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72"> 4836</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72">SRVCOP</a>;                            </div><div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;} <a class="code" href="struct_s_i_m___type.html">SIM_Type</a>, *<a class="code" href="struct_s_i_m___type.html">SIM_MemMapPtr</a>;</div><div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;</div><div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;</div><div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;<span class="comment">/* SIM - Register accessors */</span></div><div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;<span class="preprocessor">#define SIM_SOPT1_REG(base)                      ((base)-&gt;SOPT1)</span></div><div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG_REG(base)                   ((base)-&gt;SOPT1CFG)</span></div><div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160;<span class="preprocessor">#define SIM_SOPT2_REG(base)                      ((base)-&gt;SOPT2)</span></div><div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="preprocessor">#define SIM_SOPT4_REG(base)                      ((base)-&gt;SOPT4)</span></div><div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define SIM_SOPT5_REG(base)                      ((base)-&gt;SOPT5)</span></div><div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define SIM_SOPT7_REG(base)                      ((base)-&gt;SOPT7)</span></div><div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define SIM_SDID_REG(base)                       ((base)-&gt;SDID)</span></div><div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define SIM_SCGC4_REG(base)                      ((base)-&gt;SCGC4)</span></div><div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define SIM_SCGC5_REG(base)                      ((base)-&gt;SCGC5)</span></div><div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define SIM_SCGC6_REG(base)                      ((base)-&gt;SCGC6)</span></div><div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define SIM_SCGC7_REG(base)                      ((base)-&gt;SCGC7)</span></div><div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_REG(base)                    ((base)-&gt;CLKDIV1)</span></div><div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define SIM_FCFG1_REG(base)                      ((base)-&gt;FCFG1)</span></div><div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;<span class="preprocessor">#define SIM_FCFG2_REG(base)                      ((base)-&gt;FCFG2)</span></div><div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;<span class="preprocessor">#define SIM_UIDMH_REG(base)                      ((base)-&gt;UIDMH)</span></div><div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160;<span class="preprocessor">#define SIM_UIDML_REG(base)                      ((base)-&gt;UIDML)</span></div><div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="preprocessor">#define SIM_UIDL_REG(base)                       ((base)-&gt;UIDL)</span></div><div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define SIM_COPC_REG(base)                       ((base)-&gt;COPC)</span></div><div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_REG(base)                     ((base)-&gt;SRVCOP)</span></div><div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160;</div><div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;</div><div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;<span class="comment">   -- SIM Register Masks</span></div><div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;</div><div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="comment">/* SOPT1 Bit Fields */</span></div><div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_MASK                 0xC0000u</span></div><div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_SHIFT                18</span></div><div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL_WIDTH                2</span></div><div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;<span class="preprocessor">#define SIM_SOPT1_OSC32KSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT1_OSC32KSEL_SHIFT))&amp;SIM_SOPT1_OSC32KSEL_MASK)</span></div><div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;<span class="comment">/* SOPT2 Bit Fields */</span></div><div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_MASK              0x10u</span></div><div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_SHIFT             4</span></div><div class="line"><a name="l04892"></a><span class="lineno"> 4892</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL_WIDTH             1</span></div><div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="preprocessor">#define SIM_SOPT2_RTCCLKOUTSEL(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_RTCCLKOUTSEL_SHIFT))&amp;SIM_SOPT2_RTCCLKOUTSEL_MASK)</span></div><div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_MASK                 0xE0u</span></div><div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_SHIFT                5</span></div><div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL_WIDTH                3</span></div><div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define SIM_SOPT2_CLKOUTSEL(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_CLKOUTSEL_SHIFT))&amp;SIM_SOPT2_CLKOUTSEL_MASK)</span></div><div class="line"><a name="l04898"></a><span class="lineno"> 4898</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_MASK                    0x3000000u</span></div><div class="line"><a name="l04899"></a><span class="lineno"> 4899</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_SHIFT                   24</span></div><div class="line"><a name="l04900"></a><span class="lineno"> 4900</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC_WIDTH                   2</span></div><div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="preprocessor">#define SIM_SOPT2_TPMSRC(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_TPMSRC_SHIFT))&amp;SIM_SOPT2_TPMSRC_MASK)</span></div><div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_MASK                  0xC000000u</span></div><div class="line"><a name="l04903"></a><span class="lineno"> 4903</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_SHIFT                 26</span></div><div class="line"><a name="l04904"></a><span class="lineno"> 4904</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC_WIDTH                 2</span></div><div class="line"><a name="l04905"></a><span class="lineno"> 4905</span>&#160;<span class="preprocessor">#define SIM_SOPT2_UART0SRC(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT2_UART0SRC_SHIFT))&amp;SIM_SOPT2_UART0SRC_MASK)</span></div><div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">/* SOPT4 Bit Fields */</span></div><div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_MASK                0x40000u</span></div><div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_SHIFT               18</span></div><div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC_WIDTH               1</span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CH0SRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM1CH0SRC_SHIFT))&amp;SIM_SOPT4_TPM1CH0SRC_MASK)</span></div><div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_MASK                0x1000000u</span></div><div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_SHIFT               24</span></div><div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL_WIDTH               1</span></div><div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM0CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM0CLKSEL_SHIFT))&amp;SIM_SOPT4_TPM0CLKSEL_MASK)</span></div><div class="line"><a name="l04915"></a><span class="lineno"> 4915</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_MASK                0x2000000u</span></div><div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_SHIFT               25</span></div><div class="line"><a name="l04917"></a><span class="lineno"> 4917</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL_WIDTH               1</span></div><div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor">#define SIM_SOPT4_TPM1CLKSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT4_TPM1CLKSEL_SHIFT))&amp;SIM_SOPT4_TPM1CLKSEL_MASK)</span></div><div class="line"><a name="l04919"></a><span class="lineno"> 4919</span>&#160;<span class="comment">/* SOPT5 Bit Fields */</span></div><div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_MASK                0x1u</span></div><div class="line"><a name="l04921"></a><span class="lineno"> 4921</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_SHIFT               0</span></div><div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC_WIDTH               1</span></div><div class="line"><a name="l04923"></a><span class="lineno"> 4923</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0TXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0TXSRC_SHIFT))&amp;SIM_SOPT5_UART0TXSRC_MASK)</span></div><div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_MASK                0x4u</span></div><div class="line"><a name="l04925"></a><span class="lineno"> 4925</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_SHIFT               2</span></div><div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC_WIDTH               1</span></div><div class="line"><a name="l04927"></a><span class="lineno"> 4927</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0RXSRC(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0RXSRC_SHIFT))&amp;SIM_SOPT5_UART0RXSRC_MASK)</span></div><div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_MASK                  0x10000u</span></div><div class="line"><a name="l04929"></a><span class="lineno"> 4929</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_SHIFT                 16</span></div><div class="line"><a name="l04930"></a><span class="lineno"> 4930</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE_WIDTH                 1</span></div><div class="line"><a name="l04931"></a><span class="lineno"> 4931</span>&#160;<span class="preprocessor">#define SIM_SOPT5_UART0ODE(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT5_UART0ODE_SHIFT))&amp;SIM_SOPT5_UART0ODE_MASK)</span></div><div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="comment">/* SOPT7 Bit Fields */</span></div><div class="line"><a name="l04933"></a><span class="lineno"> 4933</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_MASK                0xFu</span></div><div class="line"><a name="l04934"></a><span class="lineno"> 4934</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_SHIFT               0</span></div><div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL_WIDTH               4</span></div><div class="line"><a name="l04936"></a><span class="lineno"> 4936</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0TRGSEL(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0TRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0TRGSEL_MASK)</span></div><div class="line"><a name="l04937"></a><span class="lineno"> 4937</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_MASK             0x10u</span></div><div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_SHIFT            4</span></div><div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL_WIDTH            1</span></div><div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0PRETRGSEL(x)               (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0PRETRGSEL_SHIFT))&amp;SIM_SOPT7_ADC0PRETRGSEL_MASK)</span></div><div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_MASK              0x80u</span></div><div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_SHIFT             7</span></div><div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN_WIDTH             1</span></div><div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define SIM_SOPT7_ADC0ALTTRGEN(x)                (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SOPT7_ADC0ALTTRGEN_SHIFT))&amp;SIM_SOPT7_ADC0ALTTRGEN_MASK)</span></div><div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="comment">/* SDID Bit Fields */</span></div><div class="line"><a name="l04946"></a><span class="lineno"> 4946</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_MASK                      0xFu</span></div><div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_SHIFT                     0</span></div><div class="line"><a name="l04948"></a><span class="lineno"> 4948</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID_WIDTH                     4</span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor">#define SIM_SDID_PINID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_PINID_SHIFT))&amp;SIM_SDID_PINID_MASK)</span></div><div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_MASK                      0xF80u</span></div><div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_SHIFT                     7</span></div><div class="line"><a name="l04952"></a><span class="lineno"> 4952</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID_WIDTH                     5</span></div><div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define SIM_SDID_DIEID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_DIEID_SHIFT))&amp;SIM_SDID_DIEID_MASK)</span></div><div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_MASK                      0xF000u</span></div><div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_SHIFT                     12</span></div><div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID_WIDTH                     4</span></div><div class="line"><a name="l04957"></a><span class="lineno"> 4957</span>&#160;<span class="preprocessor">#define SIM_SDID_REVID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_REVID_SHIFT))&amp;SIM_SDID_REVID_MASK)</span></div><div class="line"><a name="l04958"></a><span class="lineno"> 4958</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_MASK                   0xF0000u</span></div><div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_SHIFT                  16</span></div><div class="line"><a name="l04960"></a><span class="lineno"> 4960</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE_WIDTH                  4</span></div><div class="line"><a name="l04961"></a><span class="lineno"> 4961</span>&#160;<span class="preprocessor">#define SIM_SDID_SRAMSIZE(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SRAMSIZE_SHIFT))&amp;SIM_SDID_SRAMSIZE_MASK)</span></div><div class="line"><a name="l04962"></a><span class="lineno"> 4962</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_MASK                   0xF00000u</span></div><div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_SHIFT                  20</span></div><div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID_WIDTH                  4</span></div><div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;<span class="preprocessor">#define SIM_SDID_SERIESID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SERIESID_SHIFT))&amp;SIM_SDID_SERIESID_MASK)</span></div><div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_MASK                   0xF000000u</span></div><div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_SHIFT                  24</span></div><div class="line"><a name="l04968"></a><span class="lineno"> 4968</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID_WIDTH                  4</span></div><div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;<span class="preprocessor">#define SIM_SDID_SUBFAMID(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_SUBFAMID_SHIFT))&amp;SIM_SDID_SUBFAMID_MASK)</span></div><div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_MASK                      0xF0000000u</span></div><div class="line"><a name="l04971"></a><span class="lineno"> 4971</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_SHIFT                     28</span></div><div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID_WIDTH                     4</span></div><div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#define SIM_SDID_FAMID(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SDID_FAMID_SHIFT))&amp;SIM_SDID_FAMID_MASK)</span></div><div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="comment">/* SCGC4 Bit Fields */</span></div><div class="line"><a name="l04975"></a><span class="lineno"> 4975</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_MASK                      0x40u</span></div><div class="line"><a name="l04976"></a><span class="lineno"> 4976</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_SHIFT                     6</span></div><div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0_WIDTH                     1</span></div><div class="line"><a name="l04978"></a><span class="lineno"> 4978</span>&#160;<span class="preprocessor">#define SIM_SCGC4_I2C0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_I2C0_SHIFT))&amp;SIM_SCGC4_I2C0_MASK)</span></div><div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_MASK                     0x400u</span></div><div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_SHIFT                    10</span></div><div class="line"><a name="l04981"></a><span class="lineno"> 4981</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0_WIDTH                    1</span></div><div class="line"><a name="l04982"></a><span class="lineno"> 4982</span>&#160;<span class="preprocessor">#define SIM_SCGC4_UART0(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_UART0_SHIFT))&amp;SIM_SCGC4_UART0_MASK)</span></div><div class="line"><a name="l04983"></a><span class="lineno"> 4983</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_MASK                       0x80000u</span></div><div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_SHIFT                      19</span></div><div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP_WIDTH                      1</span></div><div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;<span class="preprocessor">#define SIM_SCGC4_CMP(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_CMP_SHIFT))&amp;SIM_SCGC4_CMP_MASK)</span></div><div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_MASK                      0x400000u</span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_SHIFT                     22</span></div><div class="line"><a name="l04989"></a><span class="lineno"> 4989</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0_WIDTH                     1</span></div><div class="line"><a name="l04990"></a><span class="lineno"> 4990</span>&#160;<span class="preprocessor">#define SIM_SCGC4_SPI0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC4_SPI0_SHIFT))&amp;SIM_SCGC4_SPI0_MASK)</span></div><div class="line"><a name="l04991"></a><span class="lineno"> 4991</span>&#160;<span class="comment">/* SCGC5 Bit Fields */</span></div><div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_MASK                     0x1u</span></div><div class="line"><a name="l04993"></a><span class="lineno"> 4993</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_SHIFT                    0</span></div><div class="line"><a name="l04994"></a><span class="lineno"> 4994</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR_WIDTH                    1</span></div><div class="line"><a name="l04995"></a><span class="lineno"> 4995</span>&#160;<span class="preprocessor">#define SIM_SCGC5_LPTMR(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_LPTMR_SHIFT))&amp;SIM_SCGC5_LPTMR_MASK)</span></div><div class="line"><a name="l04996"></a><span class="lineno"> 4996</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_MASK                       0x20u</span></div><div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_SHIFT                      5</span></div><div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI_WIDTH                      1</span></div><div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;<span class="preprocessor">#define SIM_SCGC5_TSI(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_TSI_SHIFT))&amp;SIM_SCGC5_TSI_MASK)</span></div><div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_MASK                     0x200u</span></div><div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_SHIFT                    9</span></div><div class="line"><a name="l05002"></a><span class="lineno"> 5002</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA_WIDTH                    1</span></div><div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTA(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTA_SHIFT))&amp;SIM_SCGC5_PORTA_MASK)</span></div><div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_MASK                     0x400u</span></div><div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_SHIFT                    10</span></div><div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB_WIDTH                    1</span></div><div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor">#define SIM_SCGC5_PORTB(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC5_PORTB_SHIFT))&amp;SIM_SCGC5_PORTB_MASK)</span></div><div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="comment">/* SCGC6 Bit Fields */</span></div><div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_MASK                       0x1u</span></div><div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_SHIFT                      0</span></div><div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF_WIDTH                      1</span></div><div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;<span class="preprocessor">#define SIM_SCGC6_FTF(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_FTF_SHIFT))&amp;SIM_SCGC6_FTF_MASK)</span></div><div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_MASK                    0x2u</span></div><div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_SHIFT                   1</span></div><div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX_WIDTH                   1</span></div><div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DMAMUX(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DMAMUX_SHIFT))&amp;SIM_SCGC6_DMAMUX_MASK)</span></div><div class="line"><a name="l05017"></a><span class="lineno"> 5017</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_MASK                       0x800000u</span></div><div class="line"><a name="l05018"></a><span class="lineno"> 5018</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_SHIFT                      23</span></div><div class="line"><a name="l05019"></a><span class="lineno"> 5019</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT_WIDTH                      1</span></div><div class="line"><a name="l05020"></a><span class="lineno"> 5020</span>&#160;<span class="preprocessor">#define SIM_SCGC6_PIT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_PIT_SHIFT))&amp;SIM_SCGC6_PIT_MASK)</span></div><div class="line"><a name="l05021"></a><span class="lineno"> 5021</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_MASK                      0x1000000u</span></div><div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_SHIFT                     24</span></div><div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0_WIDTH                     1</span></div><div class="line"><a name="l05024"></a><span class="lineno"> 5024</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_TPM0_SHIFT))&amp;SIM_SCGC6_TPM0_MASK)</span></div><div class="line"><a name="l05025"></a><span class="lineno"> 5025</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_MASK                      0x2000000u</span></div><div class="line"><a name="l05026"></a><span class="lineno"> 5026</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_SHIFT                     25</span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1_WIDTH                     1</span></div><div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;<span class="preprocessor">#define SIM_SCGC6_TPM1(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_TPM1_SHIFT))&amp;SIM_SCGC6_TPM1_MASK)</span></div><div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_MASK                      0x8000000u</span></div><div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_SHIFT                     27</span></div><div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0_WIDTH                     1</span></div><div class="line"><a name="l05032"></a><span class="lineno"> 5032</span>&#160;<span class="preprocessor">#define SIM_SCGC6_ADC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_ADC0_SHIFT))&amp;SIM_SCGC6_ADC0_MASK)</span></div><div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_MASK                       0x20000000u</span></div><div class="line"><a name="l05034"></a><span class="lineno"> 5034</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_SHIFT                      29</span></div><div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC_WIDTH                      1</span></div><div class="line"><a name="l05036"></a><span class="lineno"> 5036</span>&#160;<span class="preprocessor">#define SIM_SCGC6_RTC(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_RTC_SHIFT))&amp;SIM_SCGC6_RTC_MASK)</span></div><div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_MASK                      0x80000000u</span></div><div class="line"><a name="l05038"></a><span class="lineno"> 5038</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_SHIFT                     31</span></div><div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0_WIDTH                     1</span></div><div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;<span class="preprocessor">#define SIM_SCGC6_DAC0(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC6_DAC0_SHIFT))&amp;SIM_SCGC6_DAC0_MASK)</span></div><div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="comment">/* SCGC7 Bit Fields */</span></div><div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_MASK                       0x100u</span></div><div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_SHIFT                      8</span></div><div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA_WIDTH                      1</span></div><div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;<span class="preprocessor">#define SIM_SCGC7_DMA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SCGC7_DMA_SHIFT))&amp;SIM_SCGC7_DMA_MASK)</span></div><div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="comment">/* CLKDIV1 Bit Fields */</span></div><div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_MASK                 0x70000u</span></div><div class="line"><a name="l05048"></a><span class="lineno"> 5048</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_SHIFT                16</span></div><div class="line"><a name="l05049"></a><span class="lineno"> 5049</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4_WIDTH                3</span></div><div class="line"><a name="l05050"></a><span class="lineno"> 5050</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV4(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV4_SHIFT))&amp;SIM_CLKDIV1_OUTDIV4_MASK)</span></div><div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_MASK                 0xF0000000u</span></div><div class="line"><a name="l05052"></a><span class="lineno"> 5052</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_SHIFT                28</span></div><div class="line"><a name="l05053"></a><span class="lineno"> 5053</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1_WIDTH                4</span></div><div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1_OUTDIV1(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_CLKDIV1_OUTDIV1_SHIFT))&amp;SIM_CLKDIV1_OUTDIV1_MASK)</span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="comment">/* FCFG1 Bit Fields */</span></div><div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_MASK                  0x1u</span></div><div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_SHIFT                 0</span></div><div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS_WIDTH                 1</span></div><div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDIS(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDIS_SHIFT))&amp;SIM_FCFG1_FLASHDIS_MASK)</span></div><div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_MASK                 0x2u</span></div><div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_SHIFT                1</span></div><div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE_WIDTH                1</span></div><div class="line"><a name="l05063"></a><span class="lineno"> 5063</span>&#160;<span class="preprocessor">#define SIM_FCFG1_FLASHDOZE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_FLASHDOZE_SHIFT))&amp;SIM_FCFG1_FLASHDOZE_MASK)</span></div><div class="line"><a name="l05064"></a><span class="lineno"> 5064</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_MASK                    0xF000000u</span></div><div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_SHIFT                   24</span></div><div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE_WIDTH                   4</span></div><div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor">#define SIM_FCFG1_PFSIZE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG1_PFSIZE_SHIFT))&amp;SIM_FCFG1_PFSIZE_MASK)</span></div><div class="line"><a name="l05068"></a><span class="lineno"> 5068</span>&#160;<span class="comment">/* FCFG2 Bit Fields */</span></div><div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_MASK                  0x7F000000u</span></div><div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_SHIFT                 24</span></div><div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0_WIDTH                 7</span></div><div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR0(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_FCFG2_MAXADDR0_SHIFT))&amp;SIM_FCFG2_MAXADDR0_MASK)</span></div><div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160;<span class="comment">/* UIDMH Bit Fields */</span></div><div class="line"><a name="l05074"></a><span class="lineno"> 5074</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_MASK                       0xFFFFu</span></div><div class="line"><a name="l05075"></a><span class="lineno"> 5075</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_SHIFT                      0</span></div><div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID_WIDTH                      16</span></div><div class="line"><a name="l05077"></a><span class="lineno"> 5077</span>&#160;<span class="preprocessor">#define SIM_UIDMH_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDMH_UID_SHIFT))&amp;SIM_UIDMH_UID_MASK)</span></div><div class="line"><a name="l05078"></a><span class="lineno"> 5078</span>&#160;<span class="comment">/* UIDML Bit Fields */</span></div><div class="line"><a name="l05079"></a><span class="lineno"> 5079</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_MASK                       0xFFFFFFFFu</span></div><div class="line"><a name="l05080"></a><span class="lineno"> 5080</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_SHIFT                      0</span></div><div class="line"><a name="l05081"></a><span class="lineno"> 5081</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID_WIDTH                      32</span></div><div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define SIM_UIDML_UID(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDML_UID_SHIFT))&amp;SIM_UIDML_UID_MASK)</span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="comment">/* UIDL Bit Fields */</span></div><div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_MASK                        0xFFFFFFFFu</span></div><div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_SHIFT                       0</span></div><div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID_WIDTH                       32</span></div><div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;<span class="preprocessor">#define SIM_UIDL_UID(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_UIDL_UID_SHIFT))&amp;SIM_UIDL_UID_MASK)</span></div><div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;<span class="comment">/* COPC Bit Fields */</span></div><div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_MASK                       0x1u</span></div><div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_SHIFT                      0</span></div><div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW_WIDTH                      1</span></div><div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#define SIM_COPC_COPW(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPW_SHIFT))&amp;SIM_COPC_COPW_MASK)</span></div><div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_MASK                    0x2u</span></div><div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_SHIFT                   1</span></div><div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS_WIDTH                   1</span></div><div class="line"><a name="l05096"></a><span class="lineno"> 5096</span>&#160;<span class="preprocessor">#define SIM_COPC_COPCLKS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPCLKS_SHIFT))&amp;SIM_COPC_COPCLKS_MASK)</span></div><div class="line"><a name="l05097"></a><span class="lineno"> 5097</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_MASK                       0xCu</span></div><div class="line"><a name="l05098"></a><span class="lineno"> 5098</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_SHIFT                      2</span></div><div class="line"><a name="l05099"></a><span class="lineno"> 5099</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT_WIDTH                      2</span></div><div class="line"><a name="l05100"></a><span class="lineno"> 5100</span>&#160;<span class="preprocessor">#define SIM_COPC_COPT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_COPC_COPT_SHIFT))&amp;SIM_COPC_COPT_MASK)</span></div><div class="line"><a name="l05101"></a><span class="lineno"> 5101</span>&#160;<span class="comment">/* SRVCOP Bit Fields */</span></div><div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_MASK                   0xFFu</span></div><div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_SHIFT                  0</span></div><div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP_WIDTH                  8</span></div><div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;<span class="preprocessor">#define SIM_SRVCOP_SRVCOP(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SIM_SRVCOP_SRVCOP_SHIFT))&amp;SIM_SRVCOP_SRVCOP_MASK)</span></div><div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160; <span class="comment">/* end of group SIM_Register_Masks */</span></div><div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;</div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;</div><div class="line"><a name="l05112"></a><span class="lineno"> 5112</span>&#160;<span class="comment">/* SIM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gace1d6947a3e5c9530f00f8c22adcd700"> 5114</a></span>&#160;<span class="preprocessor">#define SIM_BASE                                 (0x40047000u)</span></div><div class="line"><a name="l05115"></a><span class="lineno"> 5115</span>&#160;</div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga3dd2f4c4bfb41778902b4b5350143d9e"> 5116</a></span>&#160;<span class="preprocessor">#define SIM                                      ((SIM_Type *)SIM_BASE)</span></div><div class="line"><a name="l05117"></a><span class="lineno"> 5117</span>&#160;<span class="preprocessor">#define SIM_BASE_PTR                             (SIM)</span></div><div class="line"><a name="l05118"></a><span class="lineno"> 5118</span>&#160;</div><div class="line"><a name="l05119"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#gad0dfdd9f125421e6e0387da3fce02a5d"> 5119</a></span>&#160;<span class="preprocessor">#define SIM_BASE_ADDRS                           { SIM_BASE }</span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;</div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___s_i_m___peripheral___access___layer.html#ga2fd213a3b9fc7d761ab0cdeb74c34f91"> 5121</a></span>&#160;<span class="preprocessor">#define SIM_BASE_PTRS                            { SIM }</span></div><div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;</div><div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;<span class="comment">   -- SIM - Register accessor macros</span></div><div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05126"></a><span class="lineno"> 5126</span>&#160;</div><div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="comment">/* SIM - Register instance definitions */</span></div><div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="comment">/* SIM */</span></div><div class="line"><a name="l05135"></a><span class="lineno"> 5135</span>&#160;<span class="preprocessor">#define SIM_SOPT1                                SIM_SOPT1_REG(SIM)</span></div><div class="line"><a name="l05136"></a><span class="lineno"> 5136</span>&#160;<span class="preprocessor">#define SIM_SOPT1CFG                             SIM_SOPT1CFG_REG(SIM)</span></div><div class="line"><a name="l05137"></a><span class="lineno"> 5137</span>&#160;<span class="preprocessor">#define SIM_SOPT2                                SIM_SOPT2_REG(SIM)</span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor">#define SIM_SOPT4                                SIM_SOPT4_REG(SIM)</span></div><div class="line"><a name="l05139"></a><span class="lineno"> 5139</span>&#160;<span class="preprocessor">#define SIM_SOPT5                                SIM_SOPT5_REG(SIM)</span></div><div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor">#define SIM_SOPT7                                SIM_SOPT7_REG(SIM)</span></div><div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;<span class="preprocessor">#define SIM_SDID                                 SIM_SDID_REG(SIM)</span></div><div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;<span class="preprocessor">#define SIM_SCGC4                                SIM_SCGC4_REG(SIM)</span></div><div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;<span class="preprocessor">#define SIM_SCGC5                                SIM_SCGC5_REG(SIM)</span></div><div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;<span class="preprocessor">#define SIM_SCGC6                                SIM_SCGC6_REG(SIM)</span></div><div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define SIM_SCGC7                                SIM_SCGC7_REG(SIM)</span></div><div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor">#define SIM_CLKDIV1                              SIM_CLKDIV1_REG(SIM)</span></div><div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#define SIM_FCFG1                                SIM_FCFG1_REG(SIM)</span></div><div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160;<span class="preprocessor">#define SIM_FCFG2                                SIM_FCFG2_REG(SIM)</span></div><div class="line"><a name="l05149"></a><span class="lineno"> 5149</span>&#160;<span class="preprocessor">#define SIM_UIDMH                                SIM_UIDMH_REG(SIM)</span></div><div class="line"><a name="l05150"></a><span class="lineno"> 5150</span>&#160;<span class="preprocessor">#define SIM_UIDML                                SIM_UIDML_REG(SIM)</span></div><div class="line"><a name="l05151"></a><span class="lineno"> 5151</span>&#160;<span class="preprocessor">#define SIM_UIDL                                 SIM_UIDL_REG(SIM)</span></div><div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor">#define SIM_COPC                                 SIM_COPC_REG(SIM)</span></div><div class="line"><a name="l05153"></a><span class="lineno"> 5153</span>&#160;<span class="preprocessor">#define SIM_SRVCOP                               SIM_SRVCOP_REG(SIM)</span></div><div class="line"><a name="l05154"></a><span class="lineno"> 5154</span>&#160; <span class="comment">/* end of group SIM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;</div><div class="line"><a name="l05159"></a><span class="lineno"> 5159</span>&#160; <span class="comment">/* end of group SIM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05163"></a><span class="lineno"> 5163</span>&#160;</div><div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;</div><div class="line"><a name="l05165"></a><span class="lineno"> 5165</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05166"></a><span class="lineno"> 5166</span>&#160;<span class="comment">   -- SMC Peripheral Access Layer</span></div><div class="line"><a name="l05167"></a><span class="lineno"> 5167</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05168"></a><span class="lineno"> 5168</span>&#160;</div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html"> 5175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749"> 5176</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">PMPROT</a>;                             </div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97"> 5177</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">PMCTRL</a>;                             </div><div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc"> 5178</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">STOPCTRL</a>;                           </div><div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027"> 5179</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint8_t <a class="code" href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">PMSTAT</a>;                             </div><div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;} <a class="code" href="struct_s_m_c___type.html">SMC_Type</a>, *<a class="code" href="struct_s_m_c___type.html">SMC_MemMapPtr</a>;</div><div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;</div><div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;</div><div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<span class="comment">/* SMC - Register accessors */</span></div><div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;<span class="preprocessor">#define SMC_PMPROT_REG(base)                     ((base)-&gt;PMPROT)</span></div><div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_REG(base)                     ((base)-&gt;PMCTRL)</span></div><div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_REG(base)                   ((base)-&gt;STOPCTRL)</span></div><div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_REG(base)                     ((base)-&gt;PMSTAT)</span></div><div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05201"></a><span class="lineno"> 5201</span>&#160;</div><div class="line"><a name="l05202"></a><span class="lineno"> 5202</span>&#160;</div><div class="line"><a name="l05203"></a><span class="lineno"> 5203</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05204"></a><span class="lineno"> 5204</span>&#160;<span class="comment">   -- SMC Register Masks</span></div><div class="line"><a name="l05205"></a><span class="lineno"> 5205</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;</div><div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="comment">/* PMPROT Bit Fields */</span></div><div class="line"><a name="l05213"></a><span class="lineno"> 5213</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_MASK                    0x2u</span></div><div class="line"><a name="l05214"></a><span class="lineno"> 5214</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_SHIFT                   1</span></div><div class="line"><a name="l05215"></a><span class="lineno"> 5215</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS_WIDTH                   1</span></div><div class="line"><a name="l05216"></a><span class="lineno"> 5216</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLLS(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLLS_SHIFT))&amp;SMC_PMPROT_AVLLS_MASK)</span></div><div class="line"><a name="l05217"></a><span class="lineno"> 5217</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_MASK                     0x8u</span></div><div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_SHIFT                    3</span></div><div class="line"><a name="l05219"></a><span class="lineno"> 5219</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS_WIDTH                    1</span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor">#define SMC_PMPROT_ALLS(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_ALLS_SHIFT))&amp;SMC_PMPROT_ALLS_MASK)</span></div><div class="line"><a name="l05221"></a><span class="lineno"> 5221</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_MASK                     0x20u</span></div><div class="line"><a name="l05222"></a><span class="lineno"> 5222</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_SHIFT                    5</span></div><div class="line"><a name="l05223"></a><span class="lineno"> 5223</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP_WIDTH                    1</span></div><div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor">#define SMC_PMPROT_AVLP(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMPROT_AVLP_SHIFT))&amp;SMC_PMPROT_AVLP_MASK)</span></div><div class="line"><a name="l05225"></a><span class="lineno"> 5225</span>&#160;<span class="comment">/* PMCTRL Bit Fields */</span></div><div class="line"><a name="l05226"></a><span class="lineno"> 5226</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_MASK                    0x7u</span></div><div class="line"><a name="l05227"></a><span class="lineno"> 5227</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_SHIFT                   0</span></div><div class="line"><a name="l05228"></a><span class="lineno"> 5228</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM_WIDTH                   3</span></div><div class="line"><a name="l05229"></a><span class="lineno"> 5229</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPM(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPM_SHIFT))&amp;SMC_PMCTRL_STOPM_MASK)</span></div><div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_MASK                    0x8u</span></div><div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_SHIFT                   3</span></div><div class="line"><a name="l05232"></a><span class="lineno"> 5232</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA_WIDTH                   1</span></div><div class="line"><a name="l05233"></a><span class="lineno"> 5233</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_STOPA(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_STOPA_SHIFT))&amp;SMC_PMCTRL_STOPA_MASK)</span></div><div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_MASK                     0x60u</span></div><div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_SHIFT                    5</span></div><div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM_WIDTH                    2</span></div><div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;<span class="preprocessor">#define SMC_PMCTRL_RUNM(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMCTRL_RUNM_SHIFT))&amp;SMC_PMCTRL_RUNM_MASK)</span></div><div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="comment">/* STOPCTRL Bit Fields */</span></div><div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_MASK                  0x7u</span></div><div class="line"><a name="l05240"></a><span class="lineno"> 5240</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_SHIFT                 0</span></div><div class="line"><a name="l05241"></a><span class="lineno"> 5241</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM_WIDTH                 3</span></div><div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_VLLSM(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_VLLSM_SHIFT))&amp;SMC_STOPCTRL_VLLSM_MASK)</span></div><div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_MASK                  0x20u</span></div><div class="line"><a name="l05244"></a><span class="lineno"> 5244</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_SHIFT                 5</span></div><div class="line"><a name="l05245"></a><span class="lineno"> 5245</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO_WIDTH                 1</span></div><div class="line"><a name="l05246"></a><span class="lineno"> 5246</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PORPO(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PORPO_SHIFT))&amp;SMC_STOPCTRL_PORPO_MASK)</span></div><div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_MASK                 0xC0u</span></div><div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_SHIFT                6</span></div><div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO_WIDTH                2</span></div><div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL_PSTOPO(x)                   (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_STOPCTRL_PSTOPO_SHIFT))&amp;SMC_STOPCTRL_PSTOPO_MASK)</span></div><div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="comment">/* PMSTAT Bit Fields */</span></div><div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_MASK                   0x7Fu</span></div><div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_SHIFT                  0</span></div><div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT_WIDTH                  7</span></div><div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define SMC_PMSTAT_PMSTAT(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;SMC_PMSTAT_PMSTAT_SHIFT))&amp;SMC_PMSTAT_PMSTAT_MASK)</span></div><div class="line"><a name="l05256"></a><span class="lineno"> 5256</span>&#160; <span class="comment">/* end of group SMC_Register_Masks */</span></div><div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;</div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;</div><div class="line"><a name="l05262"></a><span class="lineno"> 5262</span>&#160;<span class="comment">/* SMC - Peripheral instance base addresses */</span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga683c9b3b5d9d94fb1ac7c4c18f5aff44"> 5264</a></span>&#160;<span class="preprocessor">#define SMC_BASE                                 (0x4007E000u)</span></div><div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;</div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga6667e81e5b32250febd3d46511d9309d"> 5266</a></span>&#160;<span class="preprocessor">#define SMC                                      ((SMC_Type *)SMC_BASE)</span></div><div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define SMC_BASE_PTR                             (SMC)</span></div><div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;</div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#ga1378b926401c2f7a44f4238a027ff8c2"> 5269</a></span>&#160;<span class="preprocessor">#define SMC_BASE_ADDRS                           { SMC_BASE }</span></div><div class="line"><a name="l05270"></a><span class="lineno"> 5270</span>&#160;</div><div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___s_m_c___peripheral___access___layer.html#gae583f3f0917ee513adcac36dd042a5f3"> 5271</a></span>&#160;<span class="preprocessor">#define SMC_BASE_PTRS                            { SMC }</span></div><div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;</div><div class="line"><a name="l05273"></a><span class="lineno"> 5273</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05274"></a><span class="lineno"> 5274</span>&#160;<span class="comment">   -- SMC - Register accessor macros</span></div><div class="line"><a name="l05275"></a><span class="lineno"> 5275</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05276"></a><span class="lineno"> 5276</span>&#160;</div><div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;<span class="comment">/* SMC - Register instance definitions */</span></div><div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/* SMC */</span></div><div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define SMC_PMPROT                               SMC_PMPROT_REG(SMC)</span></div><div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160;<span class="preprocessor">#define SMC_PMCTRL                               SMC_PMCTRL_REG(SMC)</span></div><div class="line"><a name="l05287"></a><span class="lineno"> 5287</span>&#160;<span class="preprocessor">#define SMC_STOPCTRL                             SMC_STOPCTRL_REG(SMC)</span></div><div class="line"><a name="l05288"></a><span class="lineno"> 5288</span>&#160;<span class="preprocessor">#define SMC_PMSTAT                               SMC_PMSTAT_REG(SMC)</span></div><div class="line"><a name="l05289"></a><span class="lineno"> 5289</span>&#160; <span class="comment">/* end of group SMC_Register_Accessor_Macros */</span></div><div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;</div><div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160; <span class="comment">/* end of group SMC_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05298"></a><span class="lineno"> 5298</span>&#160;</div><div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;</div><div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">   -- SPI Peripheral Access Layer</span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;</div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html"> 5310</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8"> 5311</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8">C1</a>;                                 </div><div class="line"><a name="l05312"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc"> 5312</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc">C2</a>;                                 </div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb"> 5313</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb">BR</a>;                                 </div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#aae6fc780cc6e75458018f7439f29bcb9"> 5314</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#aae6fc780cc6e75458018f7439f29bcb9">S</a>;                                  </div><div class="line"><a name="l05315"></a><span class="lineno"> 5315</span>&#160;       uint8_t RESERVED_0[1];</div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#af2a907ad002724647e95d1665f492ee9"> 5316</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#af2a907ad002724647e95d1665f492ee9">D</a>;                                  </div><div class="line"><a name="l05317"></a><span class="lineno"> 5317</span>&#160;       uint8_t RESERVED_1[1];</div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="struct_s_p_i___type.html#ad7892aac9a5a6b2723d34c8cdfc714d2"> 5318</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_s_p_i___type.html#ad7892aac9a5a6b2723d34c8cdfc714d2">M</a>;                                  </div><div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;} <a class="code" href="struct_s_p_i___type.html">SPI_Type</a>, *<a class="code" href="struct_s_p_i___type.html">SPI_MemMapPtr</a>;</div><div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;</div><div class="line"><a name="l05321"></a><span class="lineno"> 5321</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div><div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="comment">/* SPI - Register accessors */</span></div><div class="line"><a name="l05332"></a><span class="lineno"> 5332</span>&#160;<span class="preprocessor">#define SPI_C1_REG(base)                         ((base)-&gt;C1)</span></div><div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor">#define SPI_C2_REG(base)                         ((base)-&gt;C2)</span></div><div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define SPI_BR_REG(base)                         ((base)-&gt;BR)</span></div><div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<span class="preprocessor">#define SPI_S_REG(base)                          ((base)-&gt;S)</span></div><div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;<span class="preprocessor">#define SPI_D_REG(base)                          ((base)-&gt;D)</span></div><div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define SPI_M_REG(base)                          ((base)-&gt;M)</span></div><div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05342"></a><span class="lineno"> 5342</span>&#160;</div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;</div><div class="line"><a name="l05344"></a><span class="lineno"> 5344</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05345"></a><span class="lineno"> 5345</span>&#160;<span class="comment">   -- SPI Register Masks</span></div><div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;</div><div class="line"><a name="l05353"></a><span class="lineno"> 5353</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_MASK                        0x1u</span></div><div class="line"><a name="l05355"></a><span class="lineno"> 5355</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_SHIFT                       0</span></div><div class="line"><a name="l05356"></a><span class="lineno"> 5356</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE_WIDTH                       1</span></div><div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define SPI_C1_LSBFE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_LSBFE_SHIFT))&amp;SPI_C1_LSBFE_MASK)</span></div><div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_MASK                         0x2u</span></div><div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_SHIFT                        1</span></div><div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE_WIDTH                        1</span></div><div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;<span class="preprocessor">#define SPI_C1_SSOE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SSOE_SHIFT))&amp;SPI_C1_SSOE_MASK)</span></div><div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_MASK                         0x4u</span></div><div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_SHIFT                        2</span></div><div class="line"><a name="l05364"></a><span class="lineno"> 5364</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA_WIDTH                        1</span></div><div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor">#define SPI_C1_CPHA(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_CPHA_SHIFT))&amp;SPI_C1_CPHA_MASK)</span></div><div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_MASK                         0x8u</span></div><div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_SHIFT                        3</span></div><div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL_WIDTH                        1</span></div><div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor">#define SPI_C1_CPOL(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_CPOL_SHIFT))&amp;SPI_C1_CPOL_MASK)</span></div><div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_MASK                         0x10u</span></div><div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_SHIFT                        4</span></div><div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR_WIDTH                        1</span></div><div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor">#define SPI_C1_MSTR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_MSTR_SHIFT))&amp;SPI_C1_MSTR_MASK)</span></div><div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_MASK                        0x20u</span></div><div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_SHIFT                       5</span></div><div class="line"><a name="l05376"></a><span class="lineno"> 5376</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE_WIDTH                       1</span></div><div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define SPI_C1_SPTIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPTIE_SHIFT))&amp;SPI_C1_SPTIE_MASK)</span></div><div class="line"><a name="l05378"></a><span class="lineno"> 5378</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_MASK                          0x40u</span></div><div class="line"><a name="l05379"></a><span class="lineno"> 5379</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_SHIFT                         6</span></div><div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define SPI_C1_SPE_WIDTH                         1</span></div><div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;<span class="preprocessor">#define SPI_C1_SPE(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPE_SHIFT))&amp;SPI_C1_SPE_MASK)</span></div><div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_MASK                         0x80u</span></div><div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_SHIFT                        7</span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE_WIDTH                        1</span></div><div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;<span class="preprocessor">#define SPI_C1_SPIE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C1_SPIE_SHIFT))&amp;SPI_C1_SPIE_MASK)</span></div><div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l05387"></a><span class="lineno"> 5387</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_MASK                         0x1u</span></div><div class="line"><a name="l05388"></a><span class="lineno"> 5388</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_SHIFT                        0</span></div><div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0_WIDTH                        1</span></div><div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<span class="preprocessor">#define SPI_C2_SPC0(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPC0_SHIFT))&amp;SPI_C2_SPC0_MASK)</span></div><div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_MASK                      0x2u</span></div><div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_SHIFT                     1</span></div><div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI_WIDTH                     1</span></div><div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#define SPI_C2_SPISWAI(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPISWAI_SHIFT))&amp;SPI_C2_SPISWAI_MASK)</span></div><div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_MASK                       0x4u</span></div><div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_SHIFT                      2</span></div><div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE_WIDTH                      1</span></div><div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160;<span class="preprocessor">#define SPI_C2_RXDMAE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_RXDMAE_SHIFT))&amp;SPI_C2_RXDMAE_MASK)</span></div><div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_MASK                      0x8u</span></div><div class="line"><a name="l05400"></a><span class="lineno"> 5400</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_SHIFT                     3</span></div><div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE_WIDTH                     1</span></div><div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define SPI_C2_BIDIROE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_BIDIROE_SHIFT))&amp;SPI_C2_BIDIROE_MASK)</span></div><div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_MASK                       0x10u</span></div><div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_SHIFT                      4</span></div><div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN_WIDTH                      1</span></div><div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="preprocessor">#define SPI_C2_MODFEN(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_MODFEN_SHIFT))&amp;SPI_C2_MODFEN_MASK)</span></div><div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_MASK                       0x20u</span></div><div class="line"><a name="l05408"></a><span class="lineno"> 5408</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_SHIFT                      5</span></div><div class="line"><a name="l05409"></a><span class="lineno"> 5409</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE_WIDTH                      1</span></div><div class="line"><a name="l05410"></a><span class="lineno"> 5410</span>&#160;<span class="preprocessor">#define SPI_C2_TXDMAE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_TXDMAE_SHIFT))&amp;SPI_C2_TXDMAE_MASK)</span></div><div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_MASK                        0x80u</span></div><div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_SHIFT                       7</span></div><div class="line"><a name="l05413"></a><span class="lineno"> 5413</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE_WIDTH                       1</span></div><div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<span class="preprocessor">#define SPI_C2_SPMIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_C2_SPMIE_SHIFT))&amp;SPI_C2_SPMIE_MASK)</span></div><div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="comment">/* BR Bit Fields */</span></div><div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_MASK                          0xFu</span></div><div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_SHIFT                         0</span></div><div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160;<span class="preprocessor">#define SPI_BR_SPR_WIDTH                         4</span></div><div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor">#define SPI_BR_SPR(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPR_SHIFT))&amp;SPI_BR_SPR_MASK)</span></div><div class="line"><a name="l05420"></a><span class="lineno"> 5420</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_MASK                         0x70u</span></div><div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_SHIFT                        4</span></div><div class="line"><a name="l05422"></a><span class="lineno"> 5422</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR_WIDTH                        3</span></div><div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor">#define SPI_BR_SPPR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_BR_SPPR_SHIFT))&amp;SPI_BR_SPPR_MASK)</span></div><div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<span class="comment">/* S Bit Fields */</span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor">#define SPI_S_MODF_MASK                          0x10u</span></div><div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;<span class="preprocessor">#define SPI_S_MODF_SHIFT                         4</span></div><div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define SPI_S_MODF_WIDTH                         1</span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#define SPI_S_MODF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_MODF_SHIFT))&amp;SPI_S_MODF_MASK)</span></div><div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_MASK                         0x20u</span></div><div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_SHIFT                        5</span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF_WIDTH                        1</span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="preprocessor">#define SPI_S_SPTEF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPTEF_SHIFT))&amp;SPI_S_SPTEF_MASK)</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_MASK                          0x40u</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_SHIFT                         6</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="preprocessor">#define SPI_S_SPMF_WIDTH                         1</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;<span class="preprocessor">#define SPI_S_SPMF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPMF_SHIFT))&amp;SPI_S_SPMF_MASK)</span></div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_MASK                          0x80u</span></div><div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_SHIFT                         7</span></div><div class="line"><a name="l05439"></a><span class="lineno"> 5439</span>&#160;<span class="preprocessor">#define SPI_S_SPRF_WIDTH                         1</span></div><div class="line"><a name="l05440"></a><span class="lineno"> 5440</span>&#160;<span class="preprocessor">#define SPI_S_SPRF(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_S_SPRF_SHIFT))&amp;SPI_S_SPRF_MASK)</span></div><div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor">#define SPI_D_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor">#define SPI_D_Bits_SHIFT                         0</span></div><div class="line"><a name="l05444"></a><span class="lineno"> 5444</span>&#160;<span class="preprocessor">#define SPI_D_Bits_WIDTH                         8</span></div><div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor">#define SPI_D_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_D_Bits_SHIFT))&amp;SPI_D_Bits_MASK)</span></div><div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<span class="comment">/* M Bit Fields */</span></div><div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define SPI_M_Bits_MASK                          0xFFu</span></div><div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;<span class="preprocessor">#define SPI_M_Bits_SHIFT                         0</span></div><div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor">#define SPI_M_Bits_WIDTH                         8</span></div><div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define SPI_M_Bits(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;SPI_M_Bits_SHIFT))&amp;SPI_M_Bits_MASK)</span></div><div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160; <span class="comment">/* end of group SPI_Register_Masks */</span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;</div><div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;</div><div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="comment">/* SPI - Peripheral instance base addresses */</span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gadeaa49ab944c7dcae2a868b0450232c8"> 5459</a></span>&#160;<span class="preprocessor">#define SPI0_BASE                                (0x40076000u)</span></div><div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;</div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gaf26e39c91b262cc480085abcc450d3d5"> 5461</a></span>&#160;<span class="preprocessor">#define SPI0                                     ((SPI_Type *)SPI0_BASE)</span></div><div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160;<span class="preprocessor">#define SPI0_BASE_PTR                            (SPI0)</span></div><div class="line"><a name="l05463"></a><span class="lineno"> 5463</span>&#160;</div><div class="line"><a name="l05464"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#gab542f6d657e05e21cc2c9e66ae3ceb41"> 5464</a></span>&#160;<span class="preprocessor">#define SPI_BASE_ADDRS                           { SPI0_BASE }</span></div><div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;</div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___s_p_i___peripheral___access___layer.html#ga3a16fecfe27c2052ab60e014be3f66f6"> 5466</a></span>&#160;<span class="preprocessor">#define SPI_BASE_PTRS                            { SPI0 }</span></div><div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;</div><div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="comment">   -- SPI - Register accessor macros</span></div><div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;</div><div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<span class="comment">/* SPI - Register instance definitions */</span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="comment">/* SPI0 */</span></div><div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define SPI0_C1                                  SPI_C1_REG(SPI0)</span></div><div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor">#define SPI0_C2                                  SPI_C2_REG(SPI0)</span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor">#define SPI0_BR                                  SPI_BR_REG(SPI0)</span></div><div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define SPI0_S                                   SPI_S_REG(SPI0)</span></div><div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160;<span class="preprocessor">#define SPI0_D                                   SPI_D_REG(SPI0)</span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor">#define SPI0_M                                   SPI_M_REG(SPI0)</span></div><div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160; <span class="comment">/* end of group SPI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;</div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160; <span class="comment">/* end of group SPI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;</div><div class="line"><a name="l05496"></a><span class="lineno"> 5496</span>&#160;</div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="comment">   -- TPM Peripheral Access Layer</span></div><div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160;</div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html"> 5507</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992"> 5508</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992">SC</a>;                                </div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18"> 5509</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18">CNT</a>;                               </div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c"> 5510</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c">MOD</a>;                               </div><div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;  <span class="keyword">struct </span>{                                         <span class="comment">/* offset: 0xC, array step: 0x8 */</span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b"> 5512</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b">CnSC</a>;                              </div><div class="line"><a name="l05513"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9"> 5513</a></span>&#160;    <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">CnV</a>;                               </div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;  } CONTROLS[6];</div><div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;       uint8_t RESERVED_0[20];</div><div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755"> 5516</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755">STATUS</a>;                            </div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;       uint8_t RESERVED_1[48];</div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9"> 5518</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9">CONF</a>;                              </div><div class="line"><a name="l05519"></a><span class="lineno"> 5519</span>&#160;} <a class="code" href="struct_t_p_m___type.html">TPM_Type</a>, *<a class="code" href="struct_t_p_m___type.html">TPM_MemMapPtr</a>;</div><div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;</div><div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;</div><div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="comment">/* TPM - Register accessors */</span></div><div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor">#define TPM_SC_REG(base)                         ((base)-&gt;SC)</span></div><div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#define TPM_CNT_REG(base)                        ((base)-&gt;CNT)</span></div><div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define TPM_MOD_REG(base)                        ((base)-&gt;MOD)</span></div><div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;<span class="preprocessor">#define TPM_CnSC_REG(base,index)                 ((base)-&gt;CONTROLS[index].CnSC)</span></div><div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;<span class="preprocessor">#define TPM_CnSC_COUNT                           6</span></div><div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define TPM_CnV_REG(base,index)                  ((base)-&gt;CONTROLS[index].CnV)</span></div><div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;<span class="preprocessor">#define TPM_CnV_COUNT                            6</span></div><div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160;<span class="preprocessor">#define TPM_STATUS_REG(base)                     ((base)-&gt;STATUS)</span></div><div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<span class="preprocessor">#define TPM_CONF_REG(base)                       ((base)-&gt;CONF)</span></div><div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;</div><div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;</div><div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="comment">   -- TPM Register Masks</span></div><div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;</div><div class="line"><a name="l05556"></a><span class="lineno"> 5556</span>&#160;<span class="comment">/* SC Bit Fields */</span></div><div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define TPM_SC_PS_MASK                           0x7u</span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor">#define TPM_SC_PS_SHIFT                          0</span></div><div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;<span class="preprocessor">#define TPM_SC_PS_WIDTH                          3</span></div><div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define TPM_SC_PS(x)                             (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_PS_SHIFT))&amp;TPM_SC_PS_MASK)</span></div><div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_MASK                         0x18u</span></div><div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_SHIFT                        3</span></div><div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD_WIDTH                        2</span></div><div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160;<span class="preprocessor">#define TPM_SC_CMOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CMOD_SHIFT))&amp;TPM_SC_CMOD_MASK)</span></div><div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_MASK                        0x20u</span></div><div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_SHIFT                       5</span></div><div class="line"><a name="l05567"></a><span class="lineno"> 5567</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS_WIDTH                       1</span></div><div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;<span class="preprocessor">#define TPM_SC_CPWMS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_CPWMS_SHIFT))&amp;TPM_SC_CPWMS_MASK)</span></div><div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_MASK                         0x40u</span></div><div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_SHIFT                        6</span></div><div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE_WIDTH                        1</span></div><div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define TPM_SC_TOIE(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_TOIE_SHIFT))&amp;TPM_SC_TOIE_MASK)</span></div><div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_MASK                          0x80u</span></div><div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_SHIFT                         7</span></div><div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#define TPM_SC_TOF_WIDTH                         1</span></div><div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define TPM_SC_TOF(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_TOF_SHIFT))&amp;TPM_SC_TOF_MASK)</span></div><div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_MASK                          0x100u</span></div><div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_SHIFT                         8</span></div><div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;<span class="preprocessor">#define TPM_SC_DMA_WIDTH                         1</span></div><div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="preprocessor">#define TPM_SC_DMA(x)                            (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_SC_DMA_SHIFT))&amp;TPM_SC_DMA_MASK)</span></div><div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="comment">/* CNT Bit Fields */</span></div><div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_MASK                       0xFFFFu</span></div><div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_SHIFT                      0</span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT_WIDTH                      16</span></div><div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;<span class="preprocessor">#define TPM_CNT_COUNT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CNT_COUNT_SHIFT))&amp;TPM_CNT_COUNT_MASK)</span></div><div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;<span class="comment">/* MOD Bit Fields */</span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_MASK                         0xFFFFu</span></div><div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_SHIFT                        0</span></div><div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD_WIDTH                        16</span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor">#define TPM_MOD_MOD(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_MOD_MOD_SHIFT))&amp;TPM_MOD_MOD_MASK)</span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/* CnSC Bit Fields */</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_MASK                        0x1u</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_SHIFT                       0</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA_WIDTH                       1</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor">#define TPM_CnSC_DMA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_DMA_SHIFT))&amp;TPM_CnSC_DMA_MASK)</span></div><div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_MASK                       0x4u</span></div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_SHIFT                      2</span></div><div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA_WIDTH                      1</span></div><div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSA(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_ELSA_SHIFT))&amp;TPM_CnSC_ELSA_MASK)</span></div><div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_MASK                       0x8u</span></div><div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_SHIFT                      3</span></div><div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB_WIDTH                      1</span></div><div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define TPM_CnSC_ELSB(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_ELSB_SHIFT))&amp;TPM_CnSC_ELSB_MASK)</span></div><div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_MASK                        0x10u</span></div><div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_SHIFT                       4</span></div><div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA_WIDTH                       1</span></div><div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSA(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_MSA_SHIFT))&amp;TPM_CnSC_MSA_MASK)</span></div><div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_MASK                        0x20u</span></div><div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_SHIFT                       5</span></div><div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB_WIDTH                       1</span></div><div class="line"><a name="l05611"></a><span class="lineno"> 5611</span>&#160;<span class="preprocessor">#define TPM_CnSC_MSB(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_MSB_SHIFT))&amp;TPM_CnSC_MSB_MASK)</span></div><div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_MASK                       0x40u</span></div><div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_SHIFT                      6</span></div><div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE_WIDTH                      1</span></div><div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHIE(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_CHIE_SHIFT))&amp;TPM_CnSC_CHIE_MASK)</span></div><div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_MASK                        0x80u</span></div><div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_SHIFT                       7</span></div><div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF_WIDTH                       1</span></div><div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;<span class="preprocessor">#define TPM_CnSC_CHF(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnSC_CHF_SHIFT))&amp;TPM_CnSC_CHF_MASK)</span></div><div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="comment">/* CnV Bit Fields */</span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_MASK                         0xFFFFu</span></div><div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_SHIFT                        0</span></div><div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL_WIDTH                        16</span></div><div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define TPM_CnV_VAL(x)                           (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CnV_VAL_SHIFT))&amp;TPM_CnV_VAL_MASK)</span></div><div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;<span class="comment">/* STATUS Bit Fields */</span></div><div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_MASK                     0x1u</span></div><div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_SHIFT                    0</span></div><div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F_WIDTH                    1</span></div><div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH0F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH0F_SHIFT))&amp;TPM_STATUS_CH0F_MASK)</span></div><div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_MASK                     0x2u</span></div><div class="line"><a name="l05631"></a><span class="lineno"> 5631</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_SHIFT                    1</span></div><div class="line"><a name="l05632"></a><span class="lineno"> 5632</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F_WIDTH                    1</span></div><div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH1F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH1F_SHIFT))&amp;TPM_STATUS_CH1F_MASK)</span></div><div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_MASK                     0x4u</span></div><div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_SHIFT                    2</span></div><div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F_WIDTH                    1</span></div><div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH2F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH2F_SHIFT))&amp;TPM_STATUS_CH2F_MASK)</span></div><div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_MASK                     0x8u</span></div><div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_SHIFT                    3</span></div><div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F_WIDTH                    1</span></div><div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH3F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH3F_SHIFT))&amp;TPM_STATUS_CH3F_MASK)</span></div><div class="line"><a name="l05642"></a><span class="lineno"> 5642</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_MASK                     0x10u</span></div><div class="line"><a name="l05643"></a><span class="lineno"> 5643</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_SHIFT                    4</span></div><div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F_WIDTH                    1</span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH4F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH4F_SHIFT))&amp;TPM_STATUS_CH4F_MASK)</span></div><div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_MASK                     0x20u</span></div><div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_SHIFT                    5</span></div><div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F_WIDTH                    1</span></div><div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#define TPM_STATUS_CH5F(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_CH5F_SHIFT))&amp;TPM_STATUS_CH5F_MASK)</span></div><div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_MASK                      0x100u</span></div><div class="line"><a name="l05651"></a><span class="lineno"> 5651</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_SHIFT                     8</span></div><div class="line"><a name="l05652"></a><span class="lineno"> 5652</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF_WIDTH                     1</span></div><div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define TPM_STATUS_TOF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_STATUS_TOF_SHIFT))&amp;TPM_STATUS_TOF_MASK)</span></div><div class="line"><a name="l05654"></a><span class="lineno"> 5654</span>&#160;<span class="comment">/* CONF Bit Fields */</span></div><div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_MASK                     0x20u</span></div><div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_SHIFT                    5</span></div><div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN_WIDTH                    1</span></div><div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;<span class="preprocessor">#define TPM_CONF_DOZEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DOZEEN_SHIFT))&amp;TPM_CONF_DOZEEN_MASK)</span></div><div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_MASK                    0xC0u</span></div><div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_SHIFT                   6</span></div><div class="line"><a name="l05661"></a><span class="lineno"> 5661</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE_WIDTH                   2</span></div><div class="line"><a name="l05662"></a><span class="lineno"> 5662</span>&#160;<span class="preprocessor">#define TPM_CONF_DBGMODE(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_DBGMODE_SHIFT))&amp;TPM_CONF_DBGMODE_MASK)</span></div><div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_MASK                     0x200u</span></div><div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_SHIFT                    9</span></div><div class="line"><a name="l05665"></a><span class="lineno"> 5665</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN_WIDTH                    1</span></div><div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<span class="preprocessor">#define TPM_CONF_GTBEEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_GTBEEN_SHIFT))&amp;TPM_CONF_GTBEEN_MASK)</span></div><div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_MASK                       0x10000u</span></div><div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_SHIFT                      16</span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT_WIDTH                      1</span></div><div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CSOT_SHIFT))&amp;TPM_CONF_CSOT_MASK)</span></div><div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_MASK                       0x20000u</span></div><div class="line"><a name="l05672"></a><span class="lineno"> 5672</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_SHIFT                      17</span></div><div class="line"><a name="l05673"></a><span class="lineno"> 5673</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO_WIDTH                      1</span></div><div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="preprocessor">#define TPM_CONF_CSOO(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CSOO_SHIFT))&amp;TPM_CONF_CSOO_MASK)</span></div><div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_MASK                       0x40000u</span></div><div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_SHIFT                      18</span></div><div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT_WIDTH                      1</span></div><div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor">#define TPM_CONF_CROT(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_CROT_SHIFT))&amp;TPM_CONF_CROT_MASK)</span></div><div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_MASK                     0xF000000u</span></div><div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_SHIFT                    24</span></div><div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL_WIDTH                    4</span></div><div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor">#define TPM_CONF_TRGSEL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TPM_CONF_TRGSEL_SHIFT))&amp;TPM_CONF_TRGSEL_MASK)</span></div><div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160; <span class="comment">/* end of group TPM_Register_Masks */</span></div><div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;</div><div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;</div><div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="comment">/* TPM - Peripheral instance base addresses */</span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#gafce6fdf5fb48d6c6b77a8c5a86ae50c2"> 5691</a></span>&#160;<span class="preprocessor">#define TPM0_BASE                                (0x40038000u)</span></div><div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;</div><div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga255cfcfa3e71e5e8bc0f8eb3272de220"> 5693</a></span>&#160;<span class="preprocessor">#define TPM0                                     ((TPM_Type *)TPM0_BASE)</span></div><div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor">#define TPM0_BASE_PTR                            (TPM0)</span></div><div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;</div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga563e0e90d795a6083656fd2d61c0f694"> 5696</a></span>&#160;<span class="preprocessor">#define TPM1_BASE                                (0x40039000u)</span></div><div class="line"><a name="l05697"></a><span class="lineno"> 5697</span>&#160;</div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga2e4965bffa80b3aab662e2d60096ae53"> 5698</a></span>&#160;<span class="preprocessor">#define TPM1                                     ((TPM_Type *)TPM1_BASE)</span></div><div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<span class="preprocessor">#define TPM1_BASE_PTR                            (TPM1)</span></div><div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;</div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga0087611419dac57b62b50b4fb052ce37"> 5701</a></span>&#160;<span class="preprocessor">#define TPM_BASE_ADDRS                           { TPM0_BASE, TPM1_BASE }</span></div><div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;</div><div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___t_p_m___peripheral___access___layer.html#ga1d61ed554c056d8f63d1dbcc7ce05e62"> 5703</a></span>&#160;<span class="preprocessor">#define TPM_BASE_PTRS                            { TPM0, TPM1 }</span></div><div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;</div><div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160;<span class="comment">   -- TPM - Register accessor macros</span></div><div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;</div><div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="comment">/* TPM - Register instance definitions */</span></div><div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="comment">/* TPM0 */</span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor">#define TPM0_SC                                  TPM_SC_REG(TPM0)</span></div><div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define TPM0_CNT                                 TPM_CNT_REG(TPM0)</span></div><div class="line"><a name="l05719"></a><span class="lineno"> 5719</span>&#160;<span class="preprocessor">#define TPM0_MOD                                 TPM_MOD_REG(TPM0)</span></div><div class="line"><a name="l05720"></a><span class="lineno"> 5720</span>&#160;<span class="preprocessor">#define TPM0_C0SC                                TPM_CnSC_REG(TPM0,0)</span></div><div class="line"><a name="l05721"></a><span class="lineno"> 5721</span>&#160;<span class="preprocessor">#define TPM0_C0V                                 TPM_CnV_REG(TPM0,0)</span></div><div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="preprocessor">#define TPM0_C1SC                                TPM_CnSC_REG(TPM0,1)</span></div><div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define TPM0_C1V                                 TPM_CnV_REG(TPM0,1)</span></div><div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;<span class="preprocessor">#define TPM0_C2SC                                TPM_CnSC_REG(TPM0,2)</span></div><div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;<span class="preprocessor">#define TPM0_C2V                                 TPM_CnV_REG(TPM0,2)</span></div><div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define TPM0_C3SC                                TPM_CnSC_REG(TPM0,3)</span></div><div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;<span class="preprocessor">#define TPM0_C3V                                 TPM_CnV_REG(TPM0,3)</span></div><div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160;<span class="preprocessor">#define TPM0_C4SC                                TPM_CnSC_REG(TPM0,4)</span></div><div class="line"><a name="l05729"></a><span class="lineno"> 5729</span>&#160;<span class="preprocessor">#define TPM0_C4V                                 TPM_CnV_REG(TPM0,4)</span></div><div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="preprocessor">#define TPM0_C5SC                                TPM_CnSC_REG(TPM0,5)</span></div><div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define TPM0_C5V                                 TPM_CnV_REG(TPM0,5)</span></div><div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<span class="preprocessor">#define TPM0_STATUS                              TPM_STATUS_REG(TPM0)</span></div><div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;<span class="preprocessor">#define TPM0_CONF                                TPM_CONF_REG(TPM0)</span></div><div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="comment">/* TPM1 */</span></div><div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;<span class="preprocessor">#define TPM1_SC                                  TPM_SC_REG(TPM1)</span></div><div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;<span class="preprocessor">#define TPM1_CNT                                 TPM_CNT_REG(TPM1)</span></div><div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define TPM1_MOD                                 TPM_MOD_REG(TPM1)</span></div><div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;<span class="preprocessor">#define TPM1_C0SC                                TPM_CnSC_REG(TPM1,0)</span></div><div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160;<span class="preprocessor">#define TPM1_C0V                                 TPM_CnV_REG(TPM1,0)</span></div><div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define TPM1_C1SC                                TPM_CnSC_REG(TPM1,1)</span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor">#define TPM1_C1V                                 TPM_CnV_REG(TPM1,1)</span></div><div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<span class="preprocessor">#define TPM1_STATUS                              TPM_STATUS_REG(TPM1)</span></div><div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define TPM1_CONF                                TPM_CONF_REG(TPM1)</span></div><div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;</div><div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="comment">/* TPM - Register array accessors */</span></div><div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define TPM0_CnSC(index)                         TPM_CnSC_REG(TPM0,index)</span></div><div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor">#define TPM1_CnSC(index)                         TPM_CnSC_REG(TPM1,index)</span></div><div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;<span class="preprocessor">#define TPM0_CnV(index)                          TPM_CnV_REG(TPM0,index)</span></div><div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define TPM1_CnV(index)                          TPM_CnV_REG(TPM1,index)</span></div><div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160; <span class="comment">/* end of group TPM_Register_Accessor_Macros */</span></div><div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;</div><div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160; <span class="comment">/* end of group TPM_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;</div><div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;</div><div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<span class="comment">   -- TSI Peripheral Access Layer</span></div><div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;</div><div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html"> 5771</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5"> 5772</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5">GENCS</a>;                             </div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915"> 5773</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915">DATA</a>;                              </div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d"> 5774</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d">TSHD</a>;                              </div><div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;} <a class="code" href="struct_t_s_i___type.html">TSI_Type</a>, *<a class="code" href="struct_t_s_i___type.html">TSI_MemMapPtr</a>;</div><div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;</div><div class="line"><a name="l05777"></a><span class="lineno"> 5777</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l05779"></a><span class="lineno"> 5779</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;</div><div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="comment">/* TSI - Register accessors */</span></div><div class="line"><a name="l05788"></a><span class="lineno"> 5788</span>&#160;<span class="preprocessor">#define TSI_GENCS_REG(base)                      ((base)-&gt;GENCS)</span></div><div class="line"><a name="l05789"></a><span class="lineno"> 5789</span>&#160;<span class="preprocessor">#define TSI_DATA_REG(base)                       ((base)-&gt;DATA)</span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define TSI_TSHD_REG(base)                       ((base)-&gt;TSHD)</span></div><div class="line"><a name="l05791"></a><span class="lineno"> 5791</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;</div><div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160;</div><div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05798"></a><span class="lineno"> 5798</span>&#160;<span class="comment">   -- TSI Register Masks</span></div><div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05800"></a><span class="lineno"> 5800</span>&#160;</div><div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;<span class="comment">/* GENCS Bit Fields */</span></div><div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_MASK                     0x2u</span></div><div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_SHIFT                    1</span></div><div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW_WIDTH                    1</span></div><div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#define TSI_GENCS_CURSW(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_CURSW_SHIFT))&amp;TSI_GENCS_CURSW_MASK)</span></div><div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_MASK                      0x4u</span></div><div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_SHIFT                     2</span></div><div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF_WIDTH                     1</span></div><div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define TSI_GENCS_EOSF(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EOSF_SHIFT))&amp;TSI_GENCS_EOSF_MASK)</span></div><div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_MASK                     0x8u</span></div><div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_SHIFT                    3</span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP_WIDTH                    1</span></div><div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;<span class="preprocessor">#define TSI_GENCS_SCNIP(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_SCNIP_SHIFT))&amp;TSI_GENCS_SCNIP_MASK)</span></div><div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_MASK                       0x10u</span></div><div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_SHIFT                      4</span></div><div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM_WIDTH                      1</span></div><div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<span class="preprocessor">#define TSI_GENCS_STM(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_STM_SHIFT))&amp;TSI_GENCS_STM_MASK)</span></div><div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_MASK                      0x20u</span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_SHIFT                     5</span></div><div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE_WIDTH                     1</span></div><div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define TSI_GENCS_STPE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_STPE_SHIFT))&amp;TSI_GENCS_STPE_MASK)</span></div><div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_MASK                    0x40u</span></div><div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_SHIFT                   6</span></div><div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN_WIDTH                   1</span></div><div class="line"><a name="l05830"></a><span class="lineno"> 5830</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIIEN(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_TSIIEN_SHIFT))&amp;TSI_GENCS_TSIIEN_MASK)</span></div><div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_MASK                     0x80u</span></div><div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_SHIFT                    7</span></div><div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN_WIDTH                    1</span></div><div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;<span class="preprocessor">#define TSI_GENCS_TSIEN(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_TSIEN_SHIFT))&amp;TSI_GENCS_TSIEN_MASK)</span></div><div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_MASK                      0x1F00u</span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_SHIFT                     8</span></div><div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN_WIDTH                     5</span></div><div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define TSI_GENCS_NSCN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_NSCN_SHIFT))&amp;TSI_GENCS_NSCN_MASK)</span></div><div class="line"><a name="l05839"></a><span class="lineno"> 5839</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_MASK                        0xE000u</span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_SHIFT                       13</span></div><div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS_WIDTH                       3</span></div><div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="preprocessor">#define TSI_GENCS_PS(x)                          (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_PS_SHIFT))&amp;TSI_GENCS_PS_MASK)</span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_MASK                   0x70000u</span></div><div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_SHIFT                  16</span></div><div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG_WIDTH                  3</span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor">#define TSI_GENCS_EXTCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_EXTCHRG_SHIFT))&amp;TSI_GENCS_EXTCHRG_MASK)</span></div><div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_MASK                     0x180000u</span></div><div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_SHIFT                    19</span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT_WIDTH                    2</span></div><div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<span class="preprocessor">#define TSI_GENCS_DVOLT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_DVOLT_SHIFT))&amp;TSI_GENCS_DVOLT_MASK)</span></div><div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_MASK                   0xE00000u</span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_SHIFT                  21</span></div><div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG_WIDTH                  3</span></div><div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160;<span class="preprocessor">#define TSI_GENCS_REFCHRG(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_REFCHRG_SHIFT))&amp;TSI_GENCS_REFCHRG_MASK)</span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_MASK                      0xF000000u</span></div><div class="line"><a name="l05856"></a><span class="lineno"> 5856</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_SHIFT                     24</span></div><div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE_WIDTH                     4</span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor">#define TSI_GENCS_MODE(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_MODE_SHIFT))&amp;TSI_GENCS_MODE_MASK)</span></div><div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_MASK                      0x10000000u</span></div><div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_SHIFT                     28</span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR_WIDTH                     1</span></div><div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="preprocessor">#define TSI_GENCS_ESOR(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_ESOR_SHIFT))&amp;TSI_GENCS_ESOR_MASK)</span></div><div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_MASK                    0x80000000u</span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_SHIFT                   31</span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF_WIDTH                   1</span></div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define TSI_GENCS_OUTRGF(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_GENCS_OUTRGF_SHIFT))&amp;TSI_GENCS_OUTRGF_MASK)</span></div><div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="comment">/* DATA Bit Fields */</span></div><div class="line"><a name="l05868"></a><span class="lineno"> 5868</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_MASK                     0xFFFFu</span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_SHIFT                    0</span></div><div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT_WIDTH                    16</span></div><div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICNT(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICNT_SHIFT))&amp;TSI_DATA_TSICNT_MASK)</span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_MASK                       0x400000u</span></div><div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_SHIFT                      22</span></div><div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS_WIDTH                      1</span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor">#define TSI_DATA_SWTS(x)                         (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_SWTS_SHIFT))&amp;TSI_DATA_SWTS_MASK)</span></div><div class="line"><a name="l05876"></a><span class="lineno"> 5876</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_MASK                      0x800000u</span></div><div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_SHIFT                     23</span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN_WIDTH                     1</span></div><div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor">#define TSI_DATA_DMAEN(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_DMAEN_SHIFT))&amp;TSI_DATA_DMAEN_MASK)</span></div><div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_MASK                      0xF0000000u</span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_SHIFT                     28</span></div><div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH_WIDTH                     4</span></div><div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;<span class="preprocessor">#define TSI_DATA_TSICH(x)                        (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_DATA_TSICH_SHIFT))&amp;TSI_DATA_TSICH_MASK)</span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="comment">/* TSHD Bit Fields */</span></div><div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_MASK                     0xFFFFu</span></div><div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_SHIFT                    0</span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL_WIDTH                    16</span></div><div class="line"><a name="l05888"></a><span class="lineno"> 5888</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESL(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESL_SHIFT))&amp;TSI_TSHD_THRESL_MASK)</span></div><div class="line"><a name="l05889"></a><span class="lineno"> 5889</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_MASK                     0xFFFF0000u</span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_SHIFT                    16</span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH_WIDTH                    16</span></div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="preprocessor">#define TSI_TSHD_THRESH(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;TSI_TSHD_THRESH_SHIFT))&amp;TSI_TSHD_THRESH_MASK)</span></div><div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160; <span class="comment">/* end of group TSI_Register_Masks */</span></div><div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;</div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;</div><div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="comment">/* TSI - Peripheral instance base addresses */</span></div><div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#ga4f4029c5109ad3bccf1575309f9dbc51"> 5901</a></span>&#160;<span class="preprocessor">#define TSI0_BASE                                (0x40045000u)</span></div><div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;</div><div class="line"><a name="l05903"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#ga2c7d71b60c1e9a79fb1f5a0f966b5e82"> 5903</a></span>&#160;<span class="preprocessor">#define TSI0                                     ((TSI_Type *)TSI0_BASE)</span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define TSI0_BASE_PTR                            (TSI0)</span></div><div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;</div><div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#ga525c74303c624c889f83805270123b6c"> 5906</a></span>&#160;<span class="preprocessor">#define TSI_BASE_ADDRS                           { TSI0_BASE }</span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;</div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___t_s_i___peripheral___access___layer.html#gaf0e643a8dc882d5a89dd6bb9a4ca3d16"> 5908</a></span>&#160;<span class="preprocessor">#define TSI_BASE_PTRS                            { TSI0 }</span></div><div class="line"><a name="l05909"></a><span class="lineno"> 5909</span>&#160;</div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05911"></a><span class="lineno"> 5911</span>&#160;<span class="comment">   -- TSI - Register accessor macros</span></div><div class="line"><a name="l05912"></a><span class="lineno"> 5912</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;</div><div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160;<span class="comment">/* TSI - Register instance definitions */</span></div><div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="comment">/* TSI0 */</span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define TSI0_GENCS                               TSI_GENCS_REG(TSI0)</span></div><div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor">#define TSI0_DATA                                TSI_DATA_REG(TSI0)</span></div><div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;<span class="preprocessor">#define TSI0_TSHD                                TSI_TSHD_REG(TSI0)</span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160; <span class="comment">/* end of group TSI_Register_Accessor_Macros */</span></div><div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;</div><div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160; <span class="comment">/* end of group TSI_Peripheral_Access_Layer */</span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;</div><div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;</div><div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="comment">   -- UART0 Peripheral Access Layer</span></div><div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;</div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html"> 5946</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2"> 5947</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2">BDH</a>;                                </div><div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e"> 5948</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">BDL</a>;                                </div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276"> 5949</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276">C1</a>;                                 </div><div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486"> 5950</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486">C2</a>;                                 </div><div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b"> 5951</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b">S1</a>;                                 </div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a"> 5952</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a">S2</a>;                                 </div><div class="line"><a name="l05953"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717"> 5953</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717">C3</a>;                                 </div><div class="line"><a name="l05954"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85"> 5954</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85">D</a>;                                  </div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621"> 5955</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621">MA1</a>;                                </div><div class="line"><a name="l05956"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5"> 5956</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5">MA2</a>;                                </div><div class="line"><a name="l05957"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc"> 5957</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc">C4</a>;                                 </div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db"> 5958</a></span>&#160;  <a class="code" href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="code" href="struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db">C5</a>;                                 </div><div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;} <a class="code" href="struct_u_a_r_t0___type.html">UART0_Type</a>, *<a class="code" href="struct_u_a_r_t0___type.html">UART0_MemMapPtr</a>;</div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;</div><div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05962"></a><span class="lineno"> 5962</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05964"></a><span class="lineno"> 5964</span>&#160;</div><div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;<span class="comment">/* UART0 - Register accessors */</span></div><div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define UART0_BDH_REG(base)                      ((base)-&gt;BDH)</span></div><div class="line"><a name="l05973"></a><span class="lineno"> 5973</span>&#160;<span class="preprocessor">#define UART0_BDL_REG(base)                      ((base)-&gt;BDL)</span></div><div class="line"><a name="l05974"></a><span class="lineno"> 5974</span>&#160;<span class="preprocessor">#define UART0_C1_REG(base)                       ((base)-&gt;C1)</span></div><div class="line"><a name="l05975"></a><span class="lineno"> 5975</span>&#160;<span class="preprocessor">#define UART0_C2_REG(base)                       ((base)-&gt;C2)</span></div><div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="preprocessor">#define UART0_S1_REG(base)                       ((base)-&gt;S1)</span></div><div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define UART0_S2_REG(base)                       ((base)-&gt;S2)</span></div><div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;<span class="preprocessor">#define UART0_C3_REG(base)                       ((base)-&gt;C3)</span></div><div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;<span class="preprocessor">#define UART0_D_REG(base)                        ((base)-&gt;D)</span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor">#define UART0_MA1_REG(base)                      ((base)-&gt;MA1)</span></div><div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define UART0_MA2_REG(base)                      ((base)-&gt;MA2)</span></div><div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;<span class="preprocessor">#define UART0_C4_REG(base)                       ((base)-&gt;C4)</span></div><div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;<span class="preprocessor">#define UART0_C5_REG(base)                       ((base)-&gt;C5)</span></div><div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;</div><div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;</div><div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">   -- UART0 Register Masks</span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;</div><div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="comment">/* BDH Bit Fields */</span></div><div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_MASK                       0x1Fu</span></div><div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_SHIFT                      0</span></div><div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR_WIDTH                      5</span></div><div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define UART0_BDH_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBR_SHIFT))&amp;UART0_BDH_SBR_MASK)</span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_MASK                      0x20u</span></div><div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_SHIFT                     5</span></div><div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS_WIDTH                     1</span></div><div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#define UART0_BDH_SBNS(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_SBNS_SHIFT))&amp;UART0_BDH_SBNS_MASK)</span></div><div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_MASK                   0x40u</span></div><div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_SHIFT                  6</span></div><div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE_WIDTH                  1</span></div><div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#define UART0_BDH_RXEDGIE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_RXEDGIE_SHIFT))&amp;UART0_BDH_RXEDGIE_MASK)</span></div><div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_MASK                    0x80u</span></div><div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_SHIFT                   7</span></div><div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE_WIDTH                   1</span></div><div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;<span class="preprocessor">#define UART0_BDH_LBKDIE(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDH_LBKDIE_SHIFT))&amp;UART0_BDH_LBKDIE_MASK)</span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="comment">/* BDL Bit Fields */</span></div><div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_MASK                       0xFFu</span></div><div class="line"><a name="l06018"></a><span class="lineno"> 6018</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_SHIFT                      0</span></div><div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR_WIDTH                      8</span></div><div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define UART0_BDL_SBR(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_BDL_SBR_SHIFT))&amp;UART0_BDL_SBR_MASK)</span></div><div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;<span class="comment">/* C1 Bit Fields */</span></div><div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;<span class="preprocessor">#define UART0_C1_PT_MASK                         0x1u</span></div><div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define UART0_C1_PT_SHIFT                        0</span></div><div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;<span class="preprocessor">#define UART0_C1_PT_WIDTH                        1</span></div><div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#define UART0_C1_PT(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_PT_SHIFT))&amp;UART0_C1_PT_MASK)</span></div><div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define UART0_C1_PE_MASK                         0x2u</span></div><div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160;<span class="preprocessor">#define UART0_C1_PE_SHIFT                        1</span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor">#define UART0_C1_PE_WIDTH                        1</span></div><div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define UART0_C1_PE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_PE_SHIFT))&amp;UART0_C1_PE_MASK)</span></div><div class="line"><a name="l06030"></a><span class="lineno"> 6030</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_MASK                        0x4u</span></div><div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_SHIFT                       2</span></div><div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define UART0_C1_ILT_WIDTH                       1</span></div><div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;<span class="preprocessor">#define UART0_C1_ILT(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_ILT_SHIFT))&amp;UART0_C1_ILT_MASK)</span></div><div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_MASK                       0x8u</span></div><div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_SHIFT                      3</span></div><div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE_WIDTH                      1</span></div><div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;<span class="preprocessor">#define UART0_C1_WAKE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_WAKE_SHIFT))&amp;UART0_C1_WAKE_MASK)</span></div><div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define UART0_C1_M_MASK                          0x10u</span></div><div class="line"><a name="l06039"></a><span class="lineno"> 6039</span>&#160;<span class="preprocessor">#define UART0_C1_M_SHIFT                         4</span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor">#define UART0_C1_M_WIDTH                         1</span></div><div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define UART0_C1_M(x)                            (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_M_SHIFT))&amp;UART0_C1_M_MASK)</span></div><div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_MASK                       0x20u</span></div><div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_SHIFT                      5</span></div><div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC_WIDTH                      1</span></div><div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="preprocessor">#define UART0_C1_RSRC(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_RSRC_SHIFT))&amp;UART0_C1_RSRC_MASK)</span></div><div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_MASK                     0x40u</span></div><div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_SHIFT                    6</span></div><div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN_WIDTH                    1</span></div><div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160;<span class="preprocessor">#define UART0_C1_DOZEEN(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_DOZEEN_SHIFT))&amp;UART0_C1_DOZEEN_MASK)</span></div><div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_MASK                      0x80u</span></div><div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_SHIFT                     7</span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS_WIDTH                     1</span></div><div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;<span class="preprocessor">#define UART0_C1_LOOPS(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C1_LOOPS_SHIFT))&amp;UART0_C1_LOOPS_MASK)</span></div><div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="comment">/* C2 Bit Fields */</span></div><div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_MASK                        0x1u</span></div><div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_SHIFT                       0</span></div><div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;<span class="preprocessor">#define UART0_C2_SBK_WIDTH                       1</span></div><div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define UART0_C2_SBK(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_SBK_SHIFT))&amp;UART0_C2_SBK_MASK)</span></div><div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_MASK                        0x2u</span></div><div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_SHIFT                       1</span></div><div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define UART0_C2_RWU_WIDTH                       1</span></div><div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<span class="preprocessor">#define UART0_C2_RWU(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RWU_SHIFT))&amp;UART0_C2_RWU_MASK)</span></div><div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;<span class="preprocessor">#define UART0_C2_RE_MASK                         0x4u</span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define UART0_C2_RE_SHIFT                        2</span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;<span class="preprocessor">#define UART0_C2_RE_WIDTH                        1</span></div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="preprocessor">#define UART0_C2_RE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RE_SHIFT))&amp;UART0_C2_RE_MASK)</span></div><div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define UART0_C2_TE_MASK                         0x8u</span></div><div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;<span class="preprocessor">#define UART0_C2_TE_SHIFT                        3</span></div><div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;<span class="preprocessor">#define UART0_C2_TE_WIDTH                        1</span></div><div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define UART0_C2_TE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TE_SHIFT))&amp;UART0_C2_TE_MASK)</span></div><div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_MASK                       0x10u</span></div><div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_SHIFT                      4</span></div><div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE_WIDTH                      1</span></div><div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;<span class="preprocessor">#define UART0_C2_ILIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_ILIE_SHIFT))&amp;UART0_C2_ILIE_MASK)</span></div><div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_MASK                        0x20u</span></div><div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_SHIFT                       5</span></div><div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="preprocessor">#define UART0_C2_RIE_WIDTH                       1</span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define UART0_C2_RIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_RIE_SHIFT))&amp;UART0_C2_RIE_MASK)</span></div><div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_MASK                       0x40u</span></div><div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_SHIFT                      6</span></div><div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE_WIDTH                      1</span></div><div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="preprocessor">#define UART0_C2_TCIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TCIE_SHIFT))&amp;UART0_C2_TCIE_MASK)</span></div><div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_MASK                        0x80u</span></div><div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_SHIFT                       7</span></div><div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define UART0_C2_TIE_WIDTH                       1</span></div><div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160;<span class="preprocessor">#define UART0_C2_TIE(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C2_TIE_SHIFT))&amp;UART0_C2_TIE_MASK)</span></div><div class="line"><a name="l06087"></a><span class="lineno"> 6087</span>&#160;<span class="comment">/* S1 Bit Fields */</span></div><div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define UART0_S1_PF_MASK                         0x1u</span></div><div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;<span class="preprocessor">#define UART0_S1_PF_SHIFT                        0</span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor">#define UART0_S1_PF_WIDTH                        1</span></div><div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;<span class="preprocessor">#define UART0_S1_PF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_PF_SHIFT))&amp;UART0_S1_PF_MASK)</span></div><div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="preprocessor">#define UART0_S1_FE_MASK                         0x2u</span></div><div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define UART0_S1_FE_SHIFT                        1</span></div><div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;<span class="preprocessor">#define UART0_S1_FE_WIDTH                        1</span></div><div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;<span class="preprocessor">#define UART0_S1_FE(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_FE_SHIFT))&amp;UART0_S1_FE_MASK)</span></div><div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define UART0_S1_NF_MASK                         0x4u</span></div><div class="line"><a name="l06097"></a><span class="lineno"> 6097</span>&#160;<span class="preprocessor">#define UART0_S1_NF_SHIFT                        2</span></div><div class="line"><a name="l06098"></a><span class="lineno"> 6098</span>&#160;<span class="preprocessor">#define UART0_S1_NF_WIDTH                        1</span></div><div class="line"><a name="l06099"></a><span class="lineno"> 6099</span>&#160;<span class="preprocessor">#define UART0_S1_NF(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_NF_SHIFT))&amp;UART0_S1_NF_MASK)</span></div><div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="preprocessor">#define UART0_S1_OR_MASK                         0x8u</span></div><div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define UART0_S1_OR_SHIFT                        3</span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor">#define UART0_S1_OR_WIDTH                        1</span></div><div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;<span class="preprocessor">#define UART0_S1_OR(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_OR_SHIFT))&amp;UART0_S1_OR_MASK)</span></div><div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_MASK                       0x10u</span></div><div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_SHIFT                      4</span></div><div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE_WIDTH                      1</span></div><div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#define UART0_S1_IDLE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_IDLE_SHIFT))&amp;UART0_S1_IDLE_MASK)</span></div><div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_MASK                       0x20u</span></div><div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_SHIFT                      5</span></div><div class="line"><a name="l06110"></a><span class="lineno"> 6110</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF_WIDTH                      1</span></div><div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;<span class="preprocessor">#define UART0_S1_RDRF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_RDRF_SHIFT))&amp;UART0_S1_RDRF_MASK)</span></div><div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define UART0_S1_TC_MASK                         0x40u</span></div><div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<span class="preprocessor">#define UART0_S1_TC_SHIFT                        6</span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor">#define UART0_S1_TC_WIDTH                        1</span></div><div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;<span class="preprocessor">#define UART0_S1_TC(x)                           (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_TC_SHIFT))&amp;UART0_S1_TC_MASK)</span></div><div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_MASK                       0x80u</span></div><div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_SHIFT                      7</span></div><div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE_WIDTH                      1</span></div><div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#define UART0_S1_TDRE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S1_TDRE_SHIFT))&amp;UART0_S1_TDRE_MASK)</span></div><div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="comment">/* S2 Bit Fields */</span></div><div class="line"><a name="l06121"></a><span class="lineno"> 6121</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_MASK                        0x1u</span></div><div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_SHIFT                       0</span></div><div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;<span class="preprocessor">#define UART0_S2_RAF_WIDTH                       1</span></div><div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="preprocessor">#define UART0_S2_RAF(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RAF_SHIFT))&amp;UART0_S2_RAF_MASK)</span></div><div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_MASK                      0x2u</span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_SHIFT                     1</span></div><div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE_WIDTH                     1</span></div><div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_LBKDE_SHIFT))&amp;UART0_S2_LBKDE_MASK)</span></div><div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_MASK                      0x4u</span></div><div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_SHIFT                     2</span></div><div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13_WIDTH                     1</span></div><div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="preprocessor">#define UART0_S2_BRK13(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_BRK13_SHIFT))&amp;UART0_S2_BRK13_MASK)</span></div><div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_MASK                      0x8u</span></div><div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_SHIFT                     3</span></div><div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID_WIDTH                     1</span></div><div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define UART0_S2_RWUID(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RWUID_SHIFT))&amp;UART0_S2_RWUID_MASK)</span></div><div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_MASK                      0x10u</span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_SHIFT                     4</span></div><div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV_WIDTH                     1</span></div><div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="preprocessor">#define UART0_S2_RXINV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RXINV_SHIFT))&amp;UART0_S2_RXINV_MASK)</span></div><div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_MASK                       0x20u</span></div><div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_SHIFT                      5</span></div><div class="line"><a name="l06143"></a><span class="lineno"> 6143</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF_WIDTH                      1</span></div><div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define UART0_S2_MSBF(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_MSBF_SHIFT))&amp;UART0_S2_MSBF_MASK)</span></div><div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_MASK                    0x40u</span></div><div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_SHIFT                   6</span></div><div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF_WIDTH                   1</span></div><div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<span class="preprocessor">#define UART0_S2_RXEDGIF(x)                      (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_RXEDGIF_SHIFT))&amp;UART0_S2_RXEDGIF_MASK)</span></div><div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_MASK                     0x80u</span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_SHIFT                    7</span></div><div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF_WIDTH                    1</span></div><div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160;<span class="preprocessor">#define UART0_S2_LBKDIF(x)                       (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_S2_LBKDIF_SHIFT))&amp;UART0_S2_LBKDIF_MASK)</span></div><div class="line"><a name="l06153"></a><span class="lineno"> 6153</span>&#160;<span class="comment">/* C3 Bit Fields */</span></div><div class="line"><a name="l06154"></a><span class="lineno"> 6154</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_MASK                       0x1u</span></div><div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_SHIFT                      0</span></div><div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE_WIDTH                      1</span></div><div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#define UART0_C3_PEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_PEIE_SHIFT))&amp;UART0_C3_PEIE_MASK)</span></div><div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_MASK                       0x2u</span></div><div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_SHIFT                      1</span></div><div class="line"><a name="l06160"></a><span class="lineno"> 6160</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE_WIDTH                      1</span></div><div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<span class="preprocessor">#define UART0_C3_FEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_FEIE_SHIFT))&amp;UART0_C3_FEIE_MASK)</span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_MASK                       0x4u</span></div><div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_SHIFT                      2</span></div><div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE_WIDTH                      1</span></div><div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define UART0_C3_NEIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_NEIE_SHIFT))&amp;UART0_C3_NEIE_MASK)</span></div><div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_MASK                       0x8u</span></div><div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_SHIFT                      3</span></div><div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE_WIDTH                      1</span></div><div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="preprocessor">#define UART0_C3_ORIE(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_ORIE_SHIFT))&amp;UART0_C3_ORIE_MASK)</span></div><div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_MASK                      0x10u</span></div><div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_SHIFT                     4</span></div><div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV_WIDTH                     1</span></div><div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define UART0_C3_TXINV(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_TXINV_SHIFT))&amp;UART0_C3_TXINV_MASK)</span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_MASK                      0x20u</span></div><div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_SHIFT                     5</span></div><div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR_WIDTH                     1</span></div><div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#define UART0_C3_TXDIR(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_TXDIR_SHIFT))&amp;UART0_C3_TXDIR_MASK)</span></div><div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_MASK                       0x40u</span></div><div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_SHIFT                      6</span></div><div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8_WIDTH                      1</span></div><div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#define UART0_C3_R9T8(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_R9T8_SHIFT))&amp;UART0_C3_R9T8_MASK)</span></div><div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_MASK                       0x80u</span></div><div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_SHIFT                      7</span></div><div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9_WIDTH                      1</span></div><div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#define UART0_C3_R8T9(x)                         (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C3_R8T9_SHIFT))&amp;UART0_C3_R8T9_MASK)</span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="comment">/* D Bit Fields */</span></div><div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_MASK                        0x1u</span></div><div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_SHIFT                       0</span></div><div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#define UART0_D_R0T0_WIDTH                       1</span></div><div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define UART0_D_R0T0(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R0T0_SHIFT))&amp;UART0_D_R0T0_MASK)</span></div><div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_MASK                        0x2u</span></div><div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_SHIFT                       1</span></div><div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#define UART0_D_R1T1_WIDTH                       1</span></div><div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#define UART0_D_R1T1(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R1T1_SHIFT))&amp;UART0_D_R1T1_MASK)</span></div><div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_MASK                        0x4u</span></div><div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_SHIFT                       2</span></div><div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;<span class="preprocessor">#define UART0_D_R2T2_WIDTH                       1</span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#define UART0_D_R2T2(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R2T2_SHIFT))&amp;UART0_D_R2T2_MASK)</span></div><div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_MASK                        0x8u</span></div><div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_SHIFT                       3</span></div><div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="preprocessor">#define UART0_D_R3T3_WIDTH                       1</span></div><div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define UART0_D_R3T3(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R3T3_SHIFT))&amp;UART0_D_R3T3_MASK)</span></div><div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_MASK                        0x10u</span></div><div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_SHIFT                       4</span></div><div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define UART0_D_R4T4_WIDTH                       1</span></div><div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#define UART0_D_R4T4(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R4T4_SHIFT))&amp;UART0_D_R4T4_MASK)</span></div><div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_MASK                        0x20u</span></div><div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_SHIFT                       5</span></div><div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define UART0_D_R5T5_WIDTH                       1</span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor">#define UART0_D_R5T5(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R5T5_SHIFT))&amp;UART0_D_R5T5_MASK)</span></div><div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_MASK                        0x40u</span></div><div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_SHIFT                       6</span></div><div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">#define UART0_D_R6T6_WIDTH                       1</span></div><div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160;<span class="preprocessor">#define UART0_D_R6T6(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R6T6_SHIFT))&amp;UART0_D_R6T6_MASK)</span></div><div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_MASK                        0x80u</span></div><div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_SHIFT                       7</span></div><div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160;<span class="preprocessor">#define UART0_D_R7T7_WIDTH                       1</span></div><div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="preprocessor">#define UART0_D_R7T7(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_D_R7T7_SHIFT))&amp;UART0_D_R7T7_MASK)</span></div><div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="comment">/* MA1 Bit Fields */</span></div><div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_MASK                        0xFFu</span></div><div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_SHIFT                       0</span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#define UART0_MA1_MA_WIDTH                       8</span></div><div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="preprocessor">#define UART0_MA1_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA1_MA_SHIFT))&amp;UART0_MA1_MA_MASK)</span></div><div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">/* MA2 Bit Fields */</span></div><div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_MASK                        0xFFu</span></div><div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_SHIFT                       0</span></div><div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">#define UART0_MA2_MA_WIDTH                       8</span></div><div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#define UART0_MA2_MA(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_MA2_MA_SHIFT))&amp;UART0_MA2_MA_MASK)</span></div><div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="comment">/* C4 Bit Fields */</span></div><div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_MASK                        0x1Fu</span></div><div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_SHIFT                       0</span></div><div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#define UART0_C4_OSR_WIDTH                       5</span></div><div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define UART0_C4_OSR(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_OSR_SHIFT))&amp;UART0_C4_OSR_MASK)</span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor">#define UART0_C4_M10_MASK                        0x20u</span></div><div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define UART0_C4_M10_SHIFT                       5</span></div><div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">#define UART0_C4_M10_WIDTH                       1</span></div><div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">#define UART0_C4_M10(x)                          (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_M10_SHIFT))&amp;UART0_C4_M10_MASK)</span></div><div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_MASK                      0x40u</span></div><div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_SHIFT                     6</span></div><div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2_WIDTH                     1</span></div><div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN2(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_MAEN2_SHIFT))&amp;UART0_C4_MAEN2_MASK)</span></div><div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_MASK                      0x80u</span></div><div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_SHIFT                     7</span></div><div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1_WIDTH                     1</span></div><div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">#define UART0_C4_MAEN1(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C4_MAEN1_SHIFT))&amp;UART0_C4_MAEN1_MASK)</span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="comment">/* C5 Bit Fields */</span></div><div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_MASK                  0x1u</span></div><div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_SHIFT                 0</span></div><div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS_WIDTH                 1</span></div><div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">#define UART0_C5_RESYNCDIS(x)                    (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_RESYNCDIS_SHIFT))&amp;UART0_C5_RESYNCDIS_MASK)</span></div><div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_MASK                   0x2u</span></div><div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_SHIFT                  1</span></div><div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE_WIDTH                  1</span></div><div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">#define UART0_C5_BOTHEDGE(x)                     (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_BOTHEDGE_SHIFT))&amp;UART0_C5_BOTHEDGE_MASK)</span></div><div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_MASK                      0x20u</span></div><div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_SHIFT                     5</span></div><div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE_WIDTH                     1</span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor">#define UART0_C5_RDMAE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_RDMAE_SHIFT))&amp;UART0_C5_RDMAE_MASK)</span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_MASK                      0x80u</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_SHIFT                     7</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE_WIDTH                     1</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">#define UART0_C5_TDMAE(x)                        (((uint8_t)(((uint8_t)(x))&lt;&lt;UART0_C5_TDMAE_SHIFT))&amp;UART0_C5_TDMAE_MASK)</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160; <span class="comment">/* end of group UART0_Register_Masks */</span></div><div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;</div><div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;</div><div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="comment">/* UART0 - Peripheral instance base addresses */</span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral___access___layer.html#ga7a07348b4332ff6b88abf6092347deba"> 6271</a></span>&#160;<span class="preprocessor">#define UART0_BASE                               (0x4006A000u)</span></div><div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;</div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral___access___layer.html#ga0508661f121639ffdee7de2353a0def2"> 6273</a></span>&#160;<span class="preprocessor">#define UART0                                    ((UART0_Type *)UART0_BASE)</span></div><div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">#define UART0_BASE_PTR                           (UART0)</span></div><div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;</div><div class="line"><a name="l06276"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral___access___layer.html#ga8a253b5fc7493ab3549d47bee2360c83"> 6276</a></span>&#160;<span class="preprocessor">#define UART0_BASE_ADDRS                         { UART0_BASE }</span></div><div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;</div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___u_a_r_t0___peripheral___access___layer.html#ga9416d89d2bc04eb37311da5910f1c701"> 6278</a></span>&#160;<span class="preprocessor">#define UART0_BASE_PTRS                          { UART0 }</span></div><div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;</div><div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="comment">   -- UART0 - Register accessor macros</span></div><div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;</div><div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="comment">/* UART0 - Register instance definitions */</span></div><div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="comment">/* UART0 */</span></div><div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">#define UART0_BDH                                UART0_BDH_REG(UART0)</span></div><div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">#define UART0_BDL                                UART0_BDL_REG(UART0)</span></div><div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160;<span class="preprocessor">#define UART0_C1                                 UART0_C1_REG(UART0)</span></div><div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define UART0_C2                                 UART0_C2_REG(UART0)</span></div><div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">#define UART0_S1                                 UART0_S1_REG(UART0)</span></div><div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">#define UART0_S2                                 UART0_S2_REG(UART0)</span></div><div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">#define UART0_C3                                 UART0_C3_REG(UART0)</span></div><div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">#define UART0_D                                  UART0_D_REG(UART0)</span></div><div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160;<span class="preprocessor">#define UART0_MA1                                UART0_MA1_REG(UART0)</span></div><div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define UART0_MA2                                UART0_MA2_REG(UART0)</span></div><div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">#define UART0_C4                                 UART0_C4_REG(UART0)</span></div><div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">#define UART0_C5                                 UART0_C5_REG(UART0)</span></div><div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160; <span class="comment">/* end of group UART0_Register_Accessor_Macros */</span></div><div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160;</div><div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160; <span class="comment">/* end of group UART0_Peripheral_Access_Layer */</span></div><div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;</div><div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160;</div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="comment">** End of section using anonymous unions</span></div><div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;</div><div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">#if defined(__ARMCC_VERSION)</span></div><div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#elif defined(__CWCC__)</span></div><div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;<span class="preprocessor">  #pragma pop</span></div><div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#elif defined(__GNUC__)</span></div><div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;  <span class="comment">/* leave anonymous unions enabled */</span></div><div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">#elif defined(__IAR_SYSTEMS_ICC__)</span></div><div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">  #pragma language=default</span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">  #error Not supported compiler type</span></div><div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160; <span class="comment">/* end of group Peripheral_access_layer */</span></div><div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;</div><div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;</div><div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="comment">   -- Backward Compatibility</span></div><div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;</div><div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_DMAC(x)                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_MASK                   This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160;<span class="preprocessor">#define DMA_REQC_ARR_CFSM_SHIFT                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define DMA_REQC0                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">#define DMA_REQC1                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">#define DMA_REQC2                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">#define DMA_REQC3                                This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_MASK                         MCG_C6_CME_MASK</span></div><div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160;<span class="preprocessor">#define MCG_C6_CME0_SHIFT                        MCG_C6_CME_SHIFT</span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC0_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC0_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC0(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO0_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO0_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC1_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC1_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC1(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO1_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO1_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC2_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC2_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC2(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO2_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO2_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC3_MASK                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC3_SHIFT                     This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">#define MCM_MATCR_ATC3(x)                        This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO3_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">#define MCM_MATCR_RO3_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_MASK                   SIM_FCFG2_MAXADDR0_MASK</span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR_SHIFT                  SIM_FCFG2_MAXADDR0_SHIFT</span></div><div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define SIM_FCFG2_MAXADDR                        SIM_FCFG2_MAXADDR0</span></div><div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_MASK                       This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define SPI_C2_SPLPIE_SHIFT                      This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">#define UARTLP_Type                              UART0_Type</span></div><div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">#define UARTLP_BDH_REG                           UART0_BDH_REG</span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">#define UARTLP_BDL_REG                           UART0_BDL_REG</span></div><div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;<span class="preprocessor">#define UARTLP_C1_REG                            UART0_C1_REG</span></div><div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define UARTLP_C2_REG                            UART0_C2_REG</span></div><div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">#define UARTLP_S1_REG                            UART0_S1_REG</span></div><div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">#define UARTLP_S2_REG                            UART0_S2_REG</span></div><div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">#define UARTLP_C3_REG                            UART0_C3_REG</span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor">#define UARTLP_D_REG                             UART0_D_REG</span></div><div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define UARTLP_MA1_REG                           UART0_MA1_REG</span></div><div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160;<span class="preprocessor">#define UARTLP_MA2_REG                           UART0_MA2_REG</span></div><div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="preprocessor">#define UARTLP_C4_REG                            UART0_C4_REG</span></div><div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160;<span class="preprocessor">#define UARTLP_C5_REG                            UART0_C5_REG</span></div><div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_MASK                      UART0_BDH_SBR_MASK</span></div><div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR_SHIFT                     UART0_BDH_SBR_SHIFT</span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBR(x)                        UART0_BDH_SBR(x)</span></div><div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_MASK                     UART0_BDH_SBNS_MASK</span></div><div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">#define UARTLP_BDH_SBNS_SHIFT                    UART0_BDH_SBNS_SHIFT</span></div><div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_MASK                  UART0_BDH_RXEDGIE_MASK</span></div><div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="preprocessor">#define UARTLP_BDH_RXEDGIE_SHIFT                 UART0_BDH_RXEDGIE_SHIFT</span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_MASK                   UART0_BDH_LBKDIE_MASK</span></div><div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">#define UARTLP_BDH_LBKDIE_SHIFT                  UART0_BDH_LBKDIE_SHIFT</span></div><div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_MASK                      UART0_BDL_SBR_MASK</span></div><div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR_SHIFT                     UART0_BDL_SBR_SHIFT</span></div><div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">#define UARTLP_BDL_SBR(x)                        UART0_BDL_SBR(x)</span></div><div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_MASK                        UART0_C1_PT_MASK</span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor">#define UARTLP_C1_PT_SHIFT                       UART0_C1_PT_SHIFT</span></div><div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_MASK                        UART0_C1_PE_MASK</span></div><div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">#define UARTLP_C1_PE_SHIFT                       UART0_C1_PE_SHIFT</span></div><div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_MASK                       UART0_C1_ILT_MASK</span></div><div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">#define UARTLP_C1_ILT_SHIFT                      UART0_C1_ILT_SHIFT</span></div><div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_MASK                      UART0_C1_WAKE_MASK</span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor">#define UARTLP_C1_WAKE_SHIFT                     UART0_C1_WAKE_SHIFT</span></div><div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="preprocessor">#define UARTLP_C1_M_MASK                         UART0_C1_M_MASK</span></div><div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define UARTLP_C1_M_SHIFT                        UART0_C1_M_SHIFT</span></div><div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_MASK                      UART0_C1_RSRC_MASK</span></div><div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">#define UARTLP_C1_RSRC_SHIFT                     UART0_C1_RSRC_SHIFT</span></div><div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_MASK                    UART0_C1_DOZEEN_MASK</span></div><div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">#define UARTLP_C1_DOZEEN_SHIFT                   UART0_C1_DOZEEN_SHIFT</span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_MASK                     UART0_C1_LOOPS_MASK</span></div><div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="preprocessor">#define UARTLP_C1_LOOPS_SHIFT                    UART0_C1_LOOPS_SHIFT</span></div><div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_MASK                       UART0_C2_SBK_MASK</span></div><div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">#define UARTLP_C2_SBK_SHIFT                      UART0_C2_SBK_SHIFT</span></div><div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_MASK                       UART0_C2_RWU_MASK</span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor">#define UARTLP_C2_RWU_SHIFT                      UART0_C2_RWU_SHIFT</span></div><div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_MASK                        UART0_C2_RE_MASK</span></div><div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define UARTLP_C2_RE_SHIFT                       UART0_C2_RE_SHIFT</span></div><div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_MASK                        UART0_C2_TE_MASK</span></div><div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">#define UARTLP_C2_TE_SHIFT                       UART0_C2_TE_SHIFT</span></div><div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_MASK                      UART0_C2_ILIE_MASK</span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor">#define UARTLP_C2_ILIE_SHIFT                     UART0_C2_ILIE_SHIFT</span></div><div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_MASK                       UART0_C2_RIE_MASK</span></div><div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">#define UARTLP_C2_RIE_SHIFT                      UART0_C2_RIE_SHIFT</span></div><div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_MASK                      UART0_C2_TCIE_MASK</span></div><div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">#define UARTLP_C2_TCIE_SHIFT                     UART0_C2_TCIE_SHIFT</span></div><div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_MASK                       UART0_C2_TIE_MASK</span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor">#define UARTLP_C2_TIE_SHIFT                      UART0_C2_TIE_SHIFT</span></div><div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_MASK                        UART0_S1_PF_MASK</span></div><div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define UARTLP_S1_PF_SHIFT                       UART0_S1_PF_SHIFT</span></div><div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_MASK                        UART0_S1_FE_MASK</span></div><div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">#define UARTLP_S1_FE_SHIFT                       UART0_S1_FE_SHIFT</span></div><div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_MASK                        UART0_S1_NF_MASK</span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">#define UARTLP_S1_NF_SHIFT                       UART0_S1_NF_SHIFT</span></div><div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_MASK                        UART0_S1_OR_MASK</span></div><div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="preprocessor">#define UARTLP_S1_OR_SHIFT                       UART0_S1_OR_SHIFT</span></div><div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_MASK                      UART0_S1_IDLE_MASK</span></div><div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">#define UARTLP_S1_IDLE_SHIFT                     UART0_S1_IDLE_SHIFT</span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_MASK                      UART0_S1_RDRF_MASK</span></div><div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">#define UARTLP_S1_RDRF_SHIFT                     UART0_S1_RDRF_SHIFT</span></div><div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_MASK                        UART0_S1_TC_MASK</span></div><div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="preprocessor">#define UARTLP_S1_TC_SHIFT                       UART0_S1_TC_SHIFT</span></div><div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_MASK                      UART0_S1_TDRE_MASK</span></div><div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;<span class="preprocessor">#define UARTLP_S1_TDRE_SHIFT                     UART0_S1_TDRE_SHIFT</span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_MASK                       UART0_S2_RAF_MASK</span></div><div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define UARTLP_S2_RAF_SHIFT                      UART0_S2_RAF_SHIFT</span></div><div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_MASK                     UART0_S2_LBKDE_MASK</span></div><div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDE_SHIFT                    UART0_S2_LBKDE_SHIFT</span></div><div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_MASK                     UART0_S2_BRK13_MASK</span></div><div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160;<span class="preprocessor">#define UARTLP_S2_BRK13_SHIFT                    UART0_S2_BRK13_SHIFT</span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_MASK                     UART0_S2_RWUID_MASK</span></div><div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define UARTLP_S2_RWUID_SHIFT                    UART0_S2_RWUID_SHIFT</span></div><div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_MASK                     UART0_S2_RXINV_MASK</span></div><div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXINV_SHIFT                    UART0_S2_RXINV_SHIFT</span></div><div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_MASK                      UART0_S2_MSBF_MASK</span></div><div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160;<span class="preprocessor">#define UARTLP_S2_MSBF_SHIFT                     UART0_S2_MSBF_SHIFT</span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_MASK                   UART0_S2_RXEDGIF_MASK</span></div><div class="line"><a name="l06467"></a><span class="lineno"> 6467</span>&#160;<span class="preprocessor">#define UARTLP_S2_RXEDGIF_SHIFT                  UART0_S2_RXEDGIF_SHIFT</span></div><div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_MASK                    UART0_S2_LBKDIF_MASK</span></div><div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="preprocessor">#define UARTLP_S2_LBKDIF_SHIFT                   UART0_S2_LBKDIF_SHIFT</span></div><div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_MASK                      UART0_C3_PEIE_MASK</span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor">#define UARTLP_C3_PEIE_SHIFT                     UART0_C3_PEIE_SHIFT</span></div><div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_MASK                      UART0_C3_FEIE_MASK</span></div><div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="preprocessor">#define UARTLP_C3_FEIE_SHIFT                     UART0_C3_FEIE_SHIFT</span></div><div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_MASK                      UART0_C3_NEIE_MASK</span></div><div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;<span class="preprocessor">#define UARTLP_C3_NEIE_SHIFT                     UART0_C3_NEIE_SHIFT</span></div><div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_MASK                      UART0_C3_ORIE_MASK</span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define UARTLP_C3_ORIE_SHIFT                     UART0_C3_ORIE_SHIFT</span></div><div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_MASK                     UART0_C3_TXINV_MASK</span></div><div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXINV_SHIFT                    UART0_C3_TXINV_SHIFT</span></div><div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_MASK                     UART0_C3_TXDIR_MASK</span></div><div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160;<span class="preprocessor">#define UARTLP_C3_TXDIR_SHIFT                    UART0_C3_TXDIR_SHIFT</span></div><div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_MASK                      UART0_C3_R9T8_MASK</span></div><div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define UARTLP_C3_R9T8_SHIFT                     UART0_C3_R9T8_SHIFT</span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_MASK                      UART0_C3_R8T9_MASK</span></div><div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define UARTLP_C3_R8T9_SHIFT                     UART0_C3_R8T9_SHIFT</span></div><div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_MASK                       UART0_D_R0T0_MASK</span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor">#define UARTLP_D_R0T0_SHIFT                      UART0_D_R0T0_SHIFT</span></div><div class="line"><a name="l06488"></a><span class="lineno"> 6488</span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_MASK                       UART0_D_R1T1_MASK</span></div><div class="line"><a name="l06489"></a><span class="lineno"> 6489</span>&#160;<span class="preprocessor">#define UARTLP_D_R1T1_SHIFT                      UART0_D_R1T1_SHIFT</span></div><div class="line"><a name="l06490"></a><span class="lineno"> 6490</span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_MASK                       UART0_D_R2T2_MASK</span></div><div class="line"><a name="l06491"></a><span class="lineno"> 6491</span>&#160;<span class="preprocessor">#define UARTLP_D_R2T2_SHIFT                      UART0_D_R2T2_SHIFT</span></div><div class="line"><a name="l06492"></a><span class="lineno"> 6492</span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_MASK                       UART0_D_R3T3_MASK</span></div><div class="line"><a name="l06493"></a><span class="lineno"> 6493</span>&#160;<span class="preprocessor">#define UARTLP_D_R3T3_SHIFT                      UART0_D_R3T3_SHIFT</span></div><div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_MASK                       UART0_D_R4T4_MASK</span></div><div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;<span class="preprocessor">#define UARTLP_D_R4T4_SHIFT                      UART0_D_R4T4_SHIFT</span></div><div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_MASK                       UART0_D_R5T5_MASK</span></div><div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#define UARTLP_D_R5T5_SHIFT                      UART0_D_R5T5_SHIFT</span></div><div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_MASK                       UART0_D_R6T6_MASK</span></div><div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#define UARTLP_D_R6T6_SHIFT                      UART0_D_R6T6_SHIFT</span></div><div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_MASK                       UART0_D_R7T7_MASK</span></div><div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#define UARTLP_D_R7T7_SHIFT                      UART0_D_R7T7_SHIFT</span></div><div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_MASK                       UART0_MA1_MA_MASK</span></div><div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA_SHIFT                      UART0_MA1_MA_SHIFT</span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor">#define UARTLP_MA1_MA(x)                         UART0_MA1_MA(x)</span></div><div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_MASK                       UART0_MA2_MA_MASK</span></div><div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA_SHIFT                      UART0_MA2_MA_SHIFT</span></div><div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;<span class="preprocessor">#define UARTLP_MA2_MA(x)                         UART0_MA2_MA(x)</span></div><div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_MASK                       UART0_C4_OSR_MASK</span></div><div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR_SHIFT                      UART0_C4_OSR_SHIFT</span></div><div class="line"><a name="l06510"></a><span class="lineno"> 6510</span>&#160;<span class="preprocessor">#define UARTLP_C4_OSR(x)                         UART0_C4_OSR(x)</span></div><div class="line"><a name="l06511"></a><span class="lineno"> 6511</span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_MASK                       UART0_C4_M10_MASK</span></div><div class="line"><a name="l06512"></a><span class="lineno"> 6512</span>&#160;<span class="preprocessor">#define UARTLP_C4_M10_SHIFT                      UART0_C4_M10_SHIFT</span></div><div class="line"><a name="l06513"></a><span class="lineno"> 6513</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_MASK                     UART0_C4_MAEN2_MASK</span></div><div class="line"><a name="l06514"></a><span class="lineno"> 6514</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN2_SHIFT                    UART0_C4_MAEN2_SHIFT</span></div><div class="line"><a name="l06515"></a><span class="lineno"> 6515</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_MASK                     UART0_C4_MAEN1_MASK</span></div><div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;<span class="preprocessor">#define UARTLP_C4_MAEN1_SHIFT                    UART0_C4_MAEN1_SHIFT</span></div><div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_MASK                 UART0_C5_RESYNCDIS_MASK</span></div><div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;<span class="preprocessor">#define UARTLP_C5_RESYNCDIS_SHIFT                UART0_C5_RESYNCDIS_SHIFT</span></div><div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_MASK                  UART0_C5_BOTHEDGE_MASK</span></div><div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160;<span class="preprocessor">#define UARTLP_C5_BOTHEDGE_SHIFT                 UART0_C5_BOTHEDGE_SHIFT</span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_MASK                     UART0_C5_RDMAE_MASK</span></div><div class="line"><a name="l06522"></a><span class="lineno"> 6522</span>&#160;<span class="preprocessor">#define UARTLP_C5_RDMAE_SHIFT                    UART0_C5_RDMAE_SHIFT</span></div><div class="line"><a name="l06523"></a><span class="lineno"> 6523</span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_MASK                     UART0_C5_TDMAE_MASK</span></div><div class="line"><a name="l06524"></a><span class="lineno"> 6524</span>&#160;<span class="preprocessor">#define UARTLP_C5_TDMAE_SHIFT                    UART0_C5_TDMAE_SHIFT</span></div><div class="line"><a name="l06525"></a><span class="lineno"> 6525</span>&#160;<span class="preprocessor">#define UARTLP_BASES                             UARTLP_BASES</span></div><div class="line"><a name="l06526"></a><span class="lineno"> 6526</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_MASK                  This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;<span class="preprocessor">#define NV_FOPT_EZPORT_DIS_SHIFT                 This_symbol_has_been_deprecated</span></div><div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;<span class="preprocessor">#define ADC_BASES                                ADC_BASE_PTRS</span></div><div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;<span class="preprocessor">#define CMP_BASES                                CMP_BASE_PTRS</span></div><div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;<span class="preprocessor">#define CRC_BASES                                CRC_BASE_PTRS</span></div><div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160;<span class="preprocessor">#define DAC_BASES                                DAC_BASE_PTRS</span></div><div class="line"><a name="l06532"></a><span class="lineno"> 6532</span>&#160;<span class="preprocessor">#define DMA_BASES                                DMA_BASE_PTRS</span></div><div class="line"><a name="l06533"></a><span class="lineno"> 6533</span>&#160;<span class="preprocessor">#define DMAMUX_BASES                             DMAMUX_BASE_PTRS</span></div><div class="line"><a name="l06534"></a><span class="lineno"> 6534</span>&#160;<span class="preprocessor">#define FPTA_BASE_PTR                            FGPIOA_BASE_PTR</span></div><div class="line"><a name="l06535"></a><span class="lineno"> 6535</span>&#160;<span class="preprocessor">#define FPTA_BASE                                FGPIOA_BASE</span></div><div class="line"><a name="l06536"></a><span class="lineno"> 6536</span>&#160;<span class="preprocessor">#define FPTA                                     FGPIOA</span></div><div class="line"><a name="l06537"></a><span class="lineno"> 6537</span>&#160;<span class="preprocessor">#define FPTB_BASE_PTR                            FGPIOB_BASE_PTR</span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor">#define FPTB_BASE                                FGPIOB_BASE</span></div><div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;<span class="preprocessor">#define FPTB                                     FGPIOB</span></div><div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;<span class="preprocessor">#define FTFA_BASES                               FTFA_BASE_PTRS</span></div><div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;<span class="preprocessor">#define PTA_BASE_PTR                             GPIOA_BASE_PTR</span></div><div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160;<span class="preprocessor">#define PTA_BASE                                 GPIOA_BASE</span></div><div class="line"><a name="l06543"></a><span class="lineno"> 6543</span>&#160;<span class="preprocessor">#define PTA                                      GPIOA</span></div><div class="line"><a name="l06544"></a><span class="lineno"> 6544</span>&#160;<span class="preprocessor">#define PTB_BASE_PTR                             GPIOB_BASE_PTR</span></div><div class="line"><a name="l06545"></a><span class="lineno"> 6545</span>&#160;<span class="preprocessor">#define PTB_BASE                                 GPIOB_BASE</span></div><div class="line"><a name="l06546"></a><span class="lineno"> 6546</span>&#160;<span class="preprocessor">#define PTB                                      GPIOB</span></div><div class="line"><a name="l06547"></a><span class="lineno"> 6547</span>&#160;<span class="preprocessor">#define GPIO_BASES                               GPIO_BASE_PTRS</span></div><div class="line"><a name="l06548"></a><span class="lineno"> 6548</span>&#160;<span class="preprocessor">#define I2C_BASES                                I2C_BASE_PTRS</span></div><div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;<span class="preprocessor">#define LLWU_BASES                               LLWU_BASE_PTRS</span></div><div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;<span class="preprocessor">#define LPTMR_BASES                              LPTMR_BASE_PTRS</span></div><div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;<span class="preprocessor">#define MCG_BASES                                MCG_BASE_PTRS</span></div><div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;<span class="preprocessor">#define MCM_BASES                                MCM_BASE_PTRS</span></div><div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160;<span class="preprocessor">#define MTB_BASES                                MTB_BASE_PTRS</span></div><div class="line"><a name="l06554"></a><span class="lineno"> 6554</span>&#160;<span class="preprocessor">#define MTBDWT_BASES                             MTBDWT_BASE_PTRS</span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor">#define NV_BASES                                 NV_BASE_PTRS</span></div><div class="line"><a name="l06556"></a><span class="lineno"> 6556</span>&#160;<span class="preprocessor">#define OSC_BASES                                OSC_BASE_PTRS</span></div><div class="line"><a name="l06557"></a><span class="lineno"> 6557</span>&#160;<span class="preprocessor">#define PIT_BASES                                PIT_BASE_PTRS</span></div><div class="line"><a name="l06558"></a><span class="lineno"> 6558</span>&#160;<span class="preprocessor">#define PMC_BASES                                PMC_BASE_PTRS</span></div><div class="line"><a name="l06559"></a><span class="lineno"> 6559</span>&#160;<span class="preprocessor">#define PORT_BASES                               PORT_BASE_PTRS</span></div><div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;<span class="preprocessor">#define RCM_BASES                                RCM_BASE_PTRS</span></div><div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;<span class="preprocessor">#define ROM_BASES                                ROM_BASE_PTRS</span></div><div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;<span class="preprocessor">#define RTC_BASES                                RTC_BASE_PTRS</span></div><div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;<span class="preprocessor">#define SIM_BASES                                SIM_BASE_PTRS</span></div><div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160;<span class="preprocessor">#define SMC_BASES                                SMC_BASE_PTRS</span></div><div class="line"><a name="l06565"></a><span class="lineno"> 6565</span>&#160;<span class="preprocessor">#define SPI_BASES                                SPI_BASE_PTRS</span></div><div class="line"><a name="l06566"></a><span class="lineno"> 6566</span>&#160;<span class="preprocessor">#define TPM_BASES                                TPM_BASE_PTRS</span></div><div class="line"><a name="l06567"></a><span class="lineno"> 6567</span>&#160;<span class="preprocessor">#define UART0_BASES                              UART0_BASE_PTRS</span></div><div class="line"><a name="l06568"></a><span class="lineno"> 6568</span>&#160;<span class="preprocessor">#define UART_BASES                               UART_BASE_PTRS</span></div><div class="line"><a name="l06569"></a><span class="lineno"> 6569</span>&#160;<span class="preprocessor">#define LPTimer_IRQn                             LPTMR0_IRQn</span></div><div class="line"><a name="l06570"></a><span class="lineno"> 6570</span>&#160;<span class="preprocessor">#define LPTimer_IRQHandler                       LPTMR0_IRQHandler</span></div><div class="line"><a name="l06571"></a><span class="lineno"> 6571</span>&#160;<span class="preprocessor">#define LLW_IRQn                                 LLWU_IRQn</span></div><div class="line"><a name="l06572"></a><span class="lineno"> 6572</span>&#160;<span class="preprocessor">#define LLW_IRQHandler                           LLWU_IRQHandler</span></div><div class="line"><a name="l06573"></a><span class="lineno"> 6573</span>&#160; <span class="comment">/* end of group Backward_Compatibility_Symbols */</span></div><div class="line"><a name="l06577"></a><span class="lineno"> 6577</span>&#160;</div><div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;</div><div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;<span class="preprocessor">#else </span><span class="comment">/* #if !defined(MKL05Z4_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;  <span class="comment">/* There is already included the same memory map. Check if it is compatible (has the same major version) */</span></div><div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;<span class="preprocessor">  #if (MCU_MEM_MAP_VERSION != 0x0200u)</span></div><div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160;<span class="preprocessor">    #if (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING))</span></div><div class="line"><a name="l06583"></a><span class="lineno"> 6583</span>&#160;<span class="preprocessor">      #warning There are included two not compatible versions of memory maps. Please check possible differences.</span></div><div class="line"><a name="l06584"></a><span class="lineno"> 6584</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* (!defined(MCU_MEM_MAP_SUPPRESS_VERSION_WARNING)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l06585"></a><span class="lineno"> 6585</span>&#160;<span class="preprocessor">  #endif </span><span class="comment">/* (MCU_MEM_MAP_VERSION != 0x0200u) */</span><span class="preprocessor"></span></div><div class="line"><a name="l06586"></a><span class="lineno"> 6586</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* #if !defined(MKL05Z4_H_) */</span><span class="preprocessor"></span></div><div class="line"><a name="l06587"></a><span class="lineno"> 6587</span>&#160;</div><div class="line"><a name="l06588"></a><span class="lineno"> 6588</span>&#160;<span class="comment">/* MKL05Z4.h, eof. */</span></div><div class="ttc" id="struct_m_c_g___type_html"><div class="ttname"><a href="struct_m_c_g___type.html">MCG_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2504</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a6c06d0f41da108444a527e8ce5783559"><div class="ttname"><a href="struct_f_t_f_a___type.html#a6c06d0f41da108444a527e8ce5783559">FTFA_Type::FCCOB9</a></div><div class="ttdeci">__IO uint8_t FCCOB9</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1404</div></div>
<div class="ttc" id="struct_n_v___type_html_a39aa00a01f54dd8348854da97790e930"><div class="ttname"><a href="struct_n_v___type.html#a39aa00a01f54dd8348854da97790e930">NV_Type::BACKKEY6</a></div><div class="ttdeci">__I uint8_t BACKKEY6</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3390</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a154424bb0536f6a33640663f13e2b621"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a154424bb0536f6a33640663f13e2b621">UART0_Type::MA1</a></div><div class="ttdeci">__IO uint8_t MA1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5955</div></div>
<div class="ttc" id="struct_i2_c___type_html_a7e601051f907649a091973dd0ab2ea27"><div class="ttname"><a href="struct_i2_c___type.html#a7e601051f907649a091973dd0ab2ea27">I2C_Type::SLTL</a></div><div class="ttdeci">__IO uint8_t SLTL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1819</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af713fff7638ff0895a2f3096c292380b"><div class="ttname"><a href="struct_a_d_c___type.html#af713fff7638ff0895a2f3096c292380b">ADC_Type::CLPD</a></div><div class="ttdeci">__IO uint32_t CLPD</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:254</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a3fbf98cd4ed535962519dd5014a37a5b"><div class="ttname"><a href="struct_t_p_m___type.html#a3fbf98cd4ed535962519dd5014a37a5b">TPM_Type::CnSC</a></div><div class="ttdeci">__IO uint32_t CnSC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5512</div></div>
<div class="ttc" id="struct_a_d_c___type_html"><div class="ttname"><a href="struct_a_d_c___type.html">ADC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:242</div></div>
<div class="ttc" id="struct_d_m_a___type_html_adbc7cbe9425704ce98e9d8485ff2a555"><div class="ttname"><a href="struct_d_m_a___type.html#adbc7cbe9425704ce98e9d8485ff2a555">DMA_Type::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:919</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a57e6ec0cad8ae0e723d21531a184b6e7"><div class="ttname"><a href="struct_m_c_g___type.html#a57e6ec0cad8ae0e723d21531a184b6e7">MCG_Type::ATCVH</a></div><div class="ttdeci">__IO uint8_t ATCVH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2515</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a42fdb6887fa68d8210e845e35dd2a3f1"><div class="ttname"><a href="struct_m_t_b___type.html#a42fdb6887fa68d8210e845e35dd2a3f1">MTB_Type::AUTHSTAT</a></div><div class="ttdeci">__I uint32_t AUTHSTAT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2920</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_acba0923f8b819e440f2855d6054e42a2"><div class="ttname"><a href="struct_u_a_r_t0___type.html#acba0923f8b819e440f2855d6054e42a2">UART0_Type::BDH</a></div><div class="ttdeci">__IO uint8_t BDH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5947</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac67af627ea8267fe3b9cc6d3f052f06e"><div class="ttname"><a href="struct_m_t_b___type.html#ac67af627ea8267fe3b9cc6d3f052f06e">MTB_Type::FLOW</a></div><div class="ttdeci">__IO uint32_t FLOW</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2910</div></div>
<div class="ttc" id="struct_t_s_i___type_html_a0c186c2b608af571b13010c5cb4cb91d"><div class="ttname"><a href="struct_t_s_i___type.html#a0c186c2b608af571b13010c5cb4cb91d">TSI_Type::TSHD</a></div><div class="ttdeci">__IO uint32_t TSHD</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5774</div></div>
<div class="ttc" id="struct_p_i_t___type_html_af98efdc8f0866cbaa72e83cfa391cac9"><div class="ttname"><a href="struct_p_i_t___type.html#af98efdc8f0866cbaa72e83cfa391cac9">PIT_Type::CVAL</a></div><div class="ttdeci">__I uint32_t CVAL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3718</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a458ad3a0f0a3672e6083fd68ded6c357"><div class="ttname"><a href="struct_f_t_f_a___type.html#a458ad3a0f0a3672e6083fd68ded6c357">FTFA_Type::FPROT2</a></div><div class="ttdeci">__IO uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1407</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a8154e4b234b2abfc630cc6c141a9b83e"><div class="ttname"><a href="struct_m_t_b___type.html#a8154e4b234b2abfc630cc6c141a9b83e">MTB_Type::MODECTRL</a></div><div class="ttdeci">__I uint32_t MODECTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2913</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_a20069f4ac88fc12066ba90eea8fcbb58"><div class="ttname"><a href="struct_p_o_r_t___type.html#a20069f4ac88fc12066ba90eea8fcbb58">PORT_Type::ISFR</a></div><div class="ttdeci">__IO uint32_t ISFR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4023</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aded2b9c734957e9882cefccb5029c51f"><div class="ttname"><a href="struct_l_l_w_u___type.html#aded2b9c734957e9882cefccb5029c51f">LLWU_Type::ME</a></div><div class="ttdeci">__IO uint8_t ME</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2105</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a23fa3c271bf9f25b06221b037553f936"><div class="ttname"><a href="struct_p_m_c___type.html#a23fa3c271bf9f25b06221b037553f936">PMC_Type::REGSC</a></div><div class="ttdeci">__IO uint8_t REGSC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3878</div></div>
<div class="ttc" id="struct_d_m_a___type_html"><div class="ttname"><a href="struct_d_m_a___type.html">DMA_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:915</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a66e555718b109cdc22c8f72a1612a8f0"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a66e555718b109cdc22c8f72a1612a8f0">Reserved35_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:161</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1452eb8d202a03a390a021a8ed791698"><div class="ttname"><a href="struct_a_d_c___type.html#a1452eb8d202a03a390a021a8ed791698">ADC_Type::CLP3</a></div><div class="ttdeci">__IO uint32_t CLP3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:257</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a9aeb5c5840a95f1a33696f2f72786c19"><div class="ttname"><a href="struct_r_o_m___type.html#a9aeb5c5840a95f1a33696f2f72786c19">ROM_Type::PERIPHID5</a></div><div class="ttdeci">__I uint32_t PERIPHID5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4397</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a1081f8facbb93133c09e83ef18b90b10"><div class="ttname"><a href="struct_a_d_c___type.html#a1081f8facbb93133c09e83ef18b90b10">ADC_Type::OFS</a></div><div class="ttdeci">__IO uint32_t OFS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:251</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ad1270c76643ff1fe21d13af680be7cb3"><div class="ttname"><a href="struct_f_t_f_a___type.html#ad1270c76643ff1fe21d13af680be7cb3">FTFA_Type::FCCOB3</a></div><div class="ttdeci">__IO uint8_t FCCOB3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1394</div></div>
<div class="ttc" id="struct_s_m_c___type_html_af4f12c170087f5adb138c07010fc7027"><div class="ttname"><a href="struct_s_m_c___type.html#af4f12c170087f5adb138c07010fc7027">SMC_Type::PMSTAT</a></div><div class="ttdeci">__I uint8_t PMSTAT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5179</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_ad3b41ef02e6bfbe52a8459b45c3e3559"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#ad3b41ef02e6bfbe52a8459b45c3e3559">FGPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1256</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a915633a7eaffec105800e78bc3d4ead0"><div class="ttname"><a href="struct_s_i_m___type.html#a915633a7eaffec105800e78bc3d4ead0">SIM_Type::SOPT1CFG</a></div><div class="ttdeci">__I uint32_t SOPT1CFG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4811</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8fea9d52f23143b72c9916e66b252d3"><div class="ttname"><a href="struct_m_c_g___type.html#ae8fea9d52f23143b72c9916e66b252d3">MCG_Type::ATCVL</a></div><div class="ttdeci">__IO uint8_t ATCVL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2516</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac72766ca7476a2a74bd14042bc88aa05"><div class="ttname"><a href="struct_r_t_c___type.html#ac72766ca7476a2a74bd14042bc88aa05">RTC_Type::LR</a></div><div class="ttdeci">__IO uint32_t LR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4585</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ada1141c7fe188d49a47eeeabc068dfce"><div class="ttname"><a href="struct_s_i_m___type.html#ada1141c7fe188d49a47eeeabc068dfce">SIM_Type::SDID</a></div><div class="ttdeci">__I uint32_t SDID</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4820</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a6670b1d4c867e10492d42f2dff4c80b9"><div class="ttname"><a href="struct_t_p_m___type.html#a6670b1d4c867e10492d42f2dff4c80b9">TPM_Type::CONF</a></div><div class="ttdeci">__IO uint32_t CONF</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5518</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a2dee532f44b3946ac4239fe524fdb17a"><div class="ttname"><a href="struct_p_i_t___type.html#a2dee532f44b3946ac4239fe524fdb17a">PIT_Type::LTMR64L</a></div><div class="ttdeci">__I uint32_t LTMR64L</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3714</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a44780e402b18ebbbaec13d5a3694e523"><div class="ttname"><a href="struct_r_c_m___type.html#a44780e402b18ebbbaec13d5a3694e523">RCM_Type::SRS1</a></div><div class="ttdeci">__I uint8_t SRS1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4245</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a8ffb86dab507f41246546f88dd3b0951"><div class="ttname"><a href="struct_f_t_f_a___type.html#a8ffb86dab507f41246546f88dd3b0951">FTFA_Type::FCCOB8</a></div><div class="ttdeci">__IO uint8_t FCCOB8</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1405</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a6c70e08238cd1fda316a11095b493719"><div class="ttname"><a href="struct_g_p_i_o___type.html#a6c70e08238cd1fda316a11095b493719">GPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1671</div></div>
<div class="ttc" id="struct_s_i_m___type_html_aa0b1c0ff4681995d0d16f98b1008da72"><div class="ttname"><a href="struct_s_i_m___type.html#aa0b1c0ff4681995d0d16f98b1008da72">SIM_Type::SRVCOP</a></div><div class="ttdeci">__O uint32_t SRVCOP</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4836</div></div>
<div class="ttc" id="struct_c_m_p___type_html_ad84d485b61d0a301e766a2b58e0c2b39"><div class="ttname"><a href="struct_c_m_p___type.html#ad84d485b61d0a301e766a2b58e0c2b39">CMP_Type::CR0</a></div><div class="ttdeci">__IO uint8_t CR0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:543</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a27f066d0d5e08aec8376efcc66a77af1">Reserved20_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:146</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a7fd146380faf9dd7da4763f061b26564"><div class="ttname"><a href="struct_m_c_g___type.html#a7fd146380faf9dd7da4763f061b26564">MCG_Type::SC</a></div><div class="ttdeci">__IO uint8_t SC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2513</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a5b03a7e6e1e5aa067d9921ed02570be7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a5b03a7e6e1e5aa067d9921ed02570be7">Reserved25_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:151</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a917165eb46d551a993ecba21b275d2c2">Reserved45_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:171</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a29d8c8ea1f1cd3f4f1b34b4a48066b63"><div class="ttname"><a href="struct_s_i_m___type.html#a29d8c8ea1f1cd3f4f1b34b4a48066b63">SIM_Type::SOPT5</a></div><div class="ttdeci">__IO uint32_t SOPT5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4816</div></div>
<div class="ttc" id="struct_t_p_m___type_html_af139e79fdb6db938e7dee9d61b763755"><div class="ttname"><a href="struct_t_p_m___type.html#af139e79fdb6db938e7dee9d61b763755">TPM_Type::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5516</div></div>
<div class="ttc" id="struct_i2_c___type_html_a6e1b24826eb462af336d49e3a1b9f8db"><div class="ttname"><a href="struct_i2_c___type.html#a6e1b24826eb462af336d49e3a1b9f8db">I2C_Type::RA</a></div><div class="ttdeci">__IO uint8_t RA</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1815</div></div>
<div class="ttc" id="struct_n_v___type_html_ade5b560a7ad515e084070fde57ea32d7"><div class="ttname"><a href="struct_n_v___type.html#ade5b560a7ad515e084070fde57ea32d7">NV_Type::BACKKEY7</a></div><div class="ttdeci">__I uint8_t BACKKEY7</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3389</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ac379c70ba07274b40a71e94e3ac1e55e"><div class="ttname"><a href="struct_f_t_f_a___type.html#ac379c70ba07274b40a71e94e3ac1e55e">FTFA_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1393</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a0f61f3cd5d904066d9050e97aab24734"><div class="ttname"><a href="struct_d_a_c___type.html#a0f61f3cd5d904066d9050e97aab24734">DAC_Type::DATL</a></div><div class="ttdeci">__IO uint8_t DATL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:739</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a3739313253d53250920a429e3d9f8c9b"><div class="ttname"><a href="struct_m_c_g___type.html#a3739313253d53250920a429e3d9f8c9b">MCG_Type::C6</a></div><div class="ttdeci">__IO uint8_t C6</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2510</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a64796b7af780e1c18ad1e1d3142b46cf"><div class="ttname"><a href="struct_f_t_f_a___type.html#a64796b7af780e1c18ad1e1d3142b46cf">FTFA_Type::FPROT0</a></div><div class="ttdeci">__IO uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1409</div></div>
<div class="ttc" id="struct_a_d_c___type_html_ac8a4d66d82362aab14f46b3a2947a7b7"><div class="ttname"><a href="struct_a_d_c___type.html#ac8a4d66d82362aab14f46b3a2947a7b7">ADC_Type::CV1</a></div><div class="ttdeci">__IO uint32_t CV1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:247</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a851ad5e20cdeaac40c36ba02bef85a7b"><div class="ttname"><a href="struct_r_o_m___type.html#a851ad5e20cdeaac40c36ba02bef85a7b">ROM_Type::SYSACCESS</a></div><div class="ttdeci">__I uint32_t SYSACCESS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4395</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a77fa0dd832bc5b8615b2ed56faa1e83a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a77fa0dd832bc5b8615b2ed56faa1e83a">Reserved30_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:156</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a869842c366512b0bc4c29e77e8b32217">CMP0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:158</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a67c3b478ecf8133701bb898c68d7ebd5"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a67c3b478ecf8133701bb898c68d7ebd5">UART0_Type::MA2</a></div><div class="ttdeci">__IO uint8_t MA2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5956</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_af4e20147909cf3d6a8ec04750fc36833"><div class="ttname"><a href="struct_l_l_w_u___type.html#af4e20147909cf3d6a8ec04750fc36833">LLWU_Type::PE1</a></div><div class="ttdeci">__IO uint8_t PE1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2103</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_ab4eae4ee06e554db6797dbbcf67f9655"><div class="ttname"><a href="struct_p_o_r_t___type.html#ab4eae4ee06e554db6797dbbcf67f9655">PORT_Type::GPCLR</a></div><div class="ttdeci">__O uint32_t GPCLR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4020</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a19703688796e1c98616467f1f90fb1a4"><div class="ttname"><a href="struct_f_t_f_a___type.html#a19703688796e1c98616467f1f90fb1a4">FTFA_Type::FSTAT</a></div><div class="ttdeci">__IO uint8_t FSTAT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1390</div></div>
<div class="ttc" id="struct_d_m_a___type_html_af772e8c5ccda72b23f6460494c12857a"><div class="ttname"><a href="struct_d_m_a___type.html#af772e8c5ccda72b23f6460494c12857a">DMA_Type::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:918</div></div>
<div class="ttc" id="struct_i2_c___type_html_a4b1063d3e6b714b02cbcbf2e51a51f20"><div class="ttname"><a href="struct_i2_c___type.html#a4b1063d3e6b714b02cbcbf2e51a51f20">I2C_Type::F</a></div><div class="ttdeci">__IO uint8_t F</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1809</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a896df1de7ef2d6f21b14125801930b18"><div class="ttname"><a href="struct_t_p_m___type.html#a896df1de7ef2d6f21b14125801930b18">TPM_Type::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5509</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a4f154ffd079958033b8aba9bff12d5c9"><div class="ttname"><a href="struct_r_o_m___type.html#a4f154ffd079958033b8aba9bff12d5c9">ROM_Type::TABLEMARK</a></div><div class="ttdeci">__I uint32_t TABLEMARK</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4393</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a2f83ce3789ccc050807d9591035ca622"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a2f83ce3789ccc050807d9591035ca622">MTBDWT_Type::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3179</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a57600b87fbb88dd15a08ff990bcf6f28">DMA1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:143</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a1efb9476e302dfe00faf684173c5b6ea"><div class="ttname"><a href="struct_p_i_t___type.html#a1efb9476e302dfe00faf684173c5b6ea">PIT_Type::TCTRL</a></div><div class="ttdeci">__IO uint32_t TCTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3719</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:154</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ad7fc425f1a2a58455a2ad575749d44a5"><div class="ttname"><a href="struct_f_t_f_a___type.html#ad7fc425f1a2a58455a2ad575749d44a5">FTFA_Type::FPROT3</a></div><div class="ttdeci">__IO uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1406</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2d109efab0332c2f73d46d5ed65995a8">TPM1_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:160</div></div>
<div class="ttc" id="struct_m_t_b___type_html"><div class="ttname"><a href="struct_m_t_b___type.html">MTB_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2907</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a6d02ec6f721c03aadaab1c0555cd9fdd"><div class="ttname"><a href="struct_c_m_p___type.html#a6d02ec6f721c03aadaab1c0555cd9fdd">CMP_Type::MUXCR</a></div><div class="ttdeci">__IO uint8_t MUXCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:548</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a7e55725c1aeddef811d669f56c978529"><div class="ttname"><a href="struct_s_i_m___type.html#a7e55725c1aeddef811d669f56c978529">SIM_Type::UIDL</a></div><div class="ttdeci">__I uint32_t UIDL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4833</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a87e104e8342e5d79465af06775310486"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a87e104e8342e5d79465af06775310486">UART0_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5950</div></div>
<div class="ttc" id="core__cm0plus_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm0plus_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:198</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a7134612756edcce94990b51fcb4d99db"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a7134612756edcce94990b51fcb4d99db">UART0_Type::C5</a></div><div class="ttdeci">__IO uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5958</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a7855fccacbda9c6b44aab9545c080458"><div class="ttname"><a href="struct_f_t_f_a___type.html#a7855fccacbda9c6b44aab9545c080458">FTFA_Type::FCCOB6</a></div><div class="ttdeci">__IO uint8_t FCCOB6</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1399</div></div>
<div class="ttc" id="struct_i2_c___type_html"><div class="ttname"><a href="struct_i2_c___type.html">I2C_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1807</div></div>
<div class="ttc" id="struct_n_v___type_html_afb5e12b7f518197a87e81432749ba73d"><div class="ttname"><a href="struct_n_v___type.html#afb5e12b7f518197a87e81432749ba73d">NV_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3397</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a2c3bc7398673a5943ed0b834dae36881"><div class="ttname"><a href="struct_m_c_m___type.html#a2c3bc7398673a5943ed0b834dae36881">MCM_Type::PLACR</a></div><div class="ttdeci">__IO uint32_t PLACR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2762</div></div>
<div class="ttc" id="struct_d_m_a___type_html_af4baee4fdddfd3bea47a776541500832"><div class="ttname"><a href="struct_d_m_a___type.html#af4baee4fdddfd3bea47a776541500832">DMA_Type::DSR_BCR</a></div><div class="ttdeci">__IO uint32_t DSR_BCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:921</div></div>
<div class="ttc" id="struct_p_i_t___type_html_af54765dd193a93cd7bddf1eb6b0c30fa"><div class="ttname"><a href="struct_p_i_t___type.html#af54765dd193a93cd7bddf1eb6b0c30fa">PIT_Type::TFLG</a></div><div class="ttdeci">__IO uint32_t TFLG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3720</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a0c45cd85b1baf3e6a0a3a802e26cbe38"><div class="ttname"><a href="struct_m_c_g___type.html#a0c45cd85b1baf3e6a0a3a802e26cbe38">MCG_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2507</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a139bbc6054a970f8ed4bfddaf5a97dd2"><div class="ttname"><a href="struct_s_i_m___type.html#a139bbc6054a970f8ed4bfddaf5a97dd2">SIM_Type::SCGC5</a></div><div class="ttdeci">__IO uint32_t SCGC5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4823</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a71da199104a0c6df7a9b6ef58c5e4edb"><div class="ttname"><a href="struct_s_i_m___type.html#a71da199104a0c6df7a9b6ef58c5e4edb">SIM_Type::SOPT1</a></div><div class="ttdeci">__IO uint32_t SOPT1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4810</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:137</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a4b024acf78d441dd4b3dc6c29c4fc81c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a4b024acf78d441dd4b3dc6c29c4fc81c">Reserved29_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:155</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a3ee5e535bc4b3d1bd61cd9a853173d60"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a3ee5e535bc4b3d1bd61cd9a853173d60">FGPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1255</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a08b6c660bfe015ac0842ca95510420eb">ADC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:157</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a5ba1232e4d84912b6f6110d2b3194cb8"><div class="ttname"><a href="struct_c_m_p___type.html#a5ba1232e4d84912b6f6110d2b3194cb8">CMP_Type::SCR</a></div><div class="ttdeci">__IO uint8_t SCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:546</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3b8cdaa5f3bc728ac9ade1e50a536b18"><div class="ttname"><a href="struct_a_d_c___type.html#a3b8cdaa5f3bc728ac9ade1e50a536b18">ADC_Type::CLP4</a></div><div class="ttdeci">__IO uint32_t CLP4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:256</div></div>
<div class="ttc" id="struct_t_s_i___type_html_a80787b87ff094252f51f10fb1bba3ee5"><div class="ttname"><a href="struct_t_s_i___type.html#a80787b87ff094252f51f10fb1bba3ee5">TSI_Type::GENCS</a></div><div class="ttdeci">__IO uint32_t GENCS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5772</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a5f70bda0833af6097b825af5867a35b8"><div class="ttname"><a href="struct_f_t_f_a___type.html#a5f70bda0833af6097b825af5867a35b8">FTFA_Type::FCCOB5</a></div><div class="ttdeci">__IO uint8_t FCCOB5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1400</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html_adb92b388adf5799a5a59817ae6cbf7d1"><div class="ttname"><a href="struct_p_o_r_t___type.html#adb92b388adf5799a5a59817ae6cbf7d1">PORT_Type::GPCHR</a></div><div class="ttdeci">__O uint32_t GPCHR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4021</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a7a06923d73cbfb32196f92cec9832679"><div class="ttname"><a href="struct_l_l_w_u___type.html#a7a06923d73cbfb32196f92cec9832679">LLWU_Type::F1</a></div><div class="ttdeci">__IO uint8_t F1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2106</div></div>
<div class="ttc" id="struct_s_p_i___type_html"><div class="ttname"><a href="struct_s_p_i___type.html">SPI_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5310</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a42567e1697afc977709f14fe6d9f96a8"><div class="ttname"><a href="struct_s_i_m___type.html#a42567e1697afc977709f14fe6d9f96a8">SIM_Type::SOPT2</a></div><div class="ttdeci">__IO uint32_t SOPT2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4813</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a9b3bf99f08b8f7b357493c0743cc0ce2"><div class="ttname"><a href="struct_r_o_m___type.html#a9b3bf99f08b8f7b357493c0743cc0ce2">ROM_Type::PERIPHID3</a></div><div class="ttdeci">__I uint32_t PERIPHID3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4403</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a90e384732cd8a5ea37e04672d27e821e">Reserved39_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:165</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac5ff2c2ef6d58e8826deb51d8604c01e"><div class="ttname"><a href="struct_r_t_c___type.html#ac5ff2c2ef6d58e8826deb51d8604c01e">RTC_Type::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4583</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a7e83a4220c2fc40542aa700b6a98df41"><div class="ttname"><a href="struct_m_c_m___type.html#a7e83a4220c2fc40542aa700b6a98df41">MCM_Type::PLASC</a></div><div class="ttdeci">__I uint16_t PLASC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2760</div></div>
<div class="ttc" id="struct_d_a_c___type_html_afb00f6857479eca5081afacc76b9b621"><div class="ttname"><a href="struct_d_a_c___type.html#afb00f6857479eca5081afacc76b9b621">DAC_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:745</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac865168ba21f8b07bc1b89711e31162c"><div class="ttname"><a href="struct_m_t_b___type.html#ac865168ba21f8b07bc1b89711e31162c">MTB_Type::TAGCLEAR</a></div><div class="ttdeci">__I uint32_t TAGCLEAR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2916</div></div>
<div class="ttc" id="struct_o_s_c___type_html_afb099b77ea7a74fe342d9bf1335b86a6"><div class="ttname"><a href="struct_o_s_c___type.html#afb099b77ea7a74fe342d9bf1335b86a6">OSC_Type::CR</a></div><div class="ttdeci">__IO uint8_t CR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3604</div></div>
<div class="ttc" id="struct_n_v___type_html_aaabff2875971400e0975d365fd8bdd30"><div class="ttname"><a href="struct_n_v___type.html#aaabff2875971400e0975d365fd8bdd30">NV_Type::FOPT</a></div><div class="ttdeci">__I uint8_t FOPT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3398</div></div>
<div class="ttc" id="struct_t_s_i___type_html_a72534b6801402c0bd164b303a6c62915"><div class="ttname"><a href="struct_t_s_i___type.html#a72534b6801402c0bd164b303a6c62915">TSI_Type::DATA</a></div><div class="ttdeci">__IO uint32_t DATA</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5773</div></div>
<div class="ttc" id="struct_p_o_r_t___type_html"><div class="ttname"><a href="struct_p_o_r_t___type.html">PORT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4018</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a3d247e82572f60c60c5972ea5e8f7994">TSI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:168</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a734d6b60b4597e0e0fdbff02009cca85"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a734d6b60b4597e0e0fdbff02009cca85">UART0_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5954</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a6b39b132b13eaba36b30afc619637992"><div class="ttname"><a href="struct_t_p_m___type.html#a6b39b132b13eaba36b30afc619637992">TPM_Type::SC</a></div><div class="ttdeci">__IO uint32_t SC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5508</div></div>
<div class="ttc" id="struct_i2_c___type_html_ad1329971804f2071ee4684b0513b7cfc"><div class="ttname"><a href="struct_i2_c___type.html#ad1329971804f2071ee4684b0513b7cfc">I2C_Type::FLT</a></div><div class="ttdeci">__IO uint8_t FLT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1814</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8b7bac6898a42e6dadf89d7c8b07baaa">LLWU_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:149</div></div>
<div class="ttc" id="struct_p_i_t___type_html_a6880c80d3b65e0e5831b72371f607224"><div class="ttname"><a href="struct_p_i_t___type.html#a6880c80d3b65e0e5831b72371f607224">PIT_Type::LDVAL</a></div><div class="ttdeci">__IO uint32_t LDVAL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3717</div></div>
<div class="ttc" id="struct_i2_c___type_html_a5f4adcc09ad475b811d37f1462e82c74"><div class="ttname"><a href="struct_i2_c___type.html#a5f4adcc09ad475b811d37f1462e82c74">I2C_Type::A1</a></div><div class="ttdeci">__IO uint8_t A1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1808</div></div>
<div class="ttc" id="struct_i2_c___type_html_a8dc1b42eab0063baa1ddb76888a51bd3"><div class="ttname"><a href="struct_i2_c___type.html#a8dc1b42eab0063baa1ddb76888a51bd3">I2C_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1810</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a9e4e331c458808ec57a393932bf91e65"><div class="ttname"><a href="struct_r_c_m___type.html#a9e4e331c458808ec57a393932bf91e65">RCM_Type::SRS0</a></div><div class="ttdeci">__I uint8_t SRS0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4244</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ae12dc1e198cb7aa7602e59e36bbf43b6"><div class="ttname"><a href="struct_r_t_c___type.html#ae12dc1e198cb7aa7602e59e36bbf43b6">RTC_Type::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4584</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a1636c5dcfb4d992339f7b89a4669106a"><div class="ttname"><a href="struct_r_o_m___type.html#a1636c5dcfb4d992339f7b89a4669106a">ROM_Type::PERIPHID6</a></div><div class="ttdeci">__I uint32_t PERIPHID6</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4398</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_af158ac4151cbcc7b9b0747775d44ad6d"><div class="ttname"><a href="struct_f_t_f_a___type.html#af158ac4151cbcc7b9b0747775d44ad6d">FTFA_Type::FCCOB7</a></div><div class="ttdeci">__IO uint8_t FCCOB7</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1398</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aeb1160606f3387d12dadc263eec7b749"><div class="ttname"><a href="struct_s_m_c___type.html#aeb1160606f3387d12dadc263eec7b749">SMC_Type::PMPROT</a></div><div class="ttdeci">__IO uint8_t PMPROT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5176</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_aec9404442ba35916e2a747d2d0bf73de"><div class="ttname"><a href="struct_g_p_i_o___type.html#aec9404442ba35916e2a747d2d0bf73de">GPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1672</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a31f4fbe840f89695dac13d9541002d5a"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a31f4fbe840f89695dac13d9541002d5a">UART0_Type::S2</a></div><div class="ttdeci">__IO uint8_t S2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5952</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a13eed556a0b4ba771dbe4cf5ff71d156"><div class="ttname"><a href="struct_c_m_p___type.html#a13eed556a0b4ba771dbe4cf5ff71d156">CMP_Type::DACCR</a></div><div class="ttdeci">__IO uint8_t DACCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:547</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7bac5a0a1385b76292e97a48d04448bb"><div class="ttname"><a href="struct_a_d_c___type.html#a7bac5a0a1385b76292e97a48d04448bb">ADC_Type::CLPS</a></div><div class="ttdeci">__IO uint32_t CLPS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:255</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a1f090571c050a9c39871c4ecd72fa867"><div class="ttname"><a href="struct_r_o_m___type.html#a1f090571c050a9c39871c4ecd72fa867">ROM_Type::PERIPHID7</a></div><div class="ttdeci">__I uint32_t PERIPHID7</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4399</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ac67e5fa23e338883e5efd5b036164f26"><div class="ttname"><a href="struct_r_t_c___type.html#ac67e5fa23e338883e5efd5b036164f26">RTC_Type::TAR</a></div><div class="ttdeci">__IO uint32_t TAR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4581</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a53e80dc738a9dceaaa230afd667e3fd2"><div class="ttname"><a href="struct_s_i_m___type.html#a53e80dc738a9dceaaa230afd667e3fd2">SIM_Type::SCGC7</a></div><div class="ttdeci">__IO uint32_t SCGC7</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4825</div></div>
<div class="ttc" id="struct_s_p_i___type_html_a04efcea84d844fdf789652bd42165da8"><div class="ttname"><a href="struct_s_p_i___type.html#a04efcea84d844fdf789652bd42165da8">SPI_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5311</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a9d7b37aa4696adb170d1834de319ff68"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a9d7b37aa4696adb170d1834de319ff68">LPTMR_Type::CNR</a></div><div class="ttdeci">__IO uint32_t CNR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2365</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a80ed5731d6b625b56c6bbeedd8f9bcb8"><div class="ttname"><a href="struct_r_t_c___type.html#a80ed5731d6b625b56c6bbeedd8f9bcb8">RTC_Type::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4586</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a49f8406d0fa0efc705eb2c0c43ecf30c"><div class="ttname"><a href="struct_d_a_c___type.html#a49f8406d0fa0efc705eb2c0c43ecf30c">DAC_Type::C0</a></div><div class="ttdeci">__IO uint8_t C0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:744</div></div>
<div class="ttc" id="struct_d_m_a___type_html_afa67688eee65935f79df815d47c7e400"><div class="ttname"><a href="struct_d_m_a___type.html#afa67688eee65935f79df815d47c7e400">DMA_Type::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:927</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a95ff50f29c9dd8bb33ab20a0cbb24a67"><div class="ttname"><a href="struct_l_l_w_u___type.html#a95ff50f29c9dd8bb33ab20a0cbb24a67">LLWU_Type::PE2</a></div><div class="ttdeci">__IO uint8_t PE2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2104</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_ab8de577023c8314308dd2cf65e1a7e9c"><div class="ttname"><a href="struct_f_t_f_a___type.html#ab8de577023c8314308dd2cf65e1a7e9c">FTFA_Type::FSEC</a></div><div class="ttdeci">__I uint8_t FSEC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1392</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html"><div class="ttname"><a href="struct_l_l_w_u___type.html">LLWU_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2102</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_aa5b60a4852b1f75b35ac4535ec8fde47"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#aa5b60a4852b1f75b35ac4535ec8fde47">LPTMR_Type::CMR</a></div><div class="ttdeci">__IO uint32_t CMR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2364</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a663dcf8aee5c9dbe5ae363de6fc8d768"><div class="ttname"><a href="struct_m_c_g___type.html#a663dcf8aee5c9dbe5ae363de6fc8d768">MCG_Type::S</a></div><div class="ttdeci">__I uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2511</div></div>
<div class="ttc" id="struct_n_v___type_html_ae2121000a273d32aeeaf2f4100ea3471"><div class="ttname"><a href="struct_n_v___type.html#ae2121000a273d32aeeaf2f4100ea3471">NV_Type::BACKKEY5</a></div><div class="ttdeci">__I uint8_t BACKKEY5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3391</div></div>
<div class="ttc" id="struct_s_m_c___type_html_ab8623b594bbc8c61e5d223101fc90d97"><div class="ttname"><a href="struct_s_m_c___type.html#ab8623b594bbc8c61e5d223101fc90d97">SMC_Type::PMCTRL</a></div><div class="ttdeci">__IO uint8_t PMCTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5177</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a2a7672cdea44c417e9eaddd438fb3609"><div class="ttname"><a href="struct_m_c_g___type.html#a2a7672cdea44c417e9eaddd438fb3609">MCG_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2506</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a34fb9ec4faa6844853bcf05c48cceb4a"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a34fb9ec4faa6844853bcf05c48cceb4a">FGPIO_Type::PCOR</a></div><div class="ttdeci">__O uint32_t PCOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1253</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae81232294c57f0bd6330a979d7a62725"><div class="ttname"><a href="struct_m_c_g___type.html#ae81232294c57f0bd6330a979d7a62725">MCG_Type::C5</a></div><div class="ttdeci">__I uint8_t C5</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2509</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:136</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a4ebd8e379186d10e7c7afc3fbc5a2586"><div class="ttname"><a href="struct_m_t_b___type.html#a4ebd8e379186d10e7c7afc3fbc5a2586">MTB_Type::LOCKSTAT</a></div><div class="ttdeci">__I uint32_t LOCKSTAT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2919</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a6b4d2cfa69e811091662ca2130eaada8"><div class="ttname"><a href="struct_m_t_b___type.html#a6b4d2cfa69e811091662ca2130eaada8">MTB_Type::DEVICEARCH</a></div><div class="ttdeci">__I uint32_t DEVICEARCH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2921</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a51987694e33ef0a0d79e45f27621767c"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a51987694e33ef0a0d79e45f27621767c">FGPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1252</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a95f00b23f2ee0161c8087ae73e52980d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a95f00b23f2ee0161c8087ae73e52980d">Reserved40_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:166</div></div>
<div class="ttc" id="core__cm0plus_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0plus_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:196</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_acf3c819c9e0411d97ea828a9bf8388f0"><div class="ttname"><a href="struct_f_t_f_a___type.html#acf3c819c9e0411d97ea828a9bf8388f0">FTFA_Type::FCNFG</a></div><div class="ttdeci">__IO uint8_t FCNFG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1391</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a43869c36c7138f235ddd9613abdbdba9"><div class="ttname"><a href="struct_f_t_f_a___type.html#a43869c36c7138f235ddd9613abdbdba9">FTFA_Type::FCCOB2</a></div><div class="ttdeci">__IO uint8_t FCCOB2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1395</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:152</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a8272b49ef18300d267156bac2c81f9c7">TPM0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:159</div></div>
<div class="ttc" id="struct_m_c_g___type_html_ae8c2ac6766d7888e745befae1e0b39db"><div class="ttname"><a href="struct_m_c_g___type.html#ae8c2ac6766d7888e745befae1e0b39db">MCG_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2508</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html"><div class="ttname"><a href="struct_f_g_p_i_o___type.html">FGPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1250</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a429aba6c7571f26fdc0c6315c0f920a7"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a429aba6c7571f26fdc0c6315c0f920a7">LPTMR_Type::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2362</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a48ae373dabf0b833defec3f0c5f0e029">FTFA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:147</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a57aa0df779b5b476d8b4cd498e11a07d"><div class="ttname"><a href="struct_a_d_c___type.html#a57aa0df779b5b476d8b4cd498e11a07d">ADC_Type::CLP2</a></div><div class="ttdeci">__IO uint32_t CLP2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:258</div></div>
<div class="ttc" id="struct_n_v___type_html_ab01f94708b68f34fd5b40a18b21c6d76"><div class="ttname"><a href="struct_n_v___type.html#ab01f94708b68f34fd5b40a18b21c6d76">NV_Type::BACKKEY2</a></div><div class="ttdeci">__I uint8_t BACKKEY2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3386</div></div>
<div class="ttc" id="struct_t_p_m___type_html"><div class="ttname"><a href="struct_t_p_m___type.html">TPM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5507</div></div>
<div class="ttc" id="struct_m_c_g___type_html_a72de946c106d741e2e5f21c35988a7a1"><div class="ttname"><a href="struct_m_c_g___type.html#a72de946c106d741e2e5f21c35988a7a1">MCG_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2505</div></div>
<div class="ttc" id="struct_d_m_a___type_html_a7e5029eae45531c7e4f42c65fb3eb823"><div class="ttname"><a href="struct_d_m_a___type.html#a7e5029eae45531c7e4f42c65fb3eb823">DMA_Type::DSR</a></div><div class="ttdeci">__IO uint8_t DSR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:924</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_ac25ffbac07979e47c70c23e9ef41a0a7"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#ac25ffbac07979e47c70c23e9ef41a0a7">MTBDWT_Type::TBCTRL</a></div><div class="ttdeci">__IO uint32_t TBCTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3184</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ad08521bc1b834684ec167d3df1ca795d"><div class="ttname"><a href="struct_s_i_m___type.html#ad08521bc1b834684ec167d3df1ca795d">SIM_Type::FCFG1</a></div><div class="ttdeci">__IO uint32_t FCFG1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4828</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a34ecc6303d93b420da12f2e5c2c8366c">DMA3_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:145</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_ab05b7fdb5e480aad81590f74e965fa3b"><div class="ttname"><a href="struct_u_a_r_t0___type.html#ab05b7fdb5e480aad81590f74e965fa3b">UART0_Type::S1</a></div><div class="ttdeci">__IO uint8_t S1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5951</div></div>
<div class="ttc" id="struct_i2_c___type_html_a1cc523ad84714ff9fe3f28a9b2edccf7"><div class="ttname"><a href="struct_i2_c___type.html#a1cc523ad84714ff9fe3f28a9b2edccf7">I2C_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1813</div></div>
<div class="ttc" id="struct_n_v___type_html_a681eb6e0560291b4c2e83e4e85923347"><div class="ttname"><a href="struct_n_v___type.html#a681eb6e0560291b4c2e83e4e85923347">NV_Type::FPROT3</a></div><div class="ttdeci">__I uint8_t FPROT3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3393</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a54cf3bb3d65007c25a2a97568a355e09">DMA0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:142</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:135</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ad7892aac9a5a6b2723d34c8cdfc714d2"><div class="ttname"><a href="struct_s_p_i___type.html#ad7892aac9a5a6b2723d34c8cdfc714d2">SPI_Type::M</a></div><div class="ttdeci">__IO uint8_t M</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5318</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2212c7b8ea636a7df0c31f21556e4fae">RTC_Seconds_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:163</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a576676dbe6140e6ac08dfbf9a54aea17"><div class="ttname"><a href="struct_r_t_c___type.html#a576676dbe6140e6ac08dfbf9a54aea17">RTC_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4582</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a93853a8a41060ac37aa92ae9ee472c6e">LPTMR0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:170</div></div>
<div class="ttc" id="struct_i2_c___type_html_a4296f35ffa40f96e2695a8ab22177be6"><div class="ttname"><a href="struct_i2_c___type.html#a4296f35ffa40f96e2695a8ab22177be6">I2C_Type::SLTH</a></div><div class="ttdeci">__IO uint8_t SLTH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1818</div></div>
<div class="ttc" id="struct_r_t_c___type_html"><div class="ttname"><a href="struct_r_t_c___type.html">RTC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4578</div></div>
<div class="ttc" id="struct_t_p_m___type_html_a5568adb87a9f1410b3d003f8dc94f36c"><div class="ttname"><a href="struct_t_p_m___type.html#a5568adb87a9f1410b3d003f8dc94f36c">TPM_Type::MOD</a></div><div class="ttdeci">__IO uint32_t MOD</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5510</div></div>
<div class="ttc" id="struct_n_v___type_html_a0bc51ff64f2fe752028b0cf769f95f66"><div class="ttname"><a href="struct_n_v___type.html#a0bc51ff64f2fe752028b0cf769f95f66">NV_Type::BACKKEY4</a></div><div class="ttdeci">__I uint8_t BACKKEY4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3392</div></div>
<div class="ttc" id="struct_n_v___type_html_ad90570e3331407893b892cd722c8566c"><div class="ttname"><a href="struct_n_v___type.html#ad90570e3331407893b892cd722c8566c">NV_Type::BACKKEY1</a></div><div class="ttdeci">__I uint8_t BACKKEY1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3387</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a606a1dfbfff74854ed6d652a221a3fbb"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a606a1dfbfff74854ed6d652a221a3fbb">MTBDWT_Type::COMP</a></div><div class="ttdeci">__IO uint32_t COMP</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3178</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ab9d085b02f1b3c2ed7b0b7fe6ae4c947">PORTA_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:172</div></div>
<div class="ttc" id="struct_p_m_c___type_html"><div class="ttname"><a href="struct_p_m_c___type.html">PMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3875</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a43f035bc086a6c9959dde3e943d9c71c"><div class="ttname"><a href="struct_r_o_m___type.html#a43f035bc086a6c9959dde3e943d9c71c">ROM_Type::PERIPHID2</a></div><div class="ttdeci">__I uint32_t PERIPHID2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4402</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a361aec1ddf4e89774ea1d4a0fddd6ef4"><div class="ttname"><a href="struct_g_p_i_o___type.html#a361aec1ddf4e89774ea1d4a0fddd6ef4">GPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1669</div></div>
<div class="ttc" id="core__cm0plus_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0plus_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0plus.h:199</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a8e1fa8c8e1f8e07b41ca20b51f164daa"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a8e1fa8c8e1f8e07b41ca20b51f164daa">MTBDWT_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3186</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a7724cb1bd3cd8f4c9c7923592eef2621"><div class="ttname"><a href="struct_m_t_b___type.html#a7724cb1bd3cd8f4c9c7923592eef2621">MTB_Type::POSITION</a></div><div class="ttdeci">__IO uint32_t POSITION</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2908</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:150</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_a7687ed151bb22b61df62c1161a7ea041"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#a7687ed151bb22b61df62c1161a7ea041">FGPIO_Type::PDOR</a></div><div class="ttdeci">__IO uint32_t PDOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1251</div></div>
<div class="ttc" id="struct_m_c_m___type_html_a21b4db9fd3a7335e135c8bf0be800b92"><div class="ttname"><a href="struct_m_c_m___type.html#a21b4db9fd3a7335e135c8bf0be800b92">MCM_Type::PLAMC</a></div><div class="ttdeci">__I uint16_t PLAMC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2761</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a0e2e66f23af5bab0a706c769ae32a296"><div class="ttname"><a href="struct_m_t_b___type.html#a0e2e66f23af5bab0a706c769ae32a296">MTB_Type::MASTER</a></div><div class="ttdeci">__IO uint32_t MASTER</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2909</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_aa9e474c83dfadd1926f68f4fbdb8def3"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#aa9e474c83dfadd1926f68f4fbdb8def3">MTBDWT_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3187</div></div>
<div class="ttc" id="struct_r_o_m___type_html"><div class="ttname"><a href="struct_r_o_m___type.html">ROM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4391</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a068a3cf336bf35add39a93447b9ba980"><div class="ttname"><a href="struct_f_t_f_a___type.html#a068a3cf336bf35add39a93447b9ba980">FTFA_Type::FCCOB0</a></div><div class="ttdeci">__IO uint8_t FCCOB0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1397</div></div>
<div class="ttc" id="struct_i2_c___type_html_a148222c48ca2815cfe85c68a6cff61a7"><div class="ttname"><a href="struct_i2_c___type.html#a148222c48ca2815cfe85c68a6cff61a7">I2C_Type::SMB</a></div><div class="ttdeci">__IO uint8_t SMB</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1816</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a4d46f571d82c5c84402ed9df3ebf0f2d"><div class="ttname"><a href="struct_a_d_c___type.html#a4d46f571d82c5c84402ed9df3ebf0f2d">ADC_Type::CLP1</a></div><div class="ttdeci">__IO uint32_t CLP1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:259</div></div>
<div class="ttc" id="struct_d_a_c___type_html"><div class="ttname"><a href="struct_d_a_c___type.html">DAC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:737</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a3aff94600213596777c73f98a5937695"><div class="ttname"><a href="struct_m_t_b___type.html#a3aff94600213596777c73f98a5937695">MTB_Type::TAGSET</a></div><div class="ttdeci">__I uint32_t TAGSET</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2915</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:162</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a3c2b3bd7317c8347410247700bff991f"><div class="ttname"><a href="struct_a_d_c___type.html#a3c2b3bd7317c8347410247700bff991f">ADC_Type::PG</a></div><div class="ttdeci">__IO uint32_t PG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:252</div></div>
<div class="ttc" id="struct_c_m_p___type_html"><div class="ttname"><a href="struct_c_m_p___type.html">CMP_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:542</div></div>
<div class="ttc" id="struct_r_t_c___type_html_a5c8182569d4fb9aa8403e3f5933058a6"><div class="ttname"><a href="struct_r_t_c___type.html#a5c8182569d4fb9aa8403e3f5933058a6">RTC_Type::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4579</div></div>
<div class="ttc" id="struct_r_o_m___type_html_aee418d504db9fdd71aa4d1bb05677eeb"><div class="ttname"><a href="struct_r_o_m___type.html#aee418d504db9fdd71aa4d1bb05677eeb">ROM_Type::PERIPHID0</a></div><div class="ttdeci">__I uint32_t PERIPHID0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4400</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_aa94a3a9f881724ef6ed7658e387aa159"><div class="ttname"><a href="struct_l_l_w_u___type.html#aa94a3a9f881724ef6ed7658e387aa159">LLWU_Type::FILT1</a></div><div class="ttdeci">__IO uint8_t FILT1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2108</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083aa4897ad7f6f60bb37f339af7cc9c4477">LVD_LVW_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:148</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083abbb108c2729a964669d647df5c52b357">PIT_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:164</div></div>
<div class="ttc" id="struct_m_c_m___type_html"><div class="ttname"><a href="struct_m_c_m___type.html">MCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2758</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a7397e1ccace879809b64c8b689a13418"><div class="ttname"><a href="struct_a_d_c___type.html#a7397e1ccace879809b64c8b689a13418">ADC_Type::SC2</a></div><div class="ttdeci">__IO uint32_t SC2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:249</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a13cd3ae44eb3c9ea266a5ea80113618d">MCG_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:169</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:139</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_aba427ecdff61ac2f17df50b49bbdaaf7"><div class="ttname"><a href="struct_f_t_f_a___type.html#aba427ecdff61ac2f17df50b49bbdaaf7">FTFA_Type::FCCOBB</a></div><div class="ttdeci">__IO uint8_t FCCOBB</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1402</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a4614ee4350368662de4415d1ec90f2ee"><div class="ttname"><a href="struct_f_t_f_a___type.html#a4614ee4350368662de4415d1ec90f2ee">FTFA_Type::FCCOB1</a></div><div class="ttdeci">__IO uint8_t FCCOB1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1396</div></div>
<div class="ttc" id="struct_i2_c___type_html_a25bd966a745df11edd849836e17a2457"><div class="ttname"><a href="struct_i2_c___type.html#a25bd966a745df11edd849836e17a2457">I2C_Type::A2</a></div><div class="ttdeci">__IO uint8_t A2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1817</div></div>
<div class="ttc" id="struct_d_a_c___type_html_ad8322a8c7a81901521c43219cb6fbca6"><div class="ttname"><a href="struct_d_a_c___type.html#ad8322a8c7a81901521c43219cb6fbca6">DAC_Type::DATH</a></div><div class="ttdeci">__IO uint8_t DATH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:740</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a089c1cc67b67d8cc7ac213a28d317bf8"><div class="ttname"><a href="struct_a_d_c___type.html#a089c1cc67b67d8cc7ac213a28d317bf8">ADC_Type::CFG2</a></div><div class="ttdeci">__IO uint32_t CFG2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:245</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083ac9ca423b154bee911b31302d45ad8fd3">PORTB_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:173</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47763017202bec732ed0b9fe089f0820"><div class="ttname"><a href="struct_c_m_p___type.html#a47763017202bec732ed0b9fe089f0820">CMP_Type::CR1</a></div><div class="ttdeci">__IO uint8_t CR1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:544</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_a7a188471da28d30cc94dacf6ad1bf9bc"><div class="ttname"><a href="struct_u_a_r_t0___type.html#a7a188471da28d30cc94dacf6ad1bf9bc">UART0_Type::C4</a></div><div class="ttdeci">__IO uint8_t C4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5957</div></div>
<div class="ttc" id="struct_m_t_b___type_html_ac85f7345e54aeacd03e3c5ad6c1530d1"><div class="ttname"><a href="struct_m_t_b___type.html#ac85f7345e54aeacd03e3c5ad6c1530d1">MTB_Type::DEVICECFG</a></div><div class="ttdeci">__I uint32_t DEVICECFG</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2923</div></div>
<div class="ttc" id="struct_r_c_m___type_html_ad0261f1d5010d46de000a3a9714b4c6d"><div class="ttname"><a href="struct_r_c_m___type.html#ad0261f1d5010d46de000a3a9714b4c6d">RCM_Type::RPFC</a></div><div class="ttdeci">__IO uint8_t RPFC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4247</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_aee846649aa640625ebda22e421a8b276"><div class="ttname"><a href="struct_u_a_r_t0___type.html#aee846649aa640625ebda22e421a8b276">UART0_Type::C1</a></div><div class="ttdeci">__IO uint8_t C1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5949</div></div>
<div class="ttc" id="struct_o_s_c___type_html"><div class="ttname"><a href="struct_o_s_c___type.html">OSC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3603</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a2a11ef329f8608f682f640f40db93466"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a2a11ef329f8608f682f640f40db93466">Reserved27_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:153</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a269fc0ec9450f3e86b2acddef2db7999"><div class="ttname"><a href="struct_g_p_i_o___type.html#a269fc0ec9450f3e86b2acddef2db7999">GPIO_Type::PDIR</a></div><div class="ttdeci">__I uint32_t PDIR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1673</div></div>
<div class="ttc" id="struct_s_p_i___type_html_ab6c4f843fc2730530f66b1c6ce835fbc"><div class="ttname"><a href="struct_s_p_i___type.html#ab6c4f843fc2730530f66b1c6ce835fbc">SPI_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5312</div></div>
<div class="ttc" id="struct_i2_c___type_html_a545035e76e1c914229d2a60cce227fa0"><div class="ttname"><a href="struct_i2_c___type.html#a545035e76e1c914229d2a60cce227fa0">I2C_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1812</div></div>
<div class="ttc" id="struct_s_m_c___type_html_aae7ce3860f0e8c664e2e345e8936dbdc"><div class="ttname"><a href="struct_s_m_c___type.html#aae7ce3860f0e8c664e2e345e8936dbdc">SMC_Type::STOPCTRL</a></div><div class="ttdeci">__IO uint8_t STOPCTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5178</div></div>
<div class="ttc" id="struct_n_v___type_html"><div class="ttname"><a href="struct_n_v___type.html">NV_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3384</div></div>
<div class="ttc" id="struct_n_v___type_html_a84e62b140feac9fcae8b251607c814e7"><div class="ttname"><a href="struct_n_v___type.html#a84e62b140feac9fcae8b251607c814e7">NV_Type::BACKKEY0</a></div><div class="ttdeci">__I uint8_t BACKKEY0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3388</div></div>
<div class="ttc" id="struct_i2_c___type_html_a162318256d0b1b10410f02ffee1faeb3"><div class="ttname"><a href="struct_i2_c___type.html#a162318256d0b1b10410f02ffee1faeb3">I2C_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1811</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a669ea2d1371abbcd552de208ea9230bc"><div class="ttname"><a href="struct_g_p_i_o___type.html#a669ea2d1371abbcd552de208ea9230bc">GPIO_Type::PSOR</a></div><div class="ttdeci">__O uint32_t PSOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1670</div></div>
<div class="ttc" id="struct_t_s_i___type_html"><div class="ttname"><a href="struct_t_s_i___type.html">TSI_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5771</div></div>
<div class="ttc" id="struct_n_v___type_html_a99c28a1d24b507ca392b62abd7326c22"><div class="ttname"><a href="struct_n_v___type.html#a99c28a1d24b507ca392b62abd7326c22">NV_Type::BACKKEY3</a></div><div class="ttdeci">__I uint8_t BACKKEY3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3385</div></div>
<div class="ttc" id="struct_p_i_t___type_html"><div class="ttname"><a href="struct_p_i_t___type.html">PIT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3710</div></div>
<div class="ttc" id="struct_d_m_a_m_u_x___type_html"><div class="ttname"><a href="struct_d_m_a_m_u_x___type.html">DMAMUX_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1148</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a6a16a2d49b11f46bd5874de212f1899e"><div class="ttname"><a href="struct_s_i_m___type.html#a6a16a2d49b11f46bd5874de212f1899e">SIM_Type::FCFG2</a></div><div class="ttdeci">__I uint32_t FCFG2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4829</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_ab4f3c8fc7eb6fb38c3c00dd08257938e"><div class="ttname"><a href="struct_u_a_r_t0___type.html#ab4f3c8fc7eb6fb38c3c00dd08257938e">UART0_Type::BDL</a></div><div class="ttdeci">__IO uint8_t BDL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5948</div></div>
<div class="ttc" id="struct_r_t_c___type_html_ab718ffaf4897a4eec35a15790bae8806"><div class="ttname"><a href="struct_r_t_c___type.html#ab718ffaf4897a4eec35a15790bae8806">RTC_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4580</div></div>
<div class="ttc" id="struct_a_d_c___type_html_aca49bcd5d7bc64184e106decf4e7f750"><div class="ttname"><a href="struct_a_d_c___type.html#aca49bcd5d7bc64184e106decf4e7f750">ADC_Type::CV2</a></div><div class="ttdeci">__IO uint32_t CV2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:248</div></div>
<div class="ttc" id="struct_p_m_c___type_html_abc2abe9e83245fcd84da5a78bbea23ea"><div class="ttname"><a href="struct_p_m_c___type.html#abc2abe9e83245fcd84da5a78bbea23ea">PMC_Type::LVDSC2</a></div><div class="ttdeci">__IO uint8_t LVDSC2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3877</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html_a762750e61f8a71eae4ee81d9cc02fc51"><div class="ttname"><a href="struct_l_p_t_m_r___type.html#a762750e61f8a71eae4ee81d9cc02fc51">LPTMR_Type::PSR</a></div><div class="ttdeci">__IO uint32_t PSR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2363</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3427fbd07b693e2c8d95a79d481b694d"><div class="ttname"><a href="struct_s_i_m___type.html#a3427fbd07b693e2c8d95a79d481b694d">SIM_Type::CLKDIV1</a></div><div class="ttdeci">__IO uint32_t CLKDIV1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4826</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ac2befe5f01ae11bccda33a84cff453b0"><div class="ttname"><a href="struct_p_i_t___type.html#ac2befe5f01ae11bccda33a84cff453b0">PIT_Type::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3711</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ab35fe0b2593c29a2fd320cf4a667094c"><div class="ttname"><a href="struct_s_i_m___type.html#ab35fe0b2593c29a2fd320cf4a667094c">SIM_Type::SCGC4</a></div><div class="ttdeci">__IO uint32_t SCGC4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4822</div></div>
<div class="ttc" id="struct_t_p_m___type_html_ab8cfe6651f0ed5a39fa66ae9748046f9"><div class="ttname"><a href="struct_t_p_m___type.html#ab8cfe6651f0ed5a39fa66ae9748046f9">TPM_Type::CnV</a></div><div class="ttdeci">__IO uint32_t CnV</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5513</div></div>
<div class="ttc" id="struct_r_c_m___type_html_a449e78f6ff13d0f186b722a140027d6b"><div class="ttname"><a href="struct_r_c_m___type.html#a449e78f6ff13d0f186b722a140027d6b">RCM_Type::RPFW</a></div><div class="ttdeci">__IO uint8_t RPFW</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4248</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html">MTBDWT_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3174</div></div>
<div class="ttc" id="struct_s_i_m___type_html_afe7bedcfac80b29f0b39bbdb79b4d1ef"><div class="ttname"><a href="struct_s_i_m___type.html#afe7bedcfac80b29f0b39bbdb79b4d1ef">SIM_Type::COPC</a></div><div class="ttdeci">__IO uint32_t COPC</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4835</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a3673a8cdd4cf80d15491e56214ee3124"><div class="ttname"><a href="struct_s_i_m___type.html#a3673a8cdd4cf80d15491e56214ee3124">SIM_Type::UIDMH</a></div><div class="ttdeci">__I uint32_t UIDMH</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4831</div></div>
<div class="ttc" id="struct_l_p_t_m_r___type_html"><div class="ttname"><a href="struct_l_p_t_m_r___type.html">LPTMR_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2361</div></div>
<div class="ttc" id="struct_c_m_p___type_html_a47d6d877c8d3ddc7febc7314cf1a0376"><div class="ttname"><a href="struct_c_m_p___type.html#a47d6d877c8d3ddc7febc7314cf1a0376">CMP_Type::FPR</a></div><div class="ttdeci">__IO uint8_t FPR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:545</div></div>
<div class="ttc" id="struct_s_m_c___type_html"><div class="ttname"><a href="struct_s_m_c___type.html">SMC_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5175</div></div>
<div class="ttc" id="struct_d_a_c___type_html_acee3e246d2964c0a7165755319ad8d72"><div class="ttname"><a href="struct_d_a_c___type.html#acee3e246d2964c0a7165755319ad8d72">DAC_Type::SR</a></div><div class="ttdeci">__IO uint8_t SR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:743</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a1995ae7c6cbcede0825d67e2fc3505ca"><div class="ttname"><a href="struct_s_i_m___type.html#a1995ae7c6cbcede0825d67e2fc3505ca">SIM_Type::UIDML</a></div><div class="ttdeci">__I uint32_t UIDML</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4832</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html_aae963e17256f95d94a6c785401e2a717"><div class="ttname"><a href="struct_u_a_r_t0___type.html#aae963e17256f95d94a6c785401e2a717">UART0_Type::C3</a></div><div class="ttdeci">__IO uint8_t C3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5953</div></div>
<div class="ttc" id="struct_p_i_t___type_html_ae9ce421fcde49cce87a5aa9982a8515b"><div class="ttname"><a href="struct_p_i_t___type.html#ae9ce421fcde49cce87a5aa9982a8515b">PIT_Type::LTMR64H</a></div><div class="ttdeci">__I uint32_t LTMR64H</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3713</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a8874f5653f83f5f1b0fdbf0b7caf28d2"><div class="ttname"><a href="struct_f_t_f_a___type.html#a8874f5653f83f5f1b0fdbf0b7caf28d2">FTFA_Type::FPROT1</a></div><div class="ttdeci">__IO uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1408</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a3a234e91bd3ead336096d430edb11b97"><div class="ttname"><a href="struct_m_t_b___type.html#a3a234e91bd3ead336096d430edb11b97">MTB_Type::DEVICETYPID</a></div><div class="ttdeci">__I uint32_t DEVICETYPID</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2924</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a5736205996ff7fc8e4eba49f8f0e44ea"><div class="ttname"><a href="struct_l_l_w_u___type.html#a5736205996ff7fc8e4eba49f8f0e44ea">LLWU_Type::FILT2</a></div><div class="ttdeci">__IO uint8_t FILT2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2109</div></div>
<div class="ttc" id="struct_n_v___type_html_a0a1513e86bf3647e0179fc0f547a9b1e"><div class="ttname"><a href="struct_n_v___type.html#a0a1513e86bf3647e0179fc0f547a9b1e">NV_Type::FPROT0</a></div><div class="ttdeci">__I uint8_t FPROT0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3396</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a18689175e64a715367784c7c84c0200d"><div class="ttname"><a href="struct_a_d_c___type.html#a18689175e64a715367784c7c84c0200d">ADC_Type::CLP0</a></div><div class="ttdeci">__IO uint32_t CLP0</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:260</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:138</div></div>
<div class="ttc" id="struct_n_v___type_html_a4e85ed3eff018d579013a9e26e987f35"><div class="ttname"><a href="struct_n_v___type.html#a4e85ed3eff018d579013a9e26e987f35">NV_Type::FPROT1</a></div><div class="ttdeci">__I uint8_t FPROT1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3395</div></div>
<div class="ttc" id="struct_p_m_c___type_html_a2aa5e7cebe52d9d7fbe071a4751b2a6c"><div class="ttname"><a href="struct_p_m_c___type.html#a2aa5e7cebe52d9d7fbe071a4751b2a6c">PMC_Type::LVDSC1</a></div><div class="ttdeci">__IO uint8_t LVDSC1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3876</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a9ded7fd61aa303451e9e9ebbb9b714f8"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a9ded7fd61aa303451e9e9ebbb9b714f8">MTBDWT_Type::FCT</a></div><div class="ttdeci">__IO uint32_t FCT</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3180</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a55cdb59f7fc85152196f0dcb1bd67835"><div class="ttname"><a href="struct_f_t_f_a___type.html#a55cdb59f7fc85152196f0dcb1bd67835">FTFA_Type::FCCOB4</a></div><div class="ttdeci">__IO uint8_t FCCOB4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1401</div></div>
<div class="ttc" id="struct_r_o_m___type_html_a235e8c943594532e8e0a5bbb97b4e7e5"><div class="ttname"><a href="struct_r_o_m___type.html#a235e8c943594532e8e0a5bbb97b4e7e5">ROM_Type::PERIPHID1</a></div><div class="ttdeci">__I uint32_t PERIPHID1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4401</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html"><div class="ttname"><a href="struct_f_t_f_a___type.html">FTFA_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1389</div></div>
<div class="ttc" id="struct_s_i_m___type_html_acf5d10bb5b9bcea4c60a1b30b7499f2e"><div class="ttname"><a href="struct_s_i_m___type.html#acf5d10bb5b9bcea4c60a1b30b7499f2e">SIM_Type::SOPT7</a></div><div class="ttdeci">__IO uint32_t SOPT7</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4818</div></div>
<div class="ttc" id="struct_m_c_m___type_html_ab348a25b07589bffba2e65b94448a0fd"><div class="ttname"><a href="struct_m_c_m___type.html#ab348a25b07589bffba2e65b94448a0fd">MCM_Type::CPO</a></div><div class="ttdeci">__IO uint32_t CPO</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2764</div></div>
<div class="ttc" id="struct_s_i_m___type_html_ae14fa2f76246338c738acd9a19e5e2f0"><div class="ttname"><a href="struct_s_i_m___type.html#ae14fa2f76246338c738acd9a19e5e2f0">SIM_Type::SCGC6</a></div><div class="ttdeci">__IO uint32_t SCGC6</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4824</div></div>
<div class="ttc" id="struct_s_p_i___type_html_aae6fc780cc6e75458018f7439f29bcb9"><div class="ttname"><a href="struct_s_p_i___type.html#aae6fc780cc6e75458018f7439f29bcb9">SPI_Type::S</a></div><div class="ttdeci">__IO uint8_t S</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5314</div></div>
<div class="ttc" id="struct_d_a_c___type_html_a4128157a759ed11a7ac5b3daf56cd7d2"><div class="ttname"><a href="struct_d_a_c___type.html#a4128157a759ed11a7ac5b3daf56cd7d2">DAC_Type::C2</a></div><div class="ttdeci">__IO uint8_t C2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:746</div></div>
<div class="ttc" id="struct_f_g_p_i_o___type_html_ac4d469435865de374da0405520c9f524"><div class="ttname"><a href="struct_f_g_p_i_o___type.html#ac4d469435865de374da0405520c9f524">FGPIO_Type::PTOR</a></div><div class="ttdeci">__O uint32_t PTOR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1254</div></div>
<div class="ttc" id="struct_r_o_m___type_html_aaec55198466664fa61b28364e5c48ffc"><div class="ttname"><a href="struct_r_o_m___type.html#aaec55198466664fa61b28364e5c48ffc">ROM_Type::PERIPHID4</a></div><div class="ttdeci">__I uint32_t PERIPHID4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4396</div></div>
<div class="ttc" id="struct_l_l_w_u___type_html_a3c0a1985283644dfd4d68600e899b55f"><div class="ttname"><a href="struct_l_l_w_u___type.html#a3c0a1985283644dfd4d68600e899b55f">LLWU_Type::F3</a></div><div class="ttdeci">__I uint8_t F3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2107</div></div>
<div class="ttc" id="struct_a_d_c___type_html_af69704301d23c620abacbbdfa7caa05e"><div class="ttname"><a href="struct_a_d_c___type.html#af69704301d23c620abacbbdfa7caa05e">ADC_Type::SC3</a></div><div class="ttdeci">__IO uint32_t SC3</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:250</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html"><div class="ttname"><a href="struct_g_p_i_o___type.html">GPIO_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1668</div></div>
<div class="ttc" id="struct_n_v___type_html_a4d8b08ba5cfdb89cf82724db412bc041"><div class="ttname"><a href="struct_n_v___type.html#a4d8b08ba5cfdb89cf82724db412bc041">NV_Type::FPROT2</a></div><div class="ttdeci">__I uint8_t FPROT2</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3394</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a203b0e7d071d7b0e275eec1d73e99d88">DMA2_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:144</div></div>
<div class="ttc" id="struct_r_c_m___type_html"><div class="ttname"><a href="struct_r_c_m___type.html">RCM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4243</div></div>
<div class="ttc" id="struct_s_i_m___type_html_a44b7f87f2a822cb3f8f1275f478e485d"><div class="ttname"><a href="struct_s_i_m___type.html#a44b7f87f2a822cb3f8f1275f478e485d">SIM_Type::SOPT4</a></div><div class="ttdeci">__IO uint32_t SOPT4</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4815</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a38c78b00a36beca209818b64977139dd"><div class="ttname"><a href="struct_m_t_b___type.html#a38c78b00a36beca209818b64977139dd">MTB_Type::BASE</a></div><div class="ttdeci">__I uint32_t BASE</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2911</div></div>
<div class="ttc" id="struct_s_p_i___type_html_aa2adfd805d46b25e2cc5291efbfd03cb"><div class="ttname"><a href="struct_s_p_i___type.html#aa2adfd805d46b25e2cc5291efbfd03cb">SPI_Type::BR</a></div><div class="ttdeci">__IO uint8_t BR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5313</div></div>
<div class="ttc" id="struct_u_a_r_t0___type_html"><div class="ttname"><a href="struct_u_a_r_t0___type.html">UART0_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5946</div></div>
<div class="ttc" id="struct_s_i_m___type_html"><div class="ttname"><a href="struct_s_i_m___type.html">SIM_Type</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:4809</div></div>
<div class="ttc" id="struct_m_t_b___type_html_a23b4bdeea8d376228577c482c7876705"><div class="ttname"><a href="struct_m_t_b___type.html#a23b4bdeea8d376228577c482c7876705">MTB_Type::LOCKACCESS</a></div><div class="ttdeci">__I uint32_t LOCKACCESS</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:2918</div></div>
<div class="ttc" id="struct_f_t_f_a___type_html_a13dfc5d9fbdc00a935502a4bbc74d702"><div class="ttname"><a href="struct_f_t_f_a___type.html#a13dfc5d9fbdc00a935502a4bbc74d702">FTFA_Type::FCCOBA</a></div><div class="ttdeci">__IO uint8_t FCCOBA</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1403</div></div>
<div class="ttc" id="struct_g_p_i_o___type_html_a45c27e8ed0373953904b073c03bd1de5"><div class="ttname"><a href="struct_g_p_i_o___type.html#a45c27e8ed0373953904b073c03bd1de5">GPIO_Type::PDDR</a></div><div class="ttdeci">__IO uint32_t PDDR</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:1674</div></div>
<div class="ttc" id="struct_m_t_b_d_w_t___type_html_a944b36ca890ba583beaef371a6de59d0"><div class="ttname"><a href="struct_m_t_b_d_w_t___type.html#a944b36ca890ba583beaef371a6de59d0">MTBDWT_Type::CTRL</a></div><div class="ttdeci">__I uint32_t CTRL</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:3175</div></div>
<div class="ttc" id="struct_s_p_i___type_html_af2a907ad002724647e95d1665f492ee9"><div class="ttname"><a href="struct_s_p_i___type.html#af2a907ad002724647e95d1665f492ee9">SPI_Type::D</a></div><div class="ttdeci">__IO uint8_t D</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:5316</div></div>
<div class="ttc" id="group___interrupt__vector__numbers_html_gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927"><div class="ttname"><a href="group___interrupt__vector__numbers.html#gga666eb0caeb12ec0e281415592ae89083a6029e7bffa10f584e060a5448a456927">DAC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:167</div></div>
<div class="ttc" id="struct_a_d_c___type_html_a440cce9a58e10f21220241a51442b71c"><div class="ttname"><a href="struct_a_d_c___type.html#a440cce9a58e10f21220241a51442b71c">ADC_Type::CFG1</a></div><div class="ttdeci">__IO uint32_t CFG1</div><div class="ttdef"><b>Definition:</b> MKL05Z4.h:244</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74389ed8173ad57b461b9d623a1f3867.html">Source</a></li><li class="navelem"><a class="el" href="dir_148b3810eb2199fa26bf732925af299f.html">portable</a></li><li class="navelem"><a class="el" href="dir_0a45228b327c4a93a96d2c5d406c7403.html">GCC</a></li><li class="navelem"><a class="el" href="dir_84d94b660ac5d6884c9dae05dea2b251.html">NXP_KL05</a></li><li class="navelem"><a class="el" href="dir_ccab29fb40ab64621f6576a0187487e2.html">BSP</a></li><li class="navelem"><a class="el" href="_m_k_l05_z4_8h.html">MKL05Z4.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
