#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr 10 15:43:24 2019
# Process ID: 3196
# Current directory: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9512 C:\Users\Jesus Luciano\Desktop\MIPS_CPU\Execution_Unit_modified - Copy\Execution_Unit.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 795.992 ; gain = 98.828
update_compile_order -fileset sources_1
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/iM_13.mem} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/iM_13.mem}}
close [ open {C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/dM_13.mem} w ]
add_files {{C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/dM_13.mem}}
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <IO> not found while processing module instance <io_mod> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v:33]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 839.805 ; gain = 4.289
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 845.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 0c0 ]   =   0xxxxxxxxx
d M e m [ 0c4 ]   =   0xxxxxxxxx
d M e m [ 0c8 ]   =   0xxxxxxxxx
d M e m [ 0cc ]   =   0xxxxxxxxx
d M e m [ 0d0 ]   =   0xxxxxxxxx
d M e m [ 0d4 ]   =   0xxxxxxxxx
d M e m [ 0d8 ]   =   0xxxxxxxxx
d M e m [ 0dc ]   =   0xxxxxxxxx
d M e m [ 0e0 ]   =   0xxxxxxxxx
d M e m [ 0e4 ]   =   0xxxxxxxxx
d M e m [ 0e8 ]   =   0xxxxxxxxx
d M e m [ 0ec ]   =   0xxxxxxxxx
d M e m [ 0f0 ]   =   0xxxxxxxxx
d M e m [ 0f4 ]   =   0xxxxxxxxx
d M e m [ 0f8 ]   =   0xxxxxxxxx
d M e m [ 0fc ]   =   0xxxxxxxxx
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 858.910 ; gain = 13.777
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 859.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 872.961 ; gain = 13.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 872.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 872.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 872.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 872.961 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 872.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 899.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 899.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 899.211 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 899.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 899.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 899.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  220.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  245.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 899.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 899.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   61.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   91.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  131.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  171.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  190.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  200.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  220.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  230.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  230.0 ps | Interrupt Acknowledge Signal Received
T =  230.0 ps | Interrupt Request Signal LOW
T =  240.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  250.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  255.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 260 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 899.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 899.211 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000004 | IR = 3c011234
T =   61.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 34215678
T =  101.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 3c028765
T =  141.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 34424321
T =  181.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  220.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  230.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  240.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  240.0 ps | Interrupt Acknowledge Signal Received
T =  240.0 ps | Interrupt Request Signal LOW
T =  250.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 34424321
T =  260.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  265.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0xxxxxxxxx
$finish called at time : 270 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 899.211 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 983.879 ; gain = 84.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
ERROR: [Synth 8-27] event control except as first statement of always block not supported [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:94]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.258 ; gain = 139.047
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000004 | IR = 3c011234
T =   61.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 34215678
T =  101.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 3c028765
T =  141.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 34424321
T =  181.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  220.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  230.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  240.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  240.0 ps | Interrupt Acknowledge Signal Received
T =  240.0 ps | Interrupt Request Signal LOW
T =  250.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 34424321
T =  260.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  265.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0xxxxxxxxx
$finish called at time : 270 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
ERROR: [Synth 8-27] event control except as first statement of always block not supported [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:108]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:103]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.258 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   30.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000004 | IR = 3c011234
T =   61.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   70.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000004 | IR = 3c011234
T =   80.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 34215678
T =  101.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  110.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 34215678
T =  120.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 3c028765
T =  141.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  150.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 3c028765
T =  160.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 34424321
T =  181.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  190.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  200.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  210.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  220.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  230.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 34424321
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  240.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  240.0 ps | Interrupt Acknowledge Signal Received
T =  240.0 ps | Interrupt Request Signal LOW
T =  250.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 34424321
T =  260.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  265.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0xxxxxxxxx
$finish called at time : 270 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   25.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000004 | IR = 3c011234
T =   56.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   65.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000004 | IR = 3c011234
T =   75.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 34215678
T =   96.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  105.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 34215678
T =  115.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 3c028765
T =  136.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  145.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 3c028765
T =  155.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 34424321
T =  176.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  185.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  195.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  205.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  215.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  225.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  225.0 ps | Interrupt Acknowledge Signal Received
T =  225.0 ps | Interrupt Request Signal LOW
T =  235.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  250.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  255.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0xxxxxxxxx
$finish called at time : 255 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.258 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   25.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000004 | IR = 3c011234
T =   56.0 ps | State = LUI    | Next State = WB_imm | PC = 00000004 | IR = 3c011234
T =   65.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000004 | IR = 3c011234
T =   75.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 3c011234
T =   90.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 34215678
T =   96.0 ps | State = ORI    | Next State = WB_imm | PC = 00000008 | IR = 34215678
T =  105.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 34215678
T =  115.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 34215678
T =  130.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 3c028765
T =  136.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 3c028765
T =  145.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 3c028765
T =  155.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 34424321
T =  176.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 34424321
T =  185.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  195.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  205.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  215.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 34424321
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  225.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 34424321
T =  225.0 ps | Interrupt Acknowledge Signal Received
T =  225.0 ps | Interrupt Request Signal LOW
T =  235.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 34424321
T =  250.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  255.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87654321    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0xxxxxxxxx
$finish called at time : 255 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1038.258 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   25.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   56.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   86.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  126.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  166.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  185.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  205.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 00000000
T =  225.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  225.0 ps | Interrupt Acknowledge Signal Received
T =  225.0 ps | Interrupt Request Signal LOW
T =  235.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  250.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  255.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 255 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   25.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   50.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   56.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   80.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   86.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  120.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  126.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  166.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  185.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  205.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 00000000
T =  225.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  225.0 ps | Interrupt Acknowledge Signal Received
T =  225.0 ps | Interrupt Request Signal LOW
T =  235.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  250.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  255.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   000003fc
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 255 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   30.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   51.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   60.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   81.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   90.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  121.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  130.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  161.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  190.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  200.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 00000000
T =  210.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  220.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = zzzzzzzz | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  250.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   12345678    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   87650000    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 250 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1038.258 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
ERROR: [Synth 8-27] event control except as first statement of always block not supported [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:91]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1041.492 ; gain = 3.234
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1041.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = zzzzzzzz | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1041.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.492 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1041.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
ERROR: [Synth 8-27] event control except as first statement of always block not supported [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:901]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:105]
ERROR: [Synth 8-6156] failed synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
ERROR: [Synth 8-6156] failed synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1044.172 ; gain = 2.680
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1044.172 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:105]
WARNING: [Synth 8-5788] Register shamt_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register D_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register T_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register S_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register C_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register V_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register Z_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register N_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register IE_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register int_ack_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:107]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element V_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element IE_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v:17]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v:17]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:17]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'SHIFT' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:13]
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
WARNING: [Synth 8-3848] Net Y_hi in module/entity SHIFT does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SHIFT' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:13]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:17]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (12#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
WARNING: [Synth 8-3848] Net ALU_OUT in module/entity MIPS_CPU does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:26]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_CPU' (13#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[31]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[30]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[29]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[28]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[27]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[26]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[25]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[24]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[23]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[22]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[21]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[20]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[19]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[18]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[17]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[16]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[15]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[14]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[13]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[12]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[11]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[10]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[9]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[8]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[7]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[6]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[5]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[4]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[3]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[2]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[1]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
WARNING: [Synth 8-3331] design MCU has unconnected port c
WARNING: [Synth 8-3331] design MCU has unconnected port v
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1915.789 ; gain = 871.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[31] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[30] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[29] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[28] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[27] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[26] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[25] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[24] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[23] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[22] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[21] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[20] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[19] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[18] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[17] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[16] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[15] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[14] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[13] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[12] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[11] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[10] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[9] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[8] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[7] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[6] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[5] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[4] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[3] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[2] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[1] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Unit:PC_in[0] to constant 0 [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:58]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1915.789 ; gain = 871.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1915.789 ; gain = 871.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:02 ; elapsed = 00:01:59 . Memory (MB): peak = 2293.992 ; gain = 1249.820
31 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:59 . Memory (MB): peak = 2293.992 ; gain = 1249.820
close_design
close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.992 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = zzzzzzzz | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2293.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  225.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  235.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  245.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  255.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  265.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  275.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  285.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  295.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  305.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  315.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  325.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  335.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  345.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  355.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  365.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  375.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  385.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  395.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  405.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  415.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  425.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  435.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  445.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  455.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  465.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  475.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  485.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  495.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  505.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  515.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  525.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  535.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  545.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  555.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  565.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  575.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  585.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  595.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  605.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  615.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  625.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  635.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  645.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  655.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  665.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  675.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  685.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  695.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  705.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  715.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  725.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  735.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  745.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  755.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  765.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  775.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  785.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  795.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  805.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  815.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  825.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  835.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  845.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  855.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  865.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  875.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  885.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  895.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  905.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  915.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  925.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  935.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  945.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  955.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  965.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  975.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  985.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  995.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  205.0 ps | Interrupt Acknowledge Signal Received
T =  205.0 ps | Interrupt Request Signal LOW
T =  215.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  225.0 ps | State = DECODE | Next State =I/J-Type| PC = zzzzzzzz | IR = 3c028765
T =  236.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  245.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  275.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 275 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.992 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2293.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  225.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  235.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  245.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  255.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  265.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  275.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  285.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  295.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  305.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  315.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  325.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  335.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  345.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  355.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  365.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  375.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  385.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  395.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  405.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  415.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  425.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  435.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  445.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  455.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  465.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  475.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  485.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  495.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  505.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  515.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  525.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  535.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  545.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  555.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  565.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  575.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  585.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  595.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  605.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  615.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  625.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  635.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  645.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  655.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  665.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  675.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  685.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  695.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  705.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  715.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  725.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  735.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  745.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  755.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  765.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  775.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  785.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  795.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  805.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  815.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  825.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  835.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  845.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  855.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  865.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  875.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  885.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  895.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  905.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  915.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  925.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  935.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  945.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  955.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  965.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  975.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  985.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  995.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2293.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2293.992 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = zzzzzzzz | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2293.992 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2293.992 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:105]
WARNING: [Synth 8-5788] Register shamt_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register D_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register T_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register S_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register C_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register V_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register Z_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register N_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register IE_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register int_ack_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:107]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element V_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element IE_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v:17]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
INFO: [Common 17-344] 'source' was cancelled
11 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 2361.734 ; gain = 67.742
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2361.734 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2361.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2361.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: 0000000f | ALU_OUT: 00000010
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: 0000000f | ALU_OUT: 00000010
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: 0000000f | ALU_OUT: 000003fc
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: 0000000f | ALU_OUT: 000003fc
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000f | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = 00000013 | IR = 65344243
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000013 | IR = 65344243
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = 00000013 | IR = 65344243
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000013 | IR = 65344243
ILLEGAL OPCODE FETCH  285.0 ps | PC = 00000017 | IR = 213c03ab
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   42430000
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2361.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.734 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2361.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc | dMem_out: xxxxxxxx
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: xxxxxxxx | ALU_OUT: 000003fc | dMem_out: xxxxxxxx
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = xxxxxxxx | IR = xxxxxxxx
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = xxxxxxxx | IR = xxxxxxxx
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = xxxxxxxx | IR = xxxxxxxx
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = xxxxxxxx | IR = xxxxxxxx
ILLEGAL OPCODE FETCH  285.0 ps | PC = xxxxxxxx | IR = xxxxxxxx
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   xxxxxxxx
R [  1 ]   =   56780000    |   R [ 17 ]   =   xxxxxxxx
R [  2 ]   =   56788765    |   R [ 18 ]   =   xxxxxxxx
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   xxxxxxxx
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   xxxxxxxx
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   xxxxxxxx
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   xxxxxxxx
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   xxxxxxxx
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   xxxxxxxx
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 285 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2361.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2361.734 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: MIPS_CPU
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2361.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPS_CPU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
INFO: [Synth 8-6157] synthesizing module 'MCU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
	Parameter RESET bound to: 0 - type: integer 
	Parameter FETCH bound to: 1 - type: integer 
	Parameter DECODE bound to: 2 - type: integer 
	Parameter ADD bound to: 10 - type: integer 
	Parameter ADDU bound to: 11 - type: integer 
	Parameter AND bound to: 12 - type: integer 
	Parameter DIV bound to: 13 - type: integer 
	Parameter JR_1 bound to: 14 - type: integer 
	Parameter MFHI bound to: 15 - type: integer 
	Parameter MFLO bound to: 16 - type: integer 
	Parameter MULT bound to: 17 - type: integer 
	Parameter NOR bound to: 18 - type: integer 
	Parameter OR bound to: 19 - type: integer 
	Parameter SETIE bound to: 20 - type: integer 
	Parameter SLL bound to: 21 - type: integer 
	Parameter SLT bound to: 22 - type: integer 
	Parameter SLTU bound to: 23 - type: integer 
	Parameter SRA bound to: 24 - type: integer 
	Parameter SRL bound to: 25 - type: integer 
	Parameter SUB bound to: 26 - type: integer 
	Parameter SUBU bound to: 27 - type: integer 
	Parameter XOR bound to: 28 - type: integer 
	Parameter ADDI bound to: 29 - type: integer 
	Parameter ANDI bound to: 30 - type: integer 
	Parameter BEQ_1 bound to: 31 - type: integer 
	Parameter BLEZ_1 bound to: 32 - type: integer 
	Parameter BNE_1 bound to: 33 - type: integer 
	Parameter LUI bound to: 34 - type: integer 
	Parameter LW_1 bound to: 35 - type: integer 
	Parameter ORI bound to: 36 - type: integer 
	Parameter SLTI bound to: 37 - type: integer 
	Parameter SLTIU bound to: 38 - type: integer 
	Parameter SW bound to: 39 - type: integer 
	Parameter XORI bound to: 40 - type: integer 
	Parameter J bound to: 41 - type: integer 
	Parameter JAL bound to: 42 - type: integer 
	Parameter INPUT_1 bound to: 43 - type: integer 
	Parameter OUTPUT_1 bound to: 44 - type: integer 
	Parameter RETI_1 bound to: 45 - type: integer 
	Parameter WB_alu bound to: 50 - type: integer 
	Parameter WB_imm bound to: 51 - type: integer 
	Parameter WB_Din bound to: 52 - type: integer 
	Parameter WB_hi bound to: 53 - type: integer 
	Parameter WB_lo bound to: 54 - type: integer 
	Parameter WB_mem bound to: 55 - type: integer 
	Parameter JR_2 bound to: 60 - type: integer 
	Parameter LW_2 bound to: 61 - type: integer 
	Parameter WB_lw bound to: 62 - type: integer 
	Parameter BEQ_2 bound to: 63 - type: integer 
	Parameter BLEZ_2 bound to: 64 - type: integer 
	Parameter BNE_2 bound to: 65 - type: integer 
	Parameter BGTZ_1 bound to: 66 - type: integer 
	Parameter BGTZ_2 bound to: 67 - type: integer 
	Parameter RETI_2 bound to: 68 - type: integer 
	Parameter RETI_3 bound to: 69 - type: integer 
	Parameter INPUT_2 bound to: 70 - type: integer 
	Parameter WB_INPUT bound to: 71 - type: integer 
	Parameter OUTPUT_2 bound to: 72 - type: integer 
	Parameter INTR_1 bound to: 501 - type: integer 
	Parameter INTR_2 bound to: 502 - type: integer 
	Parameter INTR_3 bound to: 503 - type: integer 
	Parameter INTR_4 bound to: 504 - type: integer 
	Parameter BREAK bound to: 510 - type: integer 
	Parameter ILLEGAL_OP bound to: 511 - type: integer 
	Parameter pass_s_ bound to: 5'b00000 
	Parameter pass_t_ bound to: 5'b00001 
	Parameter add_ bound to: 5'b00010 
	Parameter addu_ bound to: 5'b00011 
	Parameter sub_ bound to: 5'b00100 
	Parameter subu_ bound to: 5'b00101 
	Parameter slt_ bound to: 5'b00110 
	Parameter sltu_ bound to: 5'b00111 
	Parameter and_ bound to: 5'b01000 
	Parameter or_ bound to: 5'b01001 
	Parameter xor_ bound to: 5'b01010 
	Parameter nor_ bound to: 5'b01011 
	Parameter srl_ bound to: 5'b01100 
	Parameter sra_ bound to: 5'b01101 
	Parameter sll_ bound to: 5'b01110 
	Parameter andi_ bound to: 5'b10110 
	Parameter ori_ bound to: 5'b10111 
	Parameter lui_ bound to: 5'b11000 
	Parameter xori_ bound to: 5'b11001 
	Parameter inc_ bound to: 5'b01111 
	Parameter inc4_ bound to: 5'b10000 
	Parameter dec_ bound to: 5'b10001 
	Parameter dec4_ bound to: 5'b10010 
	Parameter zeros_ bound to: 5'b10011 
	Parameter ones_ bound to: 5'b10100 
	Parameter sp_init_ bound to: 5'b10101 
	Parameter no_op_ bound to: 5'b00000 
	Parameter div_ bound to: 5'b11111 
	Parameter mult_ bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:105]
WARNING: [Synth 8-5788] Register shamt_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register D_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register T_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register S_Addr_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:100]
WARNING: [Synth 8-5788] Register C_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register V_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register Z_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register N_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register IE_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-5788] Register int_ack_reg in module MCU is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:107]
WARNING: [Synth 8-6014] Unused sequential element C_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element V_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
WARNING: [Synth 8-6014] Unused sequential element IE_reg was removed.  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:101]
INFO: [Synth 8-6155] done synthesizing module 'MCU' (1#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v:39]
INFO: [Synth 8-6157] synthesizing module 'CPU_IU' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v:17]
INFO: [Synth 8-6157] synthesizing module 'reg32_inc' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6155] done synthesizing module 'reg32_inc' (2#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v:16]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
WARNING: [Synth 8-4767] Trying to implement RAM 'M_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "M_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Memory' (3#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v:12]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (4#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'CPU_IU' (5#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v:17]
INFO: [Synth 8-6157] synthesizing module 'Integer_Datapath' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
INFO: [Synth 8-6157] synthesizing module 'alu_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:17]
INFO: [Synth 8-6157] synthesizing module 'MIPS_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
	Parameter PASS_S bound to: 5'b00000 
	Parameter PASS_T bound to: 5'b00001 
	Parameter ADD bound to: 5'b00010 
	Parameter ADDU bound to: 5'b00011 
	Parameter SUB bound to: 5'b00100 
	Parameter SUBU bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter SLTU bound to: 5'b00111 
	Parameter AND bound to: 5'b01000 
	Parameter OR bound to: 5'b01001 
	Parameter XOR bound to: 5'b01010 
	Parameter NOR bound to: 5'b01011 
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
	Parameter ANDI bound to: 5'b10110 
	Parameter ORI bound to: 5'b10111 
	Parameter LUI bound to: 5'b11000 
	Parameter XORI bound to: 5'b11001 
	Parameter INC bound to: 5'b01111 
	Parameter INC4 bound to: 5'b10000 
	Parameter DEC bound to: 5'b10001 
	Parameter DEC4 bound to: 5'b10010 
	Parameter ZEROS bound to: 5'b10011 
	Parameter ONES bound to: 5'b10100 
	Parameter SP_INIT bound to: 5'b10101 
INFO: [Synth 8-6155] done synthesizing module 'MIPS_32' (6#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v:16]
INFO: [Synth 8-6157] synthesizing module 'DIV_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'DIV_32' (7#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'MPY_32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MPY_32' (8#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v:14]
INFO: [Synth 8-6157] synthesizing module 'SHIFT' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:13]
	Parameter SRL bound to: 5'b01100 
	Parameter SRA bound to: 5'b01101 
	Parameter SLL bound to: 5'b01110 
WARNING: [Synth 8-3848] Net Y_hi in module/entity SHIFT does not have driver. [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SHIFT' (9#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v:13]
INFO: [Synth 8-6155] done synthesizing module 'alu_32' (10#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v:17]
INFO: [Synth 8-6157] synthesizing module 'regfile32' [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
WARNING: [Synth 8-5788] Register reg32_reg[1] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[2] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[3] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[4] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[5] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[6] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[7] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[8] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[9] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[10] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[11] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[12] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[13] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[14] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[15] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[16] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[17] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[18] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[19] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[20] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[21] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[22] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[23] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[24] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[25] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[26] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[27] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[28] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[29] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[30] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
WARNING: [Synth 8-5788] Register reg32_reg[31] in module regfile32 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:29]
INFO: [Synth 8-6155] done synthesizing module 'regfile32' (11#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Integer_Datapath' (12#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v:32]
INFO: [Synth 8-6155] done synthesizing module 'MIPS_CPU' (13#1) [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:15]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[31]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[30]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[29]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[28]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[27]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[26]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[25]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[24]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[23]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[22]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[21]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[20]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[19]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[18]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[17]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[16]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[15]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[14]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[13]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[12]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[11]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[10]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[9]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[8]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[7]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[6]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[5]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[4]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[3]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[2]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[1]
WARNING: [Synth 8-3331] design SHIFT has unconnected port Y_hi[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[31]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[30]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[29]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[28]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[27]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[26]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[25]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[24]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[23]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[22]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[21]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[20]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[19]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[18]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[17]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[16]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[15]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[14]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[13]
WARNING: [Synth 8-3331] design Memory has unconnected port Address[12]
WARNING: [Synth 8-3331] design MCU has unconnected port c
WARNING: [Synth 8-3331] design MCU has unconnected port v
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2372.762 ; gain = 11.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 2372.762 ; gain = 11.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 2372.762 ; gain = 11.027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2508.012 ; gain = 146.277
30 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:41 . Memory (MB): peak = 2508.012 ; gain = 146.277
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   25.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   35.0 ps | State = DECODE | Next State = R-Type | PC = 00000000 | IR = 00000000
T =   46.0 ps | State = SLL    | Next State = WB_alu | PC = 00000004 | IR = 0000001f
T =   55.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   65.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   75.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   86.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =   95.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  105.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =  116.0 ps | State = LUI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  125.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  135.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  145.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  156.0 ps | State = ORI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  165.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  175.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  185.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  195.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 000003fc | dMem_out: 00000200
T =  205.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  215.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  215.0 ps | Interrupt Acknowledge Signal Received
T =  215.0 ps | Interrupt Request Signal LOW
T =  225.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 3c028765
T =  235.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000200 | IR = 3c028765
T =  246.0 ps | State = LUI    | Next State = WB_imm | PC = 00000204 | IR = 3c101001
T =  255.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000204 | IR = 3c101001
T =  265.0 ps | State = FETCH  | Next State = DECODE | PC = 00000204 | IR = 3c101001
T =  275.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000204 | IR = 3c101001
T =  286.0 ps | State = LUI    | Next State = WB_imm | PC = 00000208 | IR = 361000c0
T =  295.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000208 | IR = 361000c0
T =  305.0 ps | State = FETCH  | Next State = DECODE | PC = 00000208 | IR = 361000c0
T =  315.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000208 | IR = 361000c0
T =  326.0 ps | State = ORI    | Next State = WB_imm | PC = 0000020c | IR = 3c118000
T =  335.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000020c | IR = 3c118000
T =  345.0 ps | State = FETCH  | Next State = DECODE | PC = 0000020c | IR = 3c118000
T =  355.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000020c | IR = 3c118000
T =  366.0 ps | State = LUI    | Next State = WB_imm | PC = 00000210 | IR = 3631ffff
T =  375.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000210 | IR = 3631ffff
T =  385.0 ps | State = FETCH  | Next State = DECODE | PC = 00000210 | IR = 3631ffff
T =  395.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000210 | IR = 3631ffff
T =  406.0 ps | State = ORI    | Next State = WB_imm | PC = 00000214 | IR = 20120010
T =  415.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000214 | IR = 20120010
T =  425.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 20120010
T =  435.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000214 | IR = 20120010
T =  446.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000218 | IR = 76110000
T =  455.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  465.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  475.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  485.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 0000021c | IR = 00118883
T =  495.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  505.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  515.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  526.0 ps | State = SRA    | Next State = WB_alu | PC = 00000220 | IR = 22100004
T =  535.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  545.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  555.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  566.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  575.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  585.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  595.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  606.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000228 | IR = 1640fffb
T =  615.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  625.0 ps | State = FETCH  | Next State = DECODE | PC = 00000228 | IR = 1640fffb
T =  635.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  646.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 0000022c | IR = 3c101001
T =  655.0 ps | State = BNE_2  | Next State = FETCH  | PC = 0000022c | IR = 3c101001
T =  665.0 ps | State = FETCH  | Next State = DECODE | PC = 0000022c | IR = 3c101001
T =  675.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004230 | IR = 3c101001
T =  686.0 ps | State = LUI    | Next State = WB_imm | PC = 00004234 | IR = 72130000
T =  695.0 ps | State = WB_imm | Next State = FETCH  | PC = 00004234 | IR = 72130000
T =  705.0 ps | State = FETCH  | Next State = DECODE | PC = 00004234 | IR = 72130000
T =  715.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004234 | IR = 72130000
T =  725.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00004238 | IR = 72140004
T =  735.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00004238 | IR = 72140004
T =  745.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00004238 | IR = 72140004
T =  755.0 ps | State = FETCH  | Next State = DECODE | PC = 00004238 | IR = 72140004
T =  765.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004238 | IR = 72140004
T =  775.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 0000423c | IR = 72150008
T =  785.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 0000423c | IR = 72150008
T =  795.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 0000423c | IR = 72150008
T =  805.0 ps | State = FETCH  | Next State = DECODE | PC = 0000423c | IR = 72150008
T =  815.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000423c | IR = 72150008
T =  825.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00004240 | IR = 7216000c
T =  835.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00004240 | IR = 7216000c
T =  845.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00004240 | IR = 7216000c
T =  855.0 ps | State = FETCH  | Next State = DECODE | PC = 00004240 | IR = 7216000c
T =  865.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004240 | IR = 7216000c
T =  875.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00004244 | IR = 72170010
T =  885.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00004244 | IR = 72170010
T =  895.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00004244 | IR = 72170010
T =  905.0 ps | State = FETCH  | Next State = DECODE | PC = 00004244 | IR = 72170010
T =  915.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004244 | IR = 72170010
T =  925.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00004248 | IR = 72180014
T =  935.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00004248 | IR = 72180014
T =  945.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00004248 | IR = 72180014
T =  955.0 ps | State = FETCH  | Next State = DECODE | PC = 00004248 | IR = 72180014
T =  965.0 ps | State = DECODE | Next State =I/J-Type| PC = 00004248 | IR = 72180014
T =  975.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 0000424c | IR = 03e00008
T =  985.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 0000424c | IR = 03e00008
T =  995.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 0000424c | IR = 03e00008
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.012 ; gain = 0.000
run all
T = 1005.0 ps | State = FETCH  | Next State = DECODE | PC = 0000424c | IR = 03e00008
T = 1015.0 ps | State = DECODE | Next State = R-Type | PC = 0000424c | IR = 03e00008
T = 1025.0 ps | State = JR_1   | Next State = JR_2   | PC = 00004250 | IR = xxxxxxxx
T = 1035.0 ps | State = JR_2   | Next State = FETCH  | PC = 00004250 | IR = xxxxxxxx
T = 1045.0 ps | State = FETCH  | Next State = DECODE | PC = 00004250 | IR = xxxxxxxx
T = 1055.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = xxxxxxxx
ILLEGAL OPCODE FETCH 1065.0 ps | PC = 00000014 | IR = 34424321
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   00c00000
R [  1 ]   =   56780000    |   R [ 17 ]   =   00000000
R [  2 ]   =   56788765    |   R [ 18 ]   =   00bfffff
R [  3 ]   =   xxxxxxxx    |   R [ 19 ]   =   00000000
R [  4 ]   =   xxxxxxxx    |   R [ 20 ]   =   00004238
R [  5 ]   =   xxxxxxxx    |   R [ 21 ]   =   0000423c
R [  6 ]   =   xxxxxxxx    |   R [ 22 ]   =   00004240
R [  7 ]   =   xxxxxxxx    |   R [ 23 ]   =   00004244
R [  8 ]   =   xxxxxxxx    |   R [ 24 ]   =   00004248
R [  9 ]   =   xxxxxxxx    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   xxxxxxxx    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   xxxxxxxx    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   xxxxxxxx    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   xxxxxxxx    |   R [ 29 ]   =   00000000
R [ 14 ]   =   xxxxxxxx    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   xxxxxxxx    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xxxxxxxxx
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 1065 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 997
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   30.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   51.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   60.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   81.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   90.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  121.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  130.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  161.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  190.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  200.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  210.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  220.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000200 | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000204 | IR = 3c101001
T =  251.0 ps | State = LUI    | Next State = WB_imm | PC = 00000204 | IR = 3c101001
T =  260.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000204 | IR = 3c101001
T =  270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000204 | IR = 3c101001
T =  280.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000208 | IR = 361000c0
T =  291.0 ps | State = ORI    | Next State = WB_imm | PC = 00000208 | IR = 361000c0
T =  300.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000208 | IR = 361000c0
T =  310.0 ps | State = FETCH  | Next State = DECODE | PC = 00000208 | IR = 361000c0
T =  320.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000020c | IR = 3c118000
T =  331.0 ps | State = LUI    | Next State = WB_imm | PC = 0000020c | IR = 3c118000
T =  340.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000020c | IR = 3c118000
T =  350.0 ps | State = FETCH  | Next State = DECODE | PC = 0000020c | IR = 3c118000
T =  360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000210 | IR = 3631ffff
T =  371.0 ps | State = ORI    | Next State = WB_imm | PC = 00000210 | IR = 3631ffff
T =  380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000210 | IR = 3631ffff
T =  390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000210 | IR = 3631ffff
T =  400.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000214 | IR = 20120010
T =  411.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000214 | IR = 20120010
T =  420.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000214 | IR = 20120010
T =  430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 20120010
T =  440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2508.012 ; gain = 0.000
run all
T = 1011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000228 | IR = 1640fffb
T = 3640.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000022c | IR = 3c101001
T = 3651.0 ps | State = LUI    | Next State = WB_imm | PC = 0000022c | IR = 3c101001
T = 3660.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000022c | IR = 3c101001
T = 3670.0 ps | State = FETCH  | Next State = DECODE | PC = 0000022c | IR = 3c101001
T = 3680.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000230 | IR = 361000c0
T = 3691.0 ps | State = ORI    | Next State = WB_imm | PC = 00000230 | IR = 361000c0
T = 3700.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000230 | IR = 361000c0
T = 3710.0 ps | State = FETCH  | Next State = DECODE | PC = 00000230 | IR = 361000c0
T = 3720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000234 | IR = 72130000
T = 3730.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000234 | IR = 72130000
T = 3740.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000234 | IR = 72130000
T = 3750.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000234 | IR = 72130000
T = 3760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000234 | IR = 72130000
T = 3770.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000238 | IR = 72140004
T = 3780.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000238 | IR = 72140004
T = 3790.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000238 | IR = 72140004
T = 3800.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000238 | IR = 72140004
T = 3810.0 ps | State = FETCH  | Next State = DECODE | PC = 00000238 | IR = 72140004
T = 3820.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000023c | IR = 72150008
T = 3830.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 0000023c | IR = 72150008
T = 3840.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 0000023c | IR = 72150008
T = 3850.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 0000023c | IR = 72150008
T = 3860.0 ps | State = FETCH  | Next State = DECODE | PC = 0000023c | IR = 72150008
T = 3870.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000240 | IR = 7216000c
T = 3880.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000240 | IR = 7216000c
T = 3890.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000240 | IR = 7216000c
T = 3900.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000240 | IR = 7216000c
T = 3910.0 ps | State = FETCH  | Next State = DECODE | PC = 00000240 | IR = 7216000c
T = 3920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000244 | IR = 72170010
T = 3930.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000244 | IR = 72170010
T = 3940.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000244 | IR = 72170010
T = 3950.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000244 | IR = 72170010
T = 3960.0 ps | State = FETCH  | Next State = DECODE | PC = 00000244 | IR = 72170010
T = 3970.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000248 | IR = 72180014
T = 3980.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000248 | IR = 72180014
T = 3990.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000248 | IR = 72180014
T = 4000.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000248 | IR = 72180014
T = 4010.0 ps | State = FETCH  | Next State = DECODE | PC = 00000248 | IR = 72180014
T = 4020.0 ps | State = DECODE | Next State = R-Type | PC = 0000024c | IR = 03e00008
T = 4030.0 ps | State = JR_1   | Next State = JR_2   | PC = 0000024c | IR = 03e00008
T = 4040.0 ps | State = JR_2   | Next State = FETCH  | PC = 0000024c | IR = 03e00008
T = 4050.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 03e00008
T = 4060.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000014 | IR = 34424321
T = 4071.0 ps | State = ORI    | Next State = WB_imm | PC = 00000014 | IR = 34424321
T = 4080.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000014 | IR = 34424321
T = 4090.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 34424321
T = 4100.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000018 | IR = 3c03abcd
T = 4111.0 ps | State = LUI    | Next State = WB_imm | PC = 00000018 | IR = 3c03abcd
T = 4120.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000018 | IR = 3c03abcd
T = 4130.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3c03abcd
T = 4140.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000001c | IR = 3463ef01
T = 4151.0 ps | State = ORI    | Next State = WB_imm | PC = 0000001c | IR = 3463ef01
T = 4160.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000001c | IR = 3463ef01
T = 4170.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3463ef01
T = 4180.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000020 | IR = 3c0401fe
T = 4191.0 ps | State = LUI    | Next State = WB_imm | PC = 00000020 | IR = 3c0401fe
T = 4200.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000020 | IR = 3c0401fe
T = 4210.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3c0401fe
T = 4220.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000024 | IR = 3484dcba
T = 4231.0 ps | State = ORI    | Next State = WB_imm | PC = 00000024 | IR = 3484dcba
T = 4240.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000024 | IR = 3484dcba
T = 4250.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3484dcba
T = 4260.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000028 | IR = 3c055a5a
T = 4271.0 ps | State = LUI    | Next State = WB_imm | PC = 00000028 | IR = 3c055a5a
T = 4280.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000028 | IR = 3c055a5a
T = 4290.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 3c055a5a
T = 4300.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000002c | IR = 34a55a5a
T = 4311.0 ps | State = ORI    | Next State = WB_imm | PC = 0000002c | IR = 34a55a5a
T = 4320.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000002c | IR = 34a55a5a
T = 4330.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 34a55a5a
T = 4340.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000030 | IR = 3c06ffff
T = 4351.0 ps | State = LUI    | Next State = WB_imm | PC = 00000030 | IR = 3c06ffff
T = 4360.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000030 | IR = 3c06ffff
T = 4370.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 3c06ffff
T = 4380.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000034 | IR = 34c6ffff
T = 4391.0 ps | State = ORI    | Next State = WB_imm | PC = 00000034 | IR = 34c6ffff
T = 4400.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000034 | IR = 34c6ffff
T = 4410.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 34c6ffff
T = 4420.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000038 | IR = 3c07ffff
T = 4431.0 ps | State = LUI    | Next State = WB_imm | PC = 00000038 | IR = 3c07ffff
T = 4440.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000038 | IR = 3c07ffff
T = 4450.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 3c07ffff
T = 4460.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000003c | IR = 34e7ff00
T = 4471.0 ps | State = ORI    | Next State = WB_imm | PC = 0000003c | IR = 34e7ff00
T = 4480.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000003c | IR = 34e7ff00
T = 4490.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 34e7ff00
T = 4500.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c74020
T = 4511.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c74020
T = 4520.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000040 | IR = 00c74020
T = 4530.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c74020
T = 4540.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c84820
T = 4551.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c84820
T = 4560.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000044 | IR = 00c84820
T = 4570.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c84820
T = 4580.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00c95020
T = 4591.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00c95020
T = 4600.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000048 | IR = 00c95020
T = 4610.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00c95020
T = 4620.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00ca5820
T = 4631.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00ca5820
T = 4640.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000004c | IR = 00ca5820
T = 4650.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00ca5820
T = 4660.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cb6020
T = 4671.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cb6020
T = 4680.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000050 | IR = 00cb6020
T = 4690.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cb6020
T = 4700.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cc6820
T = 4711.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cc6820
T = 4720.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000054 | IR = 00cc6820
T = 4730.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cc6820
T = 4740.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00cd7020
T = 4751.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00cd7020
T = 4760.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000058 | IR = 00cd7020
T = 4770.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00cd7020
T = 4780.0 ps | State = DECODE | Next State = R-Type | PC = 0000005c | IR = 00ce7820
T = 4791.0 ps | State = ADD    | Next State = WB_alu | PC = 0000005c | IR = 00ce7820
T = 4800.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000005c | IR = 00ce7820
T = 4810.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 00ce7820
T = 4820.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000060 | IR = 3c071001
T = 4831.0 ps | State = LUI    | Next State = WB_imm | PC = 00000060 | IR = 3c071001
T = 4840.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000060 | IR = 3c071001
T = 4850.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 3c071001
T = 4860.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000064 | IR = 34e703f0
T = 4871.0 ps | State = ORI    | Next State = WB_imm | PC = 00000064 | IR = 34e703f0
T = 4880.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000064 | IR = 34e703f0
T = 4890.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = 34e703f0
T = 4900.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000068 | IR = acef0000
T = 4910.0 ps | State = SW     | Next State = WB_mem | PC = 00000068 | IR = acef0000
T = 4920.0 ps | State = WB_mem | Next State = FETCH  | PC = 00000068 | IR = acef0000
T = 4930.0 ps | State = FETCH  | Next State = DECODE | PC = 00000068 | IR = acef0000
T = 4940.0 ps | State = DECODE | Next State = R-Type | PC = 0000006c | IR = 0000000d
BREAK INSTRUCTION FETCHED 4950.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   00000000
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xfffffef8
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
$finish called at time : 4950 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 980
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   30.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   51.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   60.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   81.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   90.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  121.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  130.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  161.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  190.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  200.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  210.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  220.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000200 | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000204 | IR = 3c101001
T =  251.0 ps | State = LUI    | Next State = WB_imm | PC = 00000204 | IR = 3c101001
T =  260.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000204 | IR = 3c101001
T =  270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000204 | IR = 3c101001
T =  280.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000208 | IR = 361000c0
T =  291.0 ps | State = ORI    | Next State = WB_imm | PC = 00000208 | IR = 361000c0
T =  300.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000208 | IR = 361000c0
T =  310.0 ps | State = FETCH  | Next State = DECODE | PC = 00000208 | IR = 361000c0
T =  320.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000020c | IR = 3c118000
T =  331.0 ps | State = LUI    | Next State = WB_imm | PC = 0000020c | IR = 3c118000
T =  340.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000020c | IR = 3c118000
T =  350.0 ps | State = FETCH  | Next State = DECODE | PC = 0000020c | IR = 3c118000
T =  360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000210 | IR = 3631ffff
T =  371.0 ps | State = ORI    | Next State = WB_imm | PC = 00000210 | IR = 3631ffff
T =  380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000210 | IR = 3631ffff
T =  390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000210 | IR = 3631ffff
T =  400.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000214 | IR = 20120010
T =  411.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000214 | IR = 20120010
T =  420.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000214 | IR = 20120010
T =  430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 20120010
T =  440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2508.012 ; gain = 0.000
run all
T = 1011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000228 | IR = 1640fffb
T = 3640.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000022c | IR = 3c101001
T = 3651.0 ps | State = LUI    | Next State = WB_imm | PC = 0000022c | IR = 3c101001
T = 3660.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000022c | IR = 3c101001
T = 3670.0 ps | State = FETCH  | Next State = DECODE | PC = 0000022c | IR = 3c101001
T = 3680.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000230 | IR = 361000c0
T = 3691.0 ps | State = ORI    | Next State = WB_imm | PC = 00000230 | IR = 361000c0
T = 3700.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000230 | IR = 361000c0
T = 3710.0 ps | State = FETCH  | Next State = DECODE | PC = 00000230 | IR = 361000c0
T = 3720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000234 | IR = 72130000
T = 3730.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000234 | IR = 72130000
T = 3740.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000234 | IR = 72130000
T = 3750.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000234 | IR = 72130000
T = 3760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000234 | IR = 72130000
T = 3770.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000238 | IR = 72140004
T = 3780.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000238 | IR = 72140004
T = 3790.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000238 | IR = 72140004
T = 3800.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000238 | IR = 72140004
T = 3810.0 ps | State = FETCH  | Next State = DECODE | PC = 00000238 | IR = 72140004
T = 3820.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000023c | IR = 72150008
T = 3830.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 0000023c | IR = 72150008
T = 3840.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 0000023c | IR = 72150008
T = 3850.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 0000023c | IR = 72150008
T = 3860.0 ps | State = FETCH  | Next State = DECODE | PC = 0000023c | IR = 72150008
T = 3870.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000240 | IR = 7216000c
T = 3880.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000240 | IR = 7216000c
T = 3890.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000240 | IR = 7216000c
T = 3900.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000240 | IR = 7216000c
T = 3910.0 ps | State = FETCH  | Next State = DECODE | PC = 00000240 | IR = 7216000c
T = 3920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000244 | IR = 72170010
T = 3930.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000244 | IR = 72170010
T = 3940.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000244 | IR = 72170010
T = 3950.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000244 | IR = 72170010
T = 3960.0 ps | State = FETCH  | Next State = DECODE | PC = 00000244 | IR = 72170010
T = 3970.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000248 | IR = 72180014
T = 3980.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000248 | IR = 72180014
T = 3990.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000248 | IR = 72180014
T = 4000.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000248 | IR = 72180014
T = 4010.0 ps | State = FETCH  | Next State = DECODE | PC = 00000248 | IR = 72180014
T = 4020.0 ps | State = DECODE | Next State = R-Type | PC = 0000024c | IR = 03e00008
T = 4030.0 ps | State = JR_1   | Next State = JR_2   | PC = 0000024c | IR = 03e00008
T = 4040.0 ps | State = JR_2   | Next State = FETCH  | PC = 0000024c | IR = 03e00008
T = 4050.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 03e00008
T = 4060.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000014 | IR = 34424321
T = 4071.0 ps | State = ORI    | Next State = WB_imm | PC = 00000014 | IR = 34424321
T = 4080.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000014 | IR = 34424321
T = 4090.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 34424321
T = 4100.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000018 | IR = 3c03abcd
T = 4111.0 ps | State = LUI    | Next State = WB_imm | PC = 00000018 | IR = 3c03abcd
T = 4120.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000018 | IR = 3c03abcd
T = 4130.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3c03abcd
T = 4140.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000001c | IR = 3463ef01
T = 4151.0 ps | State = ORI    | Next State = WB_imm | PC = 0000001c | IR = 3463ef01
T = 4160.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000001c | IR = 3463ef01
T = 4170.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3463ef01
T = 4180.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000020 | IR = 3c0401fe
T = 4191.0 ps | State = LUI    | Next State = WB_imm | PC = 00000020 | IR = 3c0401fe
T = 4200.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000020 | IR = 3c0401fe
T = 4210.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3c0401fe
T = 4220.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000024 | IR = 3484dcba
T = 4231.0 ps | State = ORI    | Next State = WB_imm | PC = 00000024 | IR = 3484dcba
T = 4240.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000024 | IR = 3484dcba
T = 4250.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3484dcba
T = 4260.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000028 | IR = 3c055a5a
T = 4271.0 ps | State = LUI    | Next State = WB_imm | PC = 00000028 | IR = 3c055a5a
T = 4280.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000028 | IR = 3c055a5a
T = 4290.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 3c055a5a
T = 4300.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000002c | IR = 34a55a5a
T = 4311.0 ps | State = ORI    | Next State = WB_imm | PC = 0000002c | IR = 34a55a5a
T = 4320.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000002c | IR = 34a55a5a
T = 4330.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 34a55a5a
T = 4340.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000030 | IR = 3c06ffff
T = 4351.0 ps | State = LUI    | Next State = WB_imm | PC = 00000030 | IR = 3c06ffff
T = 4360.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000030 | IR = 3c06ffff
T = 4370.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 3c06ffff
T = 4380.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000034 | IR = 34c6ffff
T = 4391.0 ps | State = ORI    | Next State = WB_imm | PC = 00000034 | IR = 34c6ffff
T = 4400.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000034 | IR = 34c6ffff
T = 4410.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 34c6ffff
T = 4420.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000038 | IR = 3c07ffff
T = 4431.0 ps | State = LUI    | Next State = WB_imm | PC = 00000038 | IR = 3c07ffff
T = 4440.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000038 | IR = 3c07ffff
T = 4450.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 3c07ffff
T = 4460.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000003c | IR = 34e7ff00
T = 4471.0 ps | State = ORI    | Next State = WB_imm | PC = 0000003c | IR = 34e7ff00
T = 4480.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000003c | IR = 34e7ff00
T = 4490.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 34e7ff00
T = 4500.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c74020
T = 4511.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c74020
T = 4520.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000040 | IR = 00c74020
T = 4530.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c74020
T = 4540.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c84820
T = 4551.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c84820
T = 4560.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000044 | IR = 00c84820
T = 4570.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c84820
T = 4580.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00c95020
T = 4591.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00c95020
T = 4600.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000048 | IR = 00c95020
T = 4610.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00c95020
T = 4620.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00ca5820
T = 4631.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00ca5820
T = 4640.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000004c | IR = 00ca5820
T = 4650.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00ca5820
T = 4660.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cb6020
T = 4671.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cb6020
T = 4680.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000050 | IR = 00cb6020
T = 4690.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cb6020
T = 4700.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cc6820
T = 4711.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cc6820
T = 4720.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000054 | IR = 00cc6820
T = 4730.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cc6820
T = 4740.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00cd7020
T = 4751.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00cd7020
T = 4760.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000058 | IR = 00cd7020
T = 4770.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00cd7020
T = 4780.0 ps | State = DECODE | Next State = R-Type | PC = 0000005c | IR = 00ce7820
T = 4791.0 ps | State = ADD    | Next State = WB_alu | PC = 0000005c | IR = 00ce7820
T = 4800.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000005c | IR = 00ce7820
T = 4810.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 00ce7820
T = 4820.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000060 | IR = 3c071001
T = 4831.0 ps | State = LUI    | Next State = WB_imm | PC = 00000060 | IR = 3c071001
T = 4840.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000060 | IR = 3c071001
T = 4850.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 3c071001
T = 4860.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000064 | IR = 34e703f0
T = 4871.0 ps | State = ORI    | Next State = WB_imm | PC = 00000064 | IR = 34e703f0
T = 4880.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000064 | IR = 34e703f0
T = 4890.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = 34e703f0
T = 4900.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000068 | IR = acef0000
T = 4910.0 ps | State = SW     | Next State = WB_mem | PC = 00000068 | IR = acef0000
T = 4920.0 ps | State = WB_mem | Next State = FETCH  | PC = 00000068 | IR = acef0000
T = 4930.0 ps | State = FETCH  | Next State = DECODE | PC = 00000068 | IR = acef0000
T = 4940.0 ps | State = DECODE | Next State = R-Type | PC = 0000006c | IR = 0000000d
BREAK INSTRUCTION FETCHED 4950.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   00000000
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xfffffef8
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
 
D i s p l a y i n g   C o n t e n t s   o f   I O   M e m o r y
i M e m [ 0c0 ]   =   0xxxxxxxxx
i M e m [ 0c4 ]   =   0xxxxxxxxx
i M e m [ 0c8 ]   =   0xxxxxxxxx
i M e m [ 0cc ]   =   0xxxxxxxxx
i M e m [ 0d0 ]   =   0xxxxxxxxx
i M e m [ 0d4 ]   =   0xxxxxxxxx
i M e m [ 0d8 ]   =   0xxxxxxxxx
i M e m [ 0dc ]   =   0xxxxxxxxx
i M e m [ 0e0 ]   =   0xxxxxxxxx
i M e m [ 0e4 ]   =   0xxxxxxxxx
i M e m [ 0e8 ]   =   0xxxxxxxxx
i M e m [ 0ec ]   =   0xxxxxxxxx
i M e m [ 0f0 ]   =   0xxxxxxxxx
i M e m [ 0f4 ]   =   0xxxxxxxxx
i M e m [ 0f8 ]   =   0xxxxxxxxx
i M e m [ 0fc ]   =   0xxxxxxxxx
$finish called at time : 4950 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 981
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2508.012 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port io on this module [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v:29]
ERROR: [VRFC 10-2063] Module <MCU> not found while processing module instance <Control_Unit> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:49]
ERROR: [VRFC 10-2063] Module <CPU_IU> not found while processing module instance <Instruction_Unit> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:57]
ERROR: [VRFC 10-2063] Module <Integer_Datapath> not found while processing module instance <IDP> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v:62]
ERROR: [VRFC 10-2063] Module <Memory> not found while processing module instance <dMem> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v:30]
ERROR: [VRFC 10-2063] Module <IO> not found while processing module instance <io_mod> [C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_Test_Module_13' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_08.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_10.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_05.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_12.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_04.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_06.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_01.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_02.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_03.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_09.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_11.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_07.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/iM_13.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim/dM_13.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_Test_Module_13_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/CPU_IU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_IU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/DIV_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/new/Integer_Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Integer_Datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MIPS_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MIPS_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/MPY_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPY_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/SHIFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHIFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/ALU/ALU.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/imports/Desktop/Computer_Architecture/Integer_Datapath_2/Integer_Datapath_2.srcs/sources_1/imports/new/reg32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/sources_1/new/reg32_inc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg32_inc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/imports/MIPS_CPU/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sim_1/new/MIPS_CPU_TB01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Test_Module_13
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0cf07ebb077d430db6e9f5dc36bea851 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_Test_Module_13_behav xil_defaultlib.CPU_Test_Module_13 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
could not find scope or owning scope
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MCU_1
Compiling module xil_defaultlib.reg32_inc
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.reg32
Compiling module xil_defaultlib.CPU_IU
Compiling module xil_defaultlib.MIPS_32
Compiling module xil_defaultlib.DIV_32
Compiling module xil_defaultlib.MPY_32
Compiling module xil_defaultlib.SHIFT
Compiling module xil_defaultlib.alu_32
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.Integer_Datapath
Compiling module xil_defaultlib.MIPS_CPU
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.CPU_Test_Module_13
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_Test_Module_13_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_Test_Module_13_behav -key {Behavioral:sim_1:Functional:CPU_Test_Module_13} -tclbatch {CPU_Test_Module_13.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CPU_Test_Module_13.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
T =   20.0 ps | State = RESET  | Next State = FETCH  | PC = 00000000 | IR = 00000000
T =   30.0 ps | State = FETCH  | Next State = DECODE | PC = 00000000 | IR = 00000000
T =   40.0 ps | State = DECODE | Next State = R-Type | PC = 00000004 | IR = 0000001f
T =   51.0 ps | State = SETIE  | Next State = FETCH  | PC = 00000004 | IR = 0000001f
T =   60.0 ps | State = FETCH  | Next State = DECODE | PC = 00000004 | IR = 0000001f
T =   70.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000008 | IR = 3c011234
T =   81.0 ps | State = LUI    | Next State = WB_imm | PC = 00000008 | IR = 3c011234
T =   90.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000008 | IR = 3c011234
T =  100.0 ps | State = FETCH  | Next State = DECODE | PC = 00000008 | IR = 3c011234
T =  110.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000000c | IR = 34215678
T =  121.0 ps | State = ORI    | Next State = WB_imm | PC = 0000000c | IR = 34215678
T =  130.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000000c | IR = 34215678
T =  140.0 ps | State = FETCH  | Next State = DECODE | PC = 0000000c | IR = 34215678
T =  150.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000010 | IR = 3c028765
T =  161.0 ps | State = LUI    | Next State = WB_imm | PC = 00000010 | IR = 3c028765
T =  170.0 ps | Interrupt Request Signal HIGH
T =  170.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  180.0 ps | State = FETCH  | Next State = INTR_1 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  190.0 ps | State = INTR_1 | Next State = INTR_2 | PC = 00000010 | IR = 3c028765
D_in: zzzzzzzz | ALU_OUT: 00000010 | dMem_out: zzzzzzzz
T =  200.0 ps | State = INTR_2 | Next State = INTR_3 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  210.0 ps | State = INTR_3 | Next State = INTR_4 | PC = 00000010 | IR = 3c028765
D_in: 00000200 | ALU_OUT: 000003fc | dMem_out: 00000200
T =  220.0 ps | State = INTR_4 | Next State = FETCH  | PC = 00000010 | IR = 3c028765
T =  220.0 ps | Interrupt Acknowledge Signal Received
T =  220.0 ps | Interrupt Request Signal LOW
T =  230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000200 | IR = 3c028765
T =  240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000204 | IR = 3c101001
T =  251.0 ps | State = LUI    | Next State = WB_imm | PC = 00000204 | IR = 3c101001
T =  260.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000204 | IR = 3c101001
T =  270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000204 | IR = 3c101001
T =  280.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000208 | IR = 361000c0
T =  291.0 ps | State = ORI    | Next State = WB_imm | PC = 00000208 | IR = 361000c0
T =  300.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000208 | IR = 361000c0
T =  310.0 ps | State = FETCH  | Next State = DECODE | PC = 00000208 | IR = 361000c0
T =  320.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000020c | IR = 3c118000
T =  331.0 ps | State = LUI    | Next State = WB_imm | PC = 0000020c | IR = 3c118000
T =  340.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000020c | IR = 3c118000
T =  350.0 ps | State = FETCH  | Next State = DECODE | PC = 0000020c | IR = 3c118000
T =  360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000210 | IR = 3631ffff
T =  371.0 ps | State = ORI    | Next State = WB_imm | PC = 00000210 | IR = 3631ffff
T =  380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000210 | IR = 3631ffff
T =  390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000210 | IR = 3631ffff
T =  400.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000214 | IR = 20120010
T =  411.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000214 | IR = 20120010
T =  420.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000214 | IR = 20120010
T =  430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 20120010
T =  440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T =  800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T =  811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T =  820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T =  830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T =  840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T =  850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T =  860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T =  870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T =  880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T =  891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T =  900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T =  910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T =  920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T =  931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T =  940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T =  950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T =  960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T =  971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T =  980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T =  990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_Test_Module_13_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2508.012 ; gain = 0.000
run all
T = 1011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 1800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 1811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 1820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 1830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 1840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 1850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 1860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 1870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 1880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 1891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 1900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 1910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 1920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 1931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 1940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 1950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 1960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 1971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 1980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 1990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2640.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2650.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2660.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2670.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2680.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2691.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2700.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2710.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2731.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2740.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2750.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2760.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2771.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2780.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2790.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 2800.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 2811.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 2820.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 2830.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 2840.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 2850.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 2860.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 2870.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 2880.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 2891.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 2900.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 2910.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 2920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 2931.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 2940.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 2950.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 2960.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 2971.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 2980.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 2990.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3000.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3011.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3020.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3030.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3040.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3050.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3060.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3070.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3080.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3091.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3100.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3110.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3120.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3131.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3140.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3150.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3160.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3171.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3180.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3190.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3200.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3211.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3220.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3230.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3240.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3250.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3260.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3270.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3280.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3291.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3300.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3310.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3320.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3331.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3340.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3350.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3360.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3371.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3380.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3390.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3400.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3411.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3420.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3430.0 ps | State = FETCH  | Next State = DECODE | PC = 00000214 | IR = 1640fffb
T = 3440.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000218 | IR = 76110000
T = 3450.0 ps | State =OUTPUT_1| Next State =OUTPUT_2| PC = 00000218 | IR = 76110000
T = 3460.0 ps | State =OUTPUT_2| Next State = FETCH  | PC = 00000218 | IR = 76110000
T = 3470.0 ps | State = FETCH  | Next State = DECODE | PC = 00000218 | IR = 76110000
T = 3480.0 ps | State = DECODE | Next State = R-Type | PC = 0000021c | IR = 00118883
T = 3491.0 ps | State = SRA    | Next State = WB_alu | PC = 0000021c | IR = 00118883
T = 3500.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000021c | IR = 00118883
T = 3510.0 ps | State = FETCH  | Next State = DECODE | PC = 0000021c | IR = 00118883
T = 3520.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000220 | IR = 22100004
T = 3531.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000220 | IR = 22100004
T = 3540.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000220 | IR = 22100004
T = 3550.0 ps | State = FETCH  | Next State = DECODE | PC = 00000220 | IR = 22100004
T = 3560.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000224 | IR = 2252ffff
T = 3571.0 ps | State = ADDI   | Next State = WB_imm | PC = 00000224 | IR = 2252ffff
T = 3580.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000224 | IR = 2252ffff
T = 3590.0 ps | State = FETCH  | Next State = DECODE | PC = 00000224 | IR = 2252ffff
T = 3600.0 ps | State = DECODE | Next State = R-Type | PC = 00000228 | IR = 1640fffb
T = 3611.0 ps | State = BNE_1  | Next State = BNE_2  | PC = 00000228 | IR = 1640fffb
T = 3620.0 ps | State = BNE_2  | Next State = FETCH  | PC = 00000228 | IR = 1640fffb
T = 3630.0 ps | State = FETCH  | Next State = DECODE | PC = 00000228 | IR = 1640fffb
T = 3640.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000022c | IR = 3c101001
T = 3651.0 ps | State = LUI    | Next State = WB_imm | PC = 0000022c | IR = 3c101001
T = 3660.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000022c | IR = 3c101001
T = 3670.0 ps | State = FETCH  | Next State = DECODE | PC = 0000022c | IR = 3c101001
T = 3680.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000230 | IR = 361000c0
T = 3691.0 ps | State = ORI    | Next State = WB_imm | PC = 00000230 | IR = 361000c0
T = 3700.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000230 | IR = 361000c0
T = 3710.0 ps | State = FETCH  | Next State = DECODE | PC = 00000230 | IR = 361000c0
T = 3720.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000234 | IR = 72130000
T = 3730.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000234 | IR = 72130000
T = 3740.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000234 | IR = 72130000
T = 3750.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000234 | IR = 72130000
T = 3760.0 ps | State = FETCH  | Next State = DECODE | PC = 00000234 | IR = 72130000
T = 3770.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000238 | IR = 72140004
T = 3780.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000238 | IR = 72140004
T = 3790.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000238 | IR = 72140004
T = 3800.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000238 | IR = 72140004
T = 3810.0 ps | State = FETCH  | Next State = DECODE | PC = 00000238 | IR = 72140004
T = 3820.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000023c | IR = 72150008
T = 3830.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 0000023c | IR = 72150008
T = 3840.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 0000023c | IR = 72150008
T = 3850.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 0000023c | IR = 72150008
T = 3860.0 ps | State = FETCH  | Next State = DECODE | PC = 0000023c | IR = 72150008
T = 3870.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000240 | IR = 7216000c
T = 3880.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000240 | IR = 7216000c
T = 3890.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000240 | IR = 7216000c
T = 3900.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000240 | IR = 7216000c
T = 3910.0 ps | State = FETCH  | Next State = DECODE | PC = 00000240 | IR = 7216000c
T = 3920.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000244 | IR = 72170010
T = 3930.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000244 | IR = 72170010
T = 3940.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000244 | IR = 72170010
T = 3950.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000244 | IR = 72170010
T = 3960.0 ps | State = FETCH  | Next State = DECODE | PC = 00000244 | IR = 72170010
T = 3970.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000248 | IR = 72180014
T = 3980.0 ps | State = INPUT_1| Next State = INPUT_2| PC = 00000248 | IR = 72180014
T = 3990.0 ps | State = INPUT_2| Next State =WB_INPUT| PC = 00000248 | IR = 72180014
T = 4000.0 ps | State =WB_INPUT| Next State = FETCH  | PC = 00000248 | IR = 72180014
T = 4010.0 ps | State = FETCH  | Next State = DECODE | PC = 00000248 | IR = 72180014
T = 4020.0 ps | State = DECODE | Next State = R-Type | PC = 0000024c | IR = 03e00008
T = 4030.0 ps | State = JR_1   | Next State = JR_2   | PC = 0000024c | IR = 03e00008
T = 4040.0 ps | State = JR_2   | Next State = FETCH  | PC = 0000024c | IR = 03e00008
T = 4050.0 ps | State = FETCH  | Next State = DECODE | PC = 00000010 | IR = 03e00008
T = 4060.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000014 | IR = 34424321
T = 4071.0 ps | State = ORI    | Next State = WB_imm | PC = 00000014 | IR = 34424321
T = 4080.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000014 | IR = 34424321
T = 4090.0 ps | State = FETCH  | Next State = DECODE | PC = 00000014 | IR = 34424321
T = 4100.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000018 | IR = 3c03abcd
T = 4111.0 ps | State = LUI    | Next State = WB_imm | PC = 00000018 | IR = 3c03abcd
T = 4120.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000018 | IR = 3c03abcd
T = 4130.0 ps | State = FETCH  | Next State = DECODE | PC = 00000018 | IR = 3c03abcd
T = 4140.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000001c | IR = 3463ef01
T = 4151.0 ps | State = ORI    | Next State = WB_imm | PC = 0000001c | IR = 3463ef01
T = 4160.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000001c | IR = 3463ef01
T = 4170.0 ps | State = FETCH  | Next State = DECODE | PC = 0000001c | IR = 3463ef01
T = 4180.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000020 | IR = 3c0401fe
T = 4191.0 ps | State = LUI    | Next State = WB_imm | PC = 00000020 | IR = 3c0401fe
T = 4200.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000020 | IR = 3c0401fe
T = 4210.0 ps | State = FETCH  | Next State = DECODE | PC = 00000020 | IR = 3c0401fe
T = 4220.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000024 | IR = 3484dcba
T = 4231.0 ps | State = ORI    | Next State = WB_imm | PC = 00000024 | IR = 3484dcba
T = 4240.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000024 | IR = 3484dcba
T = 4250.0 ps | State = FETCH  | Next State = DECODE | PC = 00000024 | IR = 3484dcba
T = 4260.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000028 | IR = 3c055a5a
T = 4271.0 ps | State = LUI    | Next State = WB_imm | PC = 00000028 | IR = 3c055a5a
T = 4280.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000028 | IR = 3c055a5a
T = 4290.0 ps | State = FETCH  | Next State = DECODE | PC = 00000028 | IR = 3c055a5a
T = 4300.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000002c | IR = 34a55a5a
T = 4311.0 ps | State = ORI    | Next State = WB_imm | PC = 0000002c | IR = 34a55a5a
T = 4320.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000002c | IR = 34a55a5a
T = 4330.0 ps | State = FETCH  | Next State = DECODE | PC = 0000002c | IR = 34a55a5a
T = 4340.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000030 | IR = 3c06ffff
T = 4351.0 ps | State = LUI    | Next State = WB_imm | PC = 00000030 | IR = 3c06ffff
T = 4360.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000030 | IR = 3c06ffff
T = 4370.0 ps | State = FETCH  | Next State = DECODE | PC = 00000030 | IR = 3c06ffff
T = 4380.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000034 | IR = 34c6ffff
T = 4391.0 ps | State = ORI    | Next State = WB_imm | PC = 00000034 | IR = 34c6ffff
T = 4400.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000034 | IR = 34c6ffff
T = 4410.0 ps | State = FETCH  | Next State = DECODE | PC = 00000034 | IR = 34c6ffff
T = 4420.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000038 | IR = 3c07ffff
T = 4431.0 ps | State = LUI    | Next State = WB_imm | PC = 00000038 | IR = 3c07ffff
T = 4440.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000038 | IR = 3c07ffff
T = 4450.0 ps | State = FETCH  | Next State = DECODE | PC = 00000038 | IR = 3c07ffff
T = 4460.0 ps | State = DECODE | Next State =I/J-Type| PC = 0000003c | IR = 34e7ff00
T = 4471.0 ps | State = ORI    | Next State = WB_imm | PC = 0000003c | IR = 34e7ff00
T = 4480.0 ps | State = WB_imm | Next State = FETCH  | PC = 0000003c | IR = 34e7ff00
T = 4490.0 ps | State = FETCH  | Next State = DECODE | PC = 0000003c | IR = 34e7ff00
T = 4500.0 ps | State = DECODE | Next State = R-Type | PC = 00000040 | IR = 00c74020
T = 4511.0 ps | State = ADD    | Next State = WB_alu | PC = 00000040 | IR = 00c74020
T = 4520.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000040 | IR = 00c74020
T = 4530.0 ps | State = FETCH  | Next State = DECODE | PC = 00000040 | IR = 00c74020
T = 4540.0 ps | State = DECODE | Next State = R-Type | PC = 00000044 | IR = 00c84820
T = 4551.0 ps | State = ADD    | Next State = WB_alu | PC = 00000044 | IR = 00c84820
T = 4560.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000044 | IR = 00c84820
T = 4570.0 ps | State = FETCH  | Next State = DECODE | PC = 00000044 | IR = 00c84820
T = 4580.0 ps | State = DECODE | Next State = R-Type | PC = 00000048 | IR = 00c95020
T = 4591.0 ps | State = ADD    | Next State = WB_alu | PC = 00000048 | IR = 00c95020
T = 4600.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000048 | IR = 00c95020
T = 4610.0 ps | State = FETCH  | Next State = DECODE | PC = 00000048 | IR = 00c95020
T = 4620.0 ps | State = DECODE | Next State = R-Type | PC = 0000004c | IR = 00ca5820
T = 4631.0 ps | State = ADD    | Next State = WB_alu | PC = 0000004c | IR = 00ca5820
T = 4640.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000004c | IR = 00ca5820
T = 4650.0 ps | State = FETCH  | Next State = DECODE | PC = 0000004c | IR = 00ca5820
T = 4660.0 ps | State = DECODE | Next State = R-Type | PC = 00000050 | IR = 00cb6020
T = 4671.0 ps | State = ADD    | Next State = WB_alu | PC = 00000050 | IR = 00cb6020
T = 4680.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000050 | IR = 00cb6020
T = 4690.0 ps | State = FETCH  | Next State = DECODE | PC = 00000050 | IR = 00cb6020
T = 4700.0 ps | State = DECODE | Next State = R-Type | PC = 00000054 | IR = 00cc6820
T = 4711.0 ps | State = ADD    | Next State = WB_alu | PC = 00000054 | IR = 00cc6820
T = 4720.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000054 | IR = 00cc6820
T = 4730.0 ps | State = FETCH  | Next State = DECODE | PC = 00000054 | IR = 00cc6820
T = 4740.0 ps | State = DECODE | Next State = R-Type | PC = 00000058 | IR = 00cd7020
T = 4751.0 ps | State = ADD    | Next State = WB_alu | PC = 00000058 | IR = 00cd7020
T = 4760.0 ps | State = WB_alu | Next State = FETCH  | PC = 00000058 | IR = 00cd7020
T = 4770.0 ps | State = FETCH  | Next State = DECODE | PC = 00000058 | IR = 00cd7020
T = 4780.0 ps | State = DECODE | Next State = R-Type | PC = 0000005c | IR = 00ce7820
T = 4791.0 ps | State = ADD    | Next State = WB_alu | PC = 0000005c | IR = 00ce7820
T = 4800.0 ps | State = WB_alu | Next State = FETCH  | PC = 0000005c | IR = 00ce7820
T = 4810.0 ps | State = FETCH  | Next State = DECODE | PC = 0000005c | IR = 00ce7820
T = 4820.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000060 | IR = 3c071001
T = 4831.0 ps | State = LUI    | Next State = WB_imm | PC = 00000060 | IR = 3c071001
T = 4840.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000060 | IR = 3c071001
T = 4850.0 ps | State = FETCH  | Next State = DECODE | PC = 00000060 | IR = 3c071001
T = 4860.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000064 | IR = 34e703f0
T = 4871.0 ps | State = ORI    | Next State = WB_imm | PC = 00000064 | IR = 34e703f0
T = 4880.0 ps | State = WB_imm | Next State = FETCH  | PC = 00000064 | IR = 34e703f0
T = 4890.0 ps | State = FETCH  | Next State = DECODE | PC = 00000064 | IR = 34e703f0
T = 4900.0 ps | State = DECODE | Next State =I/J-Type| PC = 00000068 | IR = acef0000
T = 4910.0 ps | State = SW     | Next State = WB_mem | PC = 00000068 | IR = acef0000
T = 4920.0 ps | State = WB_mem | Next State = FETCH  | PC = 00000068 | IR = acef0000
T = 4930.0 ps | State = FETCH  | Next State = DECODE | PC = 00000068 | IR = acef0000
T = 4940.0 ps | State = DECODE | Next State = R-Type | PC = 0000006c | IR = 0000000d
BREAK INSTRUCTION FETCHED 4950.0 ps
 
D i s p l a y i n g   C o n t e n t s   o f   R e g f i l e
R [  0 ]   =   00000000    |   R [ 16 ]   =   100100c0
R [  1 ]   =   12345678    |   R [ 17 ]   =   ffffffff
R [  2 ]   =   87654321    |   R [ 18 ]   =   00000000
R [  3 ]   =   abcdef01    |   R [ 19 ]   =   00000234
R [  4 ]   =   01fedcba    |   R [ 20 ]   =   00000238
R [  5 ]   =   5a5a5a5a    |   R [ 21 ]   =   0000023c
R [  6 ]   =   ffffffff    |   R [ 22 ]   =   00000240
R [  7 ]   =   100103f0    |   R [ 23 ]   =   00000244
R [  8 ]   =   fffffeff    |   R [ 24 ]   =   00000248
R [  9 ]   =   fffffefe    |   R [ 25 ]   =   xxxxxxxx
R [ 10 ]   =   fffffefd    |   R [ 26 ]   =   xxxxxxxx
R [ 11 ]   =   fffffefc    |   R [ 27 ]   =   xxxxxxxx
R [ 12 ]   =   fffffefb    |   R [ 28 ]   =   xxxxxxxx
R [ 13 ]   =   fffffefa    |   R [ 29 ]   =   00000000
R [ 14 ]   =   fffffef9    |   R [ 30 ]   =   xxxxxxxx
R [ 15 ]   =   fffffef8    |   R [ 31 ]   =   00000010
 
D i s p l a y i n g   C o n t e n t s   o f   D a t a   M e m o r y
d M e m [ 3c0 ]   =   0xxxxxxxxx
d M e m [ 3c4 ]   =   0xxxxxxxxx
d M e m [ 3c8 ]   =   0xxxxxxxxx
d M e m [ 3cc ]   =   0xxxxxxxxx
d M e m [ 3d0 ]   =   0xxxxxxxxx
d M e m [ 3d4 ]   =   0xxxxxxxxx
d M e m [ 3d8 ]   =   0xxxxxxxxx
d M e m [ 3dc ]   =   0xxxxxxxxx
d M e m [ 3e0 ]   =   0xxxxxxxxx
d M e m [ 3e4 ]   =   0xxxxxxxxx
d M e m [ 3e8 ]   =   0xxxxxxxxx
d M e m [ 3ec ]   =   0xxxxxxxxx
d M e m [ 3f0 ]   =   0xfffffef8
d M e m [ 3f4 ]   =   0xxxxxxxxx
d M e m [ 3f8 ]   =   0x00000000
d M e m [ 3fc ]   =   0x00000200
 
D i s p l a y i n g   C o n t e n t s   o f   I O   M e m o r y
i M e m [ 0c0 ]   =   0x8000ffff
i M e m [ 0c4 ]   =   0xe0003fff
i M e m [ 0c8 ]   =   0xf8000fff
i M e m [ 0cc ]   =   0xfe0003ff
i M e m [ 0d0 ]   =   0xff8000ff
i M e m [ 0d4 ]   =   0xffe0003f
i M e m [ 0d8 ]   =   0xfff8000f
i M e m [ 0dc ]   =   0xfffe0003
i M e m [ 0e0 ]   =   0xffff8000
i M e m [ 0e4 ]   =   0xffffe000
i M e m [ 0e8 ]   =   0xfffff800
i M e m [ 0ec ]   =   0xfffffe00
i M e m [ 0f0 ]   =   0xffffff80
i M e m [ 0f4 ]   =   0xffffffe0
i M e m [ 0f8 ]   =   0xfffffff8
i M e m [ 0fc ]   =   0xfffffffe
$finish called at time : 4950 ns : File "C:/Users/Jesus Luciano/Desktop/MIPS_CPU/Execution_Unit_modified - Copy/Execution_Unit.srcs/sources_1/new/MCU.v" Line 981
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 19:33:26 2019...
