<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14531 SDK6: E:/SDKCITA/workspace/Release_Build_MANUAL/SDK_585/sdk/platform/driver/uart/uart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14531 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_5d450721f7eb23fcd7fddd0151f70c39.html">platform</a></li><li class="navelem"><a class="el" href="dir_0fc1f2cc8a716113b0e8264ff4dfe179.html">driver</a></li><li class="navelem"><a class="el" href="dir_2ce41c795ea3d1b0d53e6724d109e1f8.html">uart</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">uart.h File Reference<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a> &raquo; <a class="el" href="group___u_a_r_t.html">UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>UART Low Level Driver for DA14585, DA14586 and DA14531 devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;datasheet.h&quot;</code><br />
<code>#include &quot;<a class="el" href="dma_8h_source.html">dma.h</a>&quot;</code><br />
</div>
<p><a href="uart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__t.html">uart_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART registers.  <a href="structuart__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__cfg__t.html">uart_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART configuration structure definition.  <a href="structuart__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>&#160;&#160;&#160;(<a class="el" href="structuart__t.html">uart_t</a> *)  UART_RBR_THR_DLL_REG</td></tr>
<tr class="memdesc:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Base Address.  <a href="group___u_a_r_t.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">More...</a><br /></td></tr>
<tr class="separator:ga8d69bf04d07af4fbbab5a8bd291f65ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">UART2</a>&#160;&#160;&#160;(<a class="el" href="structuart__t.html">uart_t</a> *)  UART2_RBR_THR_DLL_REG</td></tr>
<tr class="memdesc:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 Base Address.  <a href="group___u_a_r_t.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde">More...</a><br /></td></tr>
<tr class="separator:ga7f6bd6eb89ae2eeae97af4207ebe3cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d985da6329d3e314a091028c6fc951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga92d985da6329d3e314a091028c6fc951">UART_ID</a>(id)&#160;&#160;&#160;((id) == <a class="el" href="group___u_a_r_t.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a> ? 0 : 1)</td></tr>
<tr class="memdesc:ga92d985da6329d3e314a091028c6fc951"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ID from UART Base Address.  <a href="group___u_a_r_t.html#ga92d985da6329d3e314a091028c6fc951">More...</a><br /></td></tr>
<tr class="separator:ga92d985da6329d3e314a091028c6fc951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfd8a0416bf7498e942a840df5d80ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4dfd8a0416bf7498e942a840df5d80ec">UART_ENV</a>(id)&#160;&#160;&#160;(&amp;uartn_env[((id) == <a class="el" href="group___u_a_r_t.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a> ? 0 : 1)])</td></tr>
<tr class="memdesc:ga4dfd8a0416bf7498e942a840df5d80ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the environment from UART ID.  <a href="group___u_a_r_t.html#ga4dfd8a0416bf7498e942a840df5d80ec">More...</a><br /></td></tr>
<tr class="separator:ga4dfd8a0416bf7498e942a840df5d80ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198bd0474d370c0b50733b98a4205c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga198bd0474d370c0b50733b98a4205c65">UART_INTR</a>(id)&#160;&#160;&#160;((id) == <a class="el" href="group___u_a_r_t.html#ga8d69bf04d07af4fbbab5a8bd291f65ff">UART1</a>  ? (UART_IRQn) : (UART2_IRQn))</td></tr>
<tr class="memdesc:ga198bd0474d370c0b50733b98a4205c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the UART IRQ from UART ID.  <a href="group___u_a_r_t.html#ga198bd0474d370c0b50733b98a4205c65">More...</a><br /></td></tr>
<tr class="separator:ga198bd0474d370c0b50733b98a4205c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ba06550cb3e2e3082df5d85ea96213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga37ba06550cb3e2e3082df5d85ea96213">BAUD_RATE_DIV</a>(x)&#160;&#160;&#160;((x &gt;&gt; 8) &amp; 0xFFFF)</td></tr>
<tr class="memdesc:ga37ba06550cb3e2e3082df5d85ea96213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate Baud Rate Divisor.  <a href="group___u_a_r_t.html#ga37ba06550cb3e2e3082df5d85ea96213">More...</a><br /></td></tr>
<tr class="separator:ga37ba06550cb3e2e3082df5d85ea96213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab290ff91fc7ac576a8c3050d59291d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab290ff91fc7ac576a8c3050d59291d82">BAUD_RATE_FRAC</a>(x)&#160;&#160;&#160;(x &amp; 0xFF)</td></tr>
<tr class="memdesc:gab290ff91fc7ac576a8c3050d59291d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate Baud Rate Fractional part.  <a href="group___u_a_r_t.html#gab290ff91fc7ac576a8c3050d59291d82">More...</a><br /></td></tr>
<tr class="separator:gab290ff91fc7ac576a8c3050d59291d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6d741aab3342a578705ac0a15e8381"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacb6d741aab3342a578705ac0a15e8381">IIR_FCR</a>&#160;&#160;&#160;(UART_IID0_FIFOE | UART_IID1_RFIFOE | UART_IID2_XFIFOR | UART_IID3_DMAM)</td></tr>
<tr class="memdesc:gacb6d741aab3342a578705ac0a15e8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification - FIFO Control.  <a href="group___u_a_r_t.html#gacb6d741aab3342a578705ac0a15e8381">More...</a><br /></td></tr>
<tr class="separator:gacb6d741aab3342a578705ac0a15e8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga587d4439909898b9ae38e9aca950ae02"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a>) (uint16_t data_cnt)</td></tr>
<tr class="memdesc:ga587d4439909898b9ae38e9aca950ae02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit callback type definition.  <a href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">More...</a><br /></td></tr>
<tr class="separator:ga587d4439909898b9ae38e9aca950ae02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e57286e0cd5aa49304eff5ed78156c"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga54e57286e0cd5aa49304eff5ed78156c">uart_err_cb_t</a>) (<a class="el" href="structuart__t.html">uart_t</a> *uart, uint8_t uart_err_status)</td></tr>
<tr class="memdesc:ga54e57286e0cd5aa49304eff5ed78156c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error callback type definition.  <a href="group___u_a_r_t.html#ga54e57286e0cd5aa49304eff5ed78156c">More...</a><br /></td></tr>
<tr class="separator:ga54e57286e0cd5aa49304eff5ed78156c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gabd218b2905cb2bad7f9d44912d63be3d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> { <a class="el" href="group___u_a_r_t.html#ggabd218b2905cb2bad7f9d44912d63be3dac3ca41d778103dd4f807464e022bea47">UART_BIT_DIS</a> = 0, 
<a class="el" href="group___u_a_r_t.html#ggabd218b2905cb2bad7f9d44912d63be3da6962720bc8dfa29962d1d47ce8c02950">UART_BIT_EN</a> = 1
 }</td></tr>
<tr class="memdesc:gabd218b2905cb2bad7f9d44912d63be3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generic enable/disable enum for UART driver.  <a href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">More...</a><br /></td></tr>
<tr class="separator:gabd218b2905cb2bad7f9d44912d63be3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0528dc4401f43d2c1ce20479a635c327"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0528dc4401f43d2c1ce20479a635c327">UART_STATUS</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327adf538d3c816b049a4cb9cceefc43884c">UART_ERR_NO_ERROR</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327adae9d030ead331c9693a5a53e6277726">UART_ERR_BUSY_ERROR</a> = 1, 
<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327ac3222c4accd846f6c1a569b6a347eeb5">UART_ERR_OVERRUN_ERROR</a> = UART_OE, 
<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327a5b74c7bf4dde7c35f5e1dd2d4335ce25">UART_ERR_PARITY_ERROR</a> = UART_PE, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327a5841e1ca9586d48e013f1a6a610535f4">UART_ERR_FRAMING_ERROR</a> = UART_FE, 
<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327a5044b44e72bdb8702767f399bfb876e3">UART_ERR_BREAK_ERROR</a> = UART_BI, 
<a class="el" href="group___u_a_r_t.html#gga0528dc4401f43d2c1ce20479a635c327a67e5c2ab516a138000192857d4769b54">UART_ERR_RX_FIFO_ERROR</a> = UART_RFE
<br />
 }</td></tr>
<tr class="memdesc:ga0528dc4401f43d2c1ce20479a635c327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status enum for UART driver.  <a href="group___u_a_r_t.html#ga0528dc4401f43d2c1ce20479a635c327">More...</a><br /></td></tr>
<tr class="separator:ga0528dc4401f43d2c1ce20479a635c327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8e8830a5d0b31458f1825de0ca1c4e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacd8e8830a5d0b31458f1825de0ca1c4e">UART_INT</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea3fd0767497a95f15a101c31e19e2843b">UART_INT_NO_INT_PEND</a> = 1, 
<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea7d745437f6ce62a2b0d94776ffd43fb9">UART_INT_THR_EMPTY</a> = 2, 
<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea69db21de2d2e7be66976fcd6231397c0">UART_INT_RECEIVED_AVAILABLE</a> = 4, 
<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea7aa86ea71f117e40288ab1e201e3221b">UART_INT_RECEIVE_LINE_STAT</a> = 6, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea2b463afcd99d695bc7286585fb04977a">UART_INT_BUSY_DETECTED</a> = 7, 
<a class="el" href="group___u_a_r_t.html#ggacd8e8830a5d0b31458f1825de0ca1c4ea44450caa0b760aa1e5ef35b23104b306">UART_INT_TIMEOUT</a> = 12
<br />
 }</td></tr>
<tr class="memdesc:gacd8e8830a5d0b31458f1825de0ca1c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification codes.  <a href="group___u_a_r_t.html#gacd8e8830a5d0b31458f1825de0ca1c4e">More...</a><br /></td></tr>
<tr class="separator:gacd8e8830a5d0b31458f1825de0ca1c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ebef9ab11e56d9d914a270f8a895034"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2ebef9ab11e56d9d914a270f8a895034">UART_BAUDRATE</a> { <br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a82d65082b6f8df08e8d52ae147256060">UART_BAUDRATE_1000000</a> = 0x000100, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a404611687ebff8a0f12677fffd27535b">UART_BAUDRATE_921600</a> = 0x000101, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a4d33d08d6ce7d7436722f757b31d669e">UART_BAUDRATE_500000</a> = 0x000200, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a045376206230ea6263553424697fbe2e">UART_BAUDRATE_460800</a> = 0x000203, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a2655448bc65d60f801362784520b8b7f">UART_BAUDRATE_230400</a> = 0x000405, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a8bfbaf4f7fcc3591d3f40fedc503501e">UART_BAUDRATE_115200</a> = 0x00080b, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a0a4f1f97b369196795153a10dcc9d5cf">UART_BAUDRATE_57600</a> = 0x001106, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a21dd883e9be8390ef1d034edad397167">UART_BAUDRATE_38400</a> = 0x001a01, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a60fd45cbdbb32488a06268f504528ce1">UART_BAUDRATE_28800</a> = 0x00220c, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a2eacecb72086c5387c99225aa8f63bf7">UART_BAUDRATE_19200</a> = 0x003401, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034af4ec9a8ee0b6255775d2ecae5f180aa7">UART_BAUDRATE_14400</a> = 0x004507, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a643943379183cdf9d8c0dd9f7b5dcd29">UART_BAUDRATE_9600</a> = 0x006803, 
<br />
&#160;&#160;<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034abe866ffb30dbc65f9090023cf3ac04ea">UART_BAUDRATE_4800</a> = 0x00d005, 
<a class="el" href="group___u_a_r_t.html#gga2ebef9ab11e56d9d914a270f8a895034a647219a441d89f39dcc11a738e294c53">UART_BAUDRATE_2400</a> = 0x01a00b
<br />
 }</td></tr>
<tr class="memdesc:ga2ebef9ab11e56d9d914a270f8a895034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud rates dividers The defined values comprise the values of 3 registers: DLH, DLL, DLF.  <a href="group___u_a_r_t.html#ga2ebef9ab11e56d9d914a270f8a895034">More...</a><br /></td></tr>
<tr class="separator:ga2ebef9ab11e56d9d914a270f8a895034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f73385af2d9c46d405402760a30766"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga24f73385af2d9c46d405402760a30766">UART_DATABITS</a> { <a class="el" href="group___u_a_r_t.html#gga24f73385af2d9c46d405402760a30766a1689317330cc55b4345c8a6995ce1fad">UART_DATABITS_5</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga24f73385af2d9c46d405402760a30766ab468f4f38a9d73b03d2eeee413879283">UART_DATABITS_6</a> = 1, 
<a class="el" href="group___u_a_r_t.html#gga24f73385af2d9c46d405402760a30766a941f53895de35cb17c5b5ae5e57a02b9">UART_DATABITS_7</a> = 2, 
<a class="el" href="group___u_a_r_t.html#gga24f73385af2d9c46d405402760a30766af080420d870f7b3917bd59107ac4c153">UART_DATABITS_8</a> = 3
 }</td></tr>
<tr class="memdesc:ga24f73385af2d9c46d405402760a30766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character format.  <a href="group___u_a_r_t.html#ga24f73385af2d9c46d405402760a30766">More...</a><br /></td></tr>
<tr class="separator:ga24f73385af2d9c46d405402760a30766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fd4dba815fc40fbd8e8c37dbf87c7a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga24fd4dba815fc40fbd8e8c37dbf87c7a">UART_PARITY</a> { <a class="el" href="group___u_a_r_t.html#gga24fd4dba815fc40fbd8e8c37dbf87c7aaa80d2d8ea61454045ebe71d155e85b3d">UART_PARITY_NONE</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga24fd4dba815fc40fbd8e8c37dbf87c7aad90cc425f5ba447773a44a75be6593e2">UART_PARITY_ODD</a> = 1, 
<a class="el" href="group___u_a_r_t.html#gga24fd4dba815fc40fbd8e8c37dbf87c7aad908a637b1dd23f93b149dd2d8bdfdb8">UART_PARITY_EVEN</a> = 3
 }</td></tr>
<tr class="memdesc:ga24fd4dba815fc40fbd8e8c37dbf87c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity.  <a href="group___u_a_r_t.html#ga24fd4dba815fc40fbd8e8c37dbf87c7a">More...</a><br /></td></tr>
<tr class="separator:ga24fd4dba815fc40fbd8e8c37dbf87c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd51ac613ec824eeb73a5b6bf743ca6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacbd51ac613ec824eeb73a5b6bf743ca6">UART_STOPBITS</a> { <a class="el" href="group___u_a_r_t.html#ggacbd51ac613ec824eeb73a5b6bf743ca6ab1c6c3da76951f5a1817859f83ddd9fa">UART_STOPBITS_1</a> = 0, 
<a class="el" href="group___u_a_r_t.html#ggacbd51ac613ec824eeb73a5b6bf743ca6af4b730b061af3ef2004c360c158ffef8">UART_STOPBITS_2</a> = 1
 }</td></tr>
<tr class="memdesc:gacbd51ac613ec824eeb73a5b6bf743ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop bits.  <a href="group___u_a_r_t.html#gacbd51ac613ec824eeb73a5b6bf743ca6">More...</a><br /></td></tr>
<tr class="separator:gacbd51ac613ec824eeb73a5b6bf743ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2e6711c13f801499299cf273a5e4e6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">UART_AFCE_CFG</a> { <a class="el" href="group___u_a_r_t.html#gga2a2e6711c13f801499299cf273a5e4e6ac1efdec29ec5a93769ee6b3ebb7f2c9e">UART_AFCE_DIS</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga2a2e6711c13f801499299cf273a5e4e6adf7761399acd12c42452b11d01493ad3">UART_AFCE_EN</a> = 1
 }</td></tr>
<tr class="memdesc:ga2a2e6711c13f801499299cf273a5e4e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto flow control.  <a href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">More...</a><br /></td></tr>
<tr class="separator:ga2a2e6711c13f801499299cf273a5e4e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d34e34ab58c383449603db0b5cd4e89"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">UART_FIFO_CFG</a> { <a class="el" href="group___u_a_r_t.html#gga1d34e34ab58c383449603db0b5cd4e89a1980b9d1c707c322c73cfecca3e1092a">UART_FIFO_DIS</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga1d34e34ab58c383449603db0b5cd4e89ae70293a4941e4be08236f415b1532fa1">UART_FIFO_EN</a> = 1
 }</td></tr>
<tr class="memdesc:ga1d34e34ab58c383449603db0b5cd4e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use FIFO.  <a href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">More...</a><br /></td></tr>
<tr class="separator:ga1d34e34ab58c383449603db0b5cd4e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56aaf477e65211c6e6858894d1590fd7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">UART_RX_FIFO_LEVEL</a> { <a class="el" href="group___u_a_r_t.html#gga56aaf477e65211c6e6858894d1590fd7ad9cd1fd081c164f6fed9019e67714f2e">UART_RX_FIFO_LEVEL_0</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga56aaf477e65211c6e6858894d1590fd7acf6f77fab0372d75b7aaa6c519160b5a">UART_RX_FIFO_LEVEL_1</a> = 1, 
<a class="el" href="group___u_a_r_t.html#gga56aaf477e65211c6e6858894d1590fd7ada8efcab12126cb8c92021c17f41a8aa">UART_RX_FIFO_LEVEL_2</a> = 2, 
<a class="el" href="group___u_a_r_t.html#gga56aaf477e65211c6e6858894d1590fd7a04d74c8bc65a13aef3607e74961f26e5">UART_RX_FIFO_LEVEL_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga56aaf477e65211c6e6858894d1590fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART RX FIFO level. Select the trigger level in the receiver FIFO at which the Received Data Available Interrupt will be generated.  <a href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">More...</a><br /></td></tr>
<tr class="separator:ga56aaf477e65211c6e6858894d1590fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10962da2c5916d3eb7890bab6ed7b3f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">UART_TX_FIFO_LEVEL</a> { <a class="el" href="group___u_a_r_t.html#gga10962da2c5916d3eb7890bab6ed7b3f4a3349f130d24460a0d818c66cf7cd734e">UART_TX_FIFO_LEVEL_0</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga10962da2c5916d3eb7890bab6ed7b3f4a3b6d6b02236f159dbfbc7ce5b3338017">UART_TX_FIFO_LEVEL_1</a> = 1, 
<a class="el" href="group___u_a_r_t.html#gga10962da2c5916d3eb7890bab6ed7b3f4a3b91e5a3f0ad215acfd2114f41a41d97">UART_TX_FIFO_LEVEL_2</a> = 2, 
<a class="el" href="group___u_a_r_t.html#gga10962da2c5916d3eb7890bab6ed7b3f4a4e3fe927649eb93b162730b94104396c">UART_TX_FIFO_LEVEL_3</a> = 3
 }</td></tr>
<tr class="memdesc:ga10962da2c5916d3eb7890bab6ed7b3f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART TX FIFO level. Select the empty threshold level at which the THRE Interrupts will be generated.  <a href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">More...</a><br /></td></tr>
<tr class="separator:ga10962da2c5916d3eb7890bab6ed7b3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55de0ec52ddacb716672e99b81eedfef"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga55de0ec52ddacb716672e99b81eedfef">UART_DMA_CFG</a> { <a class="el" href="group___u_a_r_t.html#gga55de0ec52ddacb716672e99b81eedfefa1b8df60eb38bbb0a887c9c167f473500">UART_DMA_DISABLE</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga55de0ec52ddacb716672e99b81eedfefa9726c6224c09fac87c81d71a192fc032">UART_DMA_ENABLE</a> = 1
 }</td></tr>
<tr class="memdesc:ga55de0ec52ddacb716672e99b81eedfef"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA support.  <a href="group___u_a_r_t.html#ga55de0ec52ddacb716672e99b81eedfef">More...</a><br /></td></tr>
<tr class="separator:ga55de0ec52ddacb716672e99b81eedfef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc237bc57dd45252e96589aa1a1e7f6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8fc237bc57dd45252e96589aa1a1e7f6">UART_DMA_CHANNEL_CFG</a> { <a class="el" href="group___u_a_r_t.html#gga8fc237bc57dd45252e96589aa1a1e7f6aeb45e06b6f755e24127c3568d56edc0f">UART_DMA_CHANNEL_01</a> = 0, 
<a class="el" href="group___u_a_r_t.html#gga8fc237bc57dd45252e96589aa1a1e7f6a642d7c49dc907aafd21d87f1d2041939">UART_DMA_CHANNEL_23</a> = 1
 }</td></tr>
<tr class="memdesc:ga8fc237bc57dd45252e96589aa1a1e7f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA channel configuration.  <a href="group___u_a_r_t.html#ga8fc237bc57dd45252e96589aa1a1e7f6">More...</a><br /></td></tr>
<tr class="separator:ga8fc237bc57dd45252e96589aa1a1e7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69d334701827bc97a2c2753b4597d5db"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga69d334701827bc97a2c2753b4597d5db">UART_OP_CFG</a> { <a class="el" href="group___u_a_r_t.html#gga69d334701827bc97a2c2753b4597d5dbae1aa531fac16efd1547d30ae661c7148">UART_OP_BLOCKING</a>, 
<a class="el" href="group___u_a_r_t.html#gga69d334701827bc97a2c2753b4597d5dbac6533ccaa1e3b0e2c6672cee6db4221e">UART_OP_INTR</a>, 
<a class="el" href="group___u_a_r_t.html#gga69d334701827bc97a2c2753b4597d5dba684d224393401c4a1ffb41166da828e6">UART_OP_DMA</a>
 }</td></tr>
<tr class="memdesc:ga69d334701827bc97a2c2753b4597d5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode of operation.  <a href="group___u_a_r_t.html#ga69d334701827bc97a2c2753b4597d5db">More...</a><br /></td></tr>
<tr class="separator:ga69d334701827bc97a2c2753b4597d5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga66d4c40771a984df9c75176d9673e291"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga66d4c40771a984df9c75176d9673e291">uart_read_rbr</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga66d4c40771a984df9c75176d9673e291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a byte from Receive Buffer Register.  <a href="group___u_a_r_t.html#ga66d4c40771a984df9c75176d9673e291">More...</a><br /></td></tr>
<tr class="separator:ga66d4c40771a984df9c75176d9673e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a22444176246b6a3ac548619978d63a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3a22444176246b6a3ac548619978d63a">uart_thr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t data)</td></tr>
<tr class="memdesc:ga3a22444176246b6a3ac548619978d63a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write byte to Transmit Holding Register.  <a href="group___u_a_r_t.html#ga3a22444176246b6a3ac548619978d63a">More...</a><br /></td></tr>
<tr class="separator:ga3a22444176246b6a3ac548619978d63a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c894d837702a10bb2d02b2e12ed5d4d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7c894d837702a10bb2d02b2e12ed5d4d">uart_dll_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t data)</td></tr>
<tr class="memdesc:ga7c894d837702a10bb2d02b2e12ed5d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write byte to Divisor Latch (Low) Register.  <a href="group___u_a_r_t.html#ga7c894d837702a10bb2d02b2e12ed5d4d">More...</a><br /></td></tr>
<tr class="separator:ga7c894d837702a10bb2d02b2e12ed5d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8afa777422c931fad2abcbb22a1c60d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae8afa777422c931fad2abcbb22a1c60d">uart_dlh_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t data)</td></tr>
<tr class="memdesc:gae8afa777422c931fad2abcbb22a1c60d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write byte to Divisor Latch (High) Register.  <a href="group___u_a_r_t.html#gae8afa777422c931fad2abcbb22a1c60d">More...</a><br /></td></tr>
<tr class="separator:gae8afa777422c931fad2abcbb22a1c60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c3158f343f17b0097155962160e58c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa4c3158f343f17b0097155962160e58c">uart_rxdata_intr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> erbfi_en)</td></tr>
<tr class="memdesc:gaa4c3158f343f17b0097155962160e58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Received Data Available Interrupt.  <a href="group___u_a_r_t.html#gaa4c3158f343f17b0097155962160e58c">More...</a><br /></td></tr>
<tr class="separator:gaa4c3158f343f17b0097155962160e58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0bed0a96e6768774085f5beb77c165"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3f0bed0a96e6768774085f5beb77c165">uart_txdata_intr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> etbei_en)</td></tr>
<tr class="memdesc:ga3f0bed0a96e6768774085f5beb77c165"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Transmit Holding Register Empty Interrupt.  <a href="group___u_a_r_t.html#ga3f0bed0a96e6768774085f5beb77c165">More...</a><br /></td></tr>
<tr class="separator:ga3f0bed0a96e6768774085f5beb77c165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48991de47b18c3f14a8ed62ac7b1036c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga48991de47b18c3f14a8ed62ac7b1036c">uart_rls_intr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> elsi_en)</td></tr>
<tr class="memdesc:ga48991de47b18c3f14a8ed62ac7b1036c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Receiver Line Status Interrupt This is used to enable/disable the generation of Receiver Line Status Interrupt. This is the highest priority interrupt.  <a href="group___u_a_r_t.html#ga48991de47b18c3f14a8ed62ac7b1036c">More...</a><br /></td></tr>
<tr class="separator:ga48991de47b18c3f14a8ed62ac7b1036c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5255ac717b0d6dc6d90702654c07e500"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5255ac717b0d6dc6d90702654c07e500">uart_ms_intr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> edssi_en)</td></tr>
<tr class="memdesc:ga5255ac717b0d6dc6d90702654c07e500"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Modem Status Interrupt.  <a href="group___u_a_r_t.html#ga5255ac717b0d6dc6d90702654c07e500">More...</a><br /></td></tr>
<tr class="separator:ga5255ac717b0d6dc6d90702654c07e500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16212753fd4720260baace0b1ef82303"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga16212753fd4720260baace0b1ef82303">uart_intr_config_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga16212753fd4720260baace0b1ef82303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get interrupt configuration of UART.  <a href="group___u_a_r_t.html#ga16212753fd4720260baace0b1ef82303">More...</a><br /></td></tr>
<tr class="separator:ga16212753fd4720260baace0b1ef82303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fd4ca23ddca3314e26a6ea8895e68"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga473fd4ca23ddca3314e26a6ea8895e68">uart_thre_intr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> ptime_en)</td></tr>
<tr class="memdesc:ga473fd4ca23ddca3314e26a6ea8895e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Programmable THRE Interrupt Mode.  <a href="group___u_a_r_t.html#ga473fd4ca23ddca3314e26a6ea8895e68">More...</a><br /></td></tr>
<tr class="separator:ga473fd4ca23ddca3314e26a6ea8895e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b972085a68612e3f2d303f4002ec19"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga62b972085a68612e3f2d303f4002ec19">uart_intr_id_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga62b972085a68612e3f2d303f4002ec19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Interrupt ID.  <a href="group___u_a_r_t.html#ga62b972085a68612e3f2d303f4002ec19">More...</a><br /></td></tr>
<tr class="separator:ga62b972085a68612e3f2d303f4002ec19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db7e6e6dc4f033750f80ca842f2ee50"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2db7e6e6dc4f033750f80ca842f2ee50">uart_fifo_enabled_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga2db7e6e6dc4f033750f80ca842f2ee50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicate whether the FIFO's are enabled or disabled.  <a href="group___u_a_r_t.html#ga2db7e6e6dc4f033750f80ca842f2ee50">More...</a><br /></td></tr>
<tr class="separator:ga2db7e6e6dc4f033750f80ca842f2ee50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa9d1b39105316d9a4029bc7145c297"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaafa9d1b39105316d9a4029bc7145c297">uart_fifo_enable_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">UART_FIFO_CFG</a> fifo_en)</td></tr>
<tr class="memdesc:gaafa9d1b39105316d9a4029bc7145c297"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable UART FIFOs.  <a href="group___u_a_r_t.html#gaafa9d1b39105316d9a4029bc7145c297">More...</a><br /></td></tr>
<tr class="separator:gaafa9d1b39105316d9a4029bc7145c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3142f530691ced4991360d109b6bde6e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3142f530691ced4991360d109b6bde6e">uart_rxfifo_flush</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga3142f530691ced4991360d109b6bde6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the control portion of the receive FIFO and treats the FIFO as empty.  <a href="group___u_a_r_t.html#ga3142f530691ced4991360d109b6bde6e">More...</a><br /></td></tr>
<tr class="separator:ga3142f530691ced4991360d109b6bde6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410d21f5c87e70f3e83911c0d3762d8c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga410d21f5c87e70f3e83911c0d3762d8c">uart_txfifo_flush</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga410d21f5c87e70f3e83911c0d3762d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the control portion of the transmit FIFO and treats the FIFO as empty.  <a href="group___u_a_r_t.html#ga410d21f5c87e70f3e83911c0d3762d8c">More...</a><br /></td></tr>
<tr class="separator:ga410d21f5c87e70f3e83911c0d3762d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514348aecbb204a0c3ee82bbe438e18"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9514348aecbb204a0c3ee82bbe438e18">uart_fifo_txempty_trg_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">UART_TX_FIFO_LEVEL</a> txempty_trigger)</td></tr>
<tr class="memdesc:ga9514348aecbb204a0c3ee82bbe438e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the empty threshold level at which the THRE Interrupts will be generated when the mode is active.  <a href="group___u_a_r_t.html#ga9514348aecbb204a0c3ee82bbe438e18">More...</a><br /></td></tr>
<tr class="separator:ga9514348aecbb204a0c3ee82bbe438e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9b28a5175419dddf165030fcfe7a4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga52e9b28a5175419dddf165030fcfe7a4">uart_fifo_rcvr_trg_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">UART_RX_FIFO_LEVEL</a> rcvr_trigger)</td></tr>
<tr class="memdesc:ga52e9b28a5175419dddf165030fcfe7a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the trigger level in the receiver FIFO at which the Received Data Available Interrupt will be generated.  <a href="group___u_a_r_t.html#ga52e9b28a5175419dddf165030fcfe7a4">More...</a><br /></td></tr>
<tr class="separator:ga52e9b28a5175419dddf165030fcfe7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3acbcedc0f268b7ef1bacc27accfba4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab3acbcedc0f268b7ef1bacc27accfba4">uart_lcr_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint16_t lcr_val)</td></tr>
<tr class="memdesc:gab3acbcedc0f268b7ef1bacc27accfba4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value to LCR.  <a href="group___u_a_r_t.html#gab3acbcedc0f268b7ef1bacc27accfba4">More...</a><br /></td></tr>
<tr class="separator:gab3acbcedc0f268b7ef1bacc27accfba4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1931bdc580fee277b84d682c21e9d8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8d1931bdc580fee277b84d682c21e9d8">uart_dlab_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> dlab)</td></tr>
<tr class="memdesc:ga8d1931bdc580fee277b84d682c21e9d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Divisor Latch Access Bit.  <a href="group___u_a_r_t.html#ga8d1931bdc580fee277b84d682c21e9d8">More...</a><br /></td></tr>
<tr class="separator:ga8d1931bdc580fee277b84d682c21e9d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5c5e15903d882ec93b832b064fe318"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacb5c5e15903d882ec93b832b064fe318">uart_bc_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> bc)</td></tr>
<tr class="memdesc:gacb5c5e15903d882ec93b832b064fe318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Break Control Bit.  <a href="group___u_a_r_t.html#gacb5c5e15903d882ec93b832b064fe318">More...</a><br /></td></tr>
<tr class="separator:gacb5c5e15903d882ec93b832b064fe318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae77b84e60936544693b4e87b604ddd"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1ae77b84e60936544693b4e87b604ddd">uart_parity_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga24fd4dba815fc40fbd8e8c37dbf87c7a">UART_PARITY</a> parity)</td></tr>
<tr class="memdesc:ga1ae77b84e60936544693b4e87b604ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Parity.  <a href="group___u_a_r_t.html#ga1ae77b84e60936544693b4e87b604ddd">More...</a><br /></td></tr>
<tr class="separator:ga1ae77b84e60936544693b4e87b604ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4049d007b799bc0f3569b86d5dcd8bb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab4049d007b799bc0f3569b86d5dcd8bb">uart_parity_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gab4049d007b799bc0f3569b86d5dcd8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Parity configuration of UART.  <a href="group___u_a_r_t.html#gab4049d007b799bc0f3569b86d5dcd8bb">More...</a><br /></td></tr>
<tr class="separator:gab4049d007b799bc0f3569b86d5dcd8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501e17f226a93522e44ddec3b186d700"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga501e17f226a93522e44ddec3b186d700">uart_stop_bits_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gacbd51ac613ec824eeb73a5b6bf743ca6">UART_STOPBITS</a> stop_bits)</td></tr>
<tr class="memdesc:ga501e17f226a93522e44ddec3b186d700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set number of stop bits.  <a href="group___u_a_r_t.html#ga501e17f226a93522e44ddec3b186d700">More...</a><br /></td></tr>
<tr class="separator:ga501e17f226a93522e44ddec3b186d700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bfc37843697051566ae688fb2adffe8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0bfc37843697051566ae688fb2adffe8">uart_stop_bits_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga0bfc37843697051566ae688fb2adffe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get stop bits configuration of UART.  <a href="group___u_a_r_t.html#ga0bfc37843697051566ae688fb2adffe8">More...</a><br /></td></tr>
<tr class="separator:ga0bfc37843697051566ae688fb2adffe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec3a051e774d36fcc7bf29f330644f2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9ec3a051e774d36fcc7bf29f330644f2">uart_dls_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga24f73385af2d9c46d405402760a30766">UART_DATABITS</a> dls)</td></tr>
<tr class="memdesc:ga9ec3a051e774d36fcc7bf29f330644f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Data Length Select.  <a href="group___u_a_r_t.html#ga9ec3a051e774d36fcc7bf29f330644f2">More...</a><br /></td></tr>
<tr class="separator:ga9ec3a051e774d36fcc7bf29f330644f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc71455c02d9fb7fef33691fac3938c1"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gacc71455c02d9fb7fef33691fac3938c1">uart_dls_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gacc71455c02d9fb7fef33691fac3938c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Data Length Select configuration of UART.  <a href="group___u_a_r_t.html#gacc71455c02d9fb7fef33691fac3938c1">More...</a><br /></td></tr>
<tr class="separator:gacc71455c02d9fb7fef33691fac3938c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad24d9f5043b06fb70553477fd2527b0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaad24d9f5043b06fb70553477fd2527b0">uart_afce_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">UART_AFCE_CFG</a> afce)</td></tr>
<tr class="memdesc:gaad24d9f5043b06fb70553477fd2527b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Auto Flow Control.  <a href="group___u_a_r_t.html#gaad24d9f5043b06fb70553477fd2527b0">More...</a><br /></td></tr>
<tr class="separator:gaad24d9f5043b06fb70553477fd2527b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54223e272335cb7f84a7b60663bbe18"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac54223e272335cb7f84a7b60663bbe18">uart_afce_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gac54223e272335cb7f84a7b60663bbe18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Auto Flow Control configuration of UART.  <a href="group___u_a_r_t.html#gac54223e272335cb7f84a7b60663bbe18">More...</a><br /></td></tr>
<tr class="separator:gac54223e272335cb7f84a7b60663bbe18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac120ac24dd850b520e7f3a07321b02f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaac120ac24dd850b520e7f3a07321b02f">uart_rtsn_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga2a2e6711c13f801499299cf273a5e4e6">UART_AFCE_CFG</a> rts_n)</td></tr>
<tr class="memdesc:gaac120ac24dd850b520e7f3a07321b02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable Request to Send.  <a href="group___u_a_r_t.html#gaac120ac24dd850b520e7f3a07321b02f">More...</a><br /></td></tr>
<tr class="separator:gaac120ac24dd850b520e7f3a07321b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab498496ef1d433538067451ff4ca9051"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab498496ef1d433538067451ff4ca9051">uart_loopback_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> lb_en)</td></tr>
<tr class="memdesc:gab498496ef1d433538067451ff4ca9051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable LoopBack.  <a href="group___u_a_r_t.html#gab498496ef1d433538067451ff4ca9051">More...</a><br /></td></tr>
<tr class="separator:gab498496ef1d433538067451ff4ca9051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0a473feaf9b949d0ba442a652b6de3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gada0a473feaf9b949d0ba442a652b6de3">uart_tx_empty_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gada0a473feaf9b949d0ba442a652b6de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Empty bit.  <a href="group___u_a_r_t.html#gada0a473feaf9b949d0ba442a652b6de3">More...</a><br /></td></tr>
<tr class="separator:gada0a473feaf9b949d0ba442a652b6de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2755364dfcc21b7aa67c0a9232e0fe0a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2755364dfcc21b7aa67c0a9232e0fe0a">uart_thr_empty_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga2755364dfcc21b7aa67c0a9232e0fe0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Holding Register Empty bit.  <a href="group___u_a_r_t.html#ga2755364dfcc21b7aa67c0a9232e0fe0a">More...</a><br /></td></tr>
<tr class="separator:ga2755364dfcc21b7aa67c0a9232e0fe0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bcdc5b999362937e4424b3a3cf4259"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga00bcdc5b999362937e4424b3a3cf4259">uart_data_ready_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga00bcdc5b999362937e4424b3a3cf4259"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Ready bit.  <a href="group___u_a_r_t.html#ga00bcdc5b999362937e4424b3a3cf4259">More...</a><br /></td></tr>
<tr class="separator:ga00bcdc5b999362937e4424b3a3cf4259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf849ba8b9afad38bf677d8141dd9f2a0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaf849ba8b9afad38bf677d8141dd9f2a0">uart_rls_error_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gaf849ba8b9afad38bf677d8141dd9f2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get RLS errors.  <a href="group___u_a_r_t.html#gaf849ba8b9afad38bf677d8141dd9f2a0">More...</a><br /></td></tr>
<tr class="separator:gaf849ba8b9afad38bf677d8141dd9f2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4067366f6aff74ffc5bdcd1ef2da1c99"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4067366f6aff74ffc5bdcd1ef2da1c99">uart_cts_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga4067366f6aff74ffc5bdcd1ef2da1c99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to Send.  <a href="group___u_a_r_t.html#ga4067366f6aff74ffc5bdcd1ef2da1c99">More...</a><br /></td></tr>
<tr class="separator:ga4067366f6aff74ffc5bdcd1ef2da1c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1733e3fc1c5add13047e239e20bd666e"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1733e3fc1c5add13047e239e20bd666e">uart_scr_reg_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga1733e3fc1c5add13047e239e20bd666e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register is for programmers to use as a temporary storage space.  <a href="group___u_a_r_t.html#ga1733e3fc1c5add13047e239e20bd666e">More...</a><br /></td></tr>
<tr class="separator:ga1733e3fc1c5add13047e239e20bd666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4a5208838782dc2697814a9aabfe1b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5a4a5208838782dc2697814a9aabfe1b">uart_scr_reg_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t data)</td></tr>
<tr class="memdesc:ga5a4a5208838782dc2697814a9aabfe1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register is for programmers to use as a temporary storage space.  <a href="group___u_a_r_t.html#ga5a4a5208838782dc2697814a9aabfe1b">More...</a><br /></td></tr>
<tr class="separator:ga5a4a5208838782dc2697814a9aabfe1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac605b798d0411d9246c5fe9b93da4c72"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac605b798d0411d9246c5fe9b93da4c72">uart_rxfifo_is_full_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gac605b798d0411d9246c5fe9b93da4c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Full.  <a href="group___u_a_r_t.html#gac605b798d0411d9246c5fe9b93da4c72">More...</a><br /></td></tr>
<tr class="separator:gac605b798d0411d9246c5fe9b93da4c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc4e229be420bc1edca175df1b8e6dc"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga3fc4e229be420bc1edca175df1b8e6dc">uart_rxfifo_not_empty_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga3fc4e229be420bc1edca175df1b8e6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Not Empty.  <a href="group___u_a_r_t.html#ga3fc4e229be420bc1edca175df1b8e6dc">More...</a><br /></td></tr>
<tr class="separator:ga3fc4e229be420bc1edca175df1b8e6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1928af7c7dcbec8d66cf8fbc82a8b23"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac1928af7c7dcbec8d66cf8fbc82a8b23">uart_txfifo_is_empty_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gac1928af7c7dcbec8d66cf8fbc82a8b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Empty.  <a href="group___u_a_r_t.html#gac1928af7c7dcbec8d66cf8fbc82a8b23">More...</a><br /></td></tr>
<tr class="separator:gac1928af7c7dcbec8d66cf8fbc82a8b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8c121219523de286d063023af76f6d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafd8c121219523de286d063023af76f6d">uart_txfifo_not_full_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gafd8c121219523de286d063023af76f6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Not Full.  <a href="group___u_a_r_t.html#gafd8c121219523de286d063023af76f6d">More...</a><br /></td></tr>
<tr class="separator:gafd8c121219523de286d063023af76f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b307ae2dd545073f568af8d7970438a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7b307ae2dd545073f568af8d7970438a">uart_is_busy_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga7b307ae2dd545073f568af8d7970438a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Busy.  <a href="group___u_a_r_t.html#ga7b307ae2dd545073f568af8d7970438a">More...</a><br /></td></tr>
<tr class="separator:ga7b307ae2dd545073f568af8d7970438a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1107af4317dfb647fdf8c733e42810db"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga1107af4317dfb647fdf8c733e42810db">uart_txfifo_level_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga1107af4317dfb647fdf8c733e42810db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO Level.  <a href="group___u_a_r_t.html#ga1107af4317dfb647fdf8c733e42810db">More...</a><br /></td></tr>
<tr class="separator:ga1107af4317dfb647fdf8c733e42810db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ca512ff8ff50986758f24ec36a8712"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga90ca512ff8ff50986758f24ec36a8712">uart_rxfifo_level_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga90ca512ff8ff50986758f24ec36a8712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Level.  <a href="group___u_a_r_t.html#ga90ca512ff8ff50986758f24ec36a8712">More...</a><br /></td></tr>
<tr class="separator:ga90ca512ff8ff50986758f24ec36a8712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1e12e30412b38e43230d111b2e10f20"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac1e12e30412b38e43230d111b2e10f20">uart_txfifo_flush_shd</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gac1e12e30412b38e43230d111b2e10f20"><td class="mdescLeft">&#160;</td><td class="mdescRight">XMIT FIFO Reset.  <a href="group___u_a_r_t.html#gac1e12e30412b38e43230d111b2e10f20">More...</a><br /></td></tr>
<tr class="separator:gac1e12e30412b38e43230d111b2e10f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab55514b096939cb90732f0cd1b00abf"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaab55514b096939cb90732f0cd1b00abf">uart_rxfifo_flush_shd</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gaab55514b096939cb90732f0cd1b00abf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCVR FIFO Reset.  <a href="group___u_a_r_t.html#gaab55514b096939cb90732f0cd1b00abf">More...</a><br /></td></tr>
<tr class="separator:gaab55514b096939cb90732f0cd1b00abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf07dd559171e4e2bca3a1d02f365c7"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabdf07dd559171e4e2bca3a1d02f365c7">uart_rst_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gabdf07dd559171e4e2bca3a1d02f365c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Reset.  <a href="group___u_a_r_t.html#gabdf07dd559171e4e2bca3a1d02f365c7">More...</a><br /></td></tr>
<tr class="separator:gabdf07dd559171e4e2bca3a1d02f365c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae815720f3e17a853544b927dfe7338b0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gae815720f3e17a853544b927dfe7338b0">uart_rts_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> uart_rts)</td></tr>
<tr class="memdesc:gae815720f3e17a853544b927dfe7338b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow Request to Send.  <a href="group___u_a_r_t.html#gae815720f3e17a853544b927dfe7338b0">More...</a><br /></td></tr>
<tr class="separator:gae815720f3e17a853544b927dfe7338b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182d115a153688ad6fb585f5dea1dabe"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga182d115a153688ad6fb585f5dea1dabe">uart_break_ctrl_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> uart_break_ctrl)</td></tr>
<tr class="memdesc:ga182d115a153688ad6fb585f5dea1dabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow Break Control Bit.  <a href="group___u_a_r_t.html#ga182d115a153688ad6fb585f5dea1dabe">More...</a><br /></td></tr>
<tr class="separator:ga182d115a153688ad6fb585f5dea1dabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cec7693c0bae9e14939aabf6751ac1d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga5cec7693c0bae9e14939aabf6751ac1d">uart_dma_mode_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t dma_mode)</td></tr>
<tr class="memdesc:ga5cec7693c0bae9e14939aabf6751ac1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow DMA Mode.  <a href="group___u_a_r_t.html#ga5cec7693c0bae9e14939aabf6751ac1d">More...</a><br /></td></tr>
<tr class="separator:ga5cec7693c0bae9e14939aabf6751ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2196e40beecb150a770e6bc4b8cfca80"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2196e40beecb150a770e6bc4b8cfca80">uart_fifo_enable_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga1d34e34ab58c383449603db0b5cd4e89">UART_FIFO_CFG</a> fifo_en)</td></tr>
<tr class="memdesc:ga2196e40beecb150a770e6bc4b8cfca80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow FIFO Enable.  <a href="group___u_a_r_t.html#ga2196e40beecb150a770e6bc4b8cfca80">More...</a><br /></td></tr>
<tr class="separator:ga2196e40beecb150a770e6bc4b8cfca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5b542b18bc052f2c788d46bf606d241"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gad5b542b18bc052f2c788d46bf606d241">uart_fifo_rcvr_trg_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga56aaf477e65211c6e6858894d1590fd7">UART_RX_FIFO_LEVEL</a> rcvr_trigger)</td></tr>
<tr class="memdesc:gad5b542b18bc052f2c788d46bf606d241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow RCVR Trigger.  <a href="group___u_a_r_t.html#gad5b542b18bc052f2c788d46bf606d241">More...</a><br /></td></tr>
<tr class="separator:gad5b542b18bc052f2c788d46bf606d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b469dba7cf7febba432100782853bfe"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7b469dba7cf7febba432100782853bfe">uart_fifo_txempty_trg_shd_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga10962da2c5916d3eb7890bab6ed7b3f4">UART_TX_FIFO_LEVEL</a> txempty_trigger)</td></tr>
<tr class="memdesc:ga7b469dba7cf7febba432100782853bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shadow TX Empty Trigger.  <a href="group___u_a_r_t.html#ga7b469dba7cf7febba432100782853bfe">More...</a><br /></td></tr>
<tr class="separator:ga7b469dba7cf7febba432100782853bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb0ffafed4c9aaefd185780e015428b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaabb0ffafed4c9aaefd185780e015428b">uart_halt_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gaabb0ffafed4c9aaefd185780e015428b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Halt Transmit configuration.  <a href="group___u_a_r_t.html#gaabb0ffafed4c9aaefd185780e015428b">More...</a><br /></td></tr>
<tr class="separator:gaabb0ffafed4c9aaefd185780e015428b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00659951dae871ec6787ef182318d9f6"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga00659951dae871ec6787ef182318d9f6">uart_halt_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> halt_en)</td></tr>
<tr class="memdesc:ga00659951dae871ec6787ef182318d9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt Transmit.  <a href="group___u_a_r_t.html#ga00659951dae871ec6787ef182318d9f6">More...</a><br /></td></tr>
<tr class="separator:ga00659951dae871ec6787ef182318d9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331387733c05fe11c9c6523469908f5d"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga331387733c05fe11c9c6523469908f5d">uart_dmasa_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#gabd218b2905cb2bad7f9d44912d63be3d">UART_BIT_CFG</a> dmasa_en)</td></tr>
<tr class="memdesc:ga331387733c05fe11c9c6523469908f5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register is use to perform DMA software acknowledge if a transfer needs to be terminated due to an error condition.  <a href="group___u_a_r_t.html#ga331387733c05fe11c9c6523469908f5d">More...</a><br /></td></tr>
<tr class="separator:ga331387733c05fe11c9c6523469908f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac35f7ef0e0421cf2feb09d238d6a4919"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac35f7ef0e0421cf2feb09d238d6a4919">uart_dlf_getf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gac35f7ef0e0421cf2feb09d238d6a4919"><td class="mdescLeft">&#160;</td><td class="mdescRight">The fractional value is added to integer value set by DLH, DLL.  <a href="group___u_a_r_t.html#gac35f7ef0e0421cf2feb09d238d6a4919">More...</a><br /></td></tr>
<tr class="separator:gac35f7ef0e0421cf2feb09d238d6a4919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dc9f74e185662f3a3be1cc7ef1ea31c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6dc9f74e185662f3a3be1cc7ef1ea31c">uart_dlf_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t dlf)</td></tr>
<tr class="memdesc:ga6dc9f74e185662f3a3be1cc7ef1ea31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The fractional value is added to integer value set by DLH, DLL.  <a href="group___u_a_r_t.html#ga6dc9f74e185662f3a3be1cc7ef1ea31c">More...</a><br /></td></tr>
<tr class="separator:ga6dc9f74e185662f3a3be1cc7ef1ea31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe95da911950161c8ff2669875d19d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gafbe95da911950161c8ff2669875d19d7">uart_enable</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gafbe95da911950161c8ff2669875d19d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable clock for UART peripheral.  <a href="group___u_a_r_t.html#gafbe95da911950161c8ff2669875d19d7">More...</a><br /></td></tr>
<tr class="separator:gafbe95da911950161c8ff2669875d19d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62367146f0b04d10a13cc71111955504"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga62367146f0b04d10a13cc71111955504">uart_disable</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga62367146f0b04d10a13cc71111955504"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset UART and disable clock for UART peripheral.  <a href="group___u_a_r_t.html#ga62367146f0b04d10a13cc71111955504">More...</a><br /></td></tr>
<tr class="separator:ga62367146f0b04d10a13cc71111955504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6557bb02351d0e112dcf221e9946d3b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac6557bb02351d0e112dcf221e9946d3b">uart_baudrate_setf</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga2ebef9ab11e56d9d914a270f8a895034">UART_BAUDRATE</a> baud_rate)</td></tr>
<tr class="memdesc:gac6557bb02351d0e112dcf221e9946d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set Baud rate.  <a href="group___u_a_r_t.html#gac6557bb02351d0e112dcf221e9946d3b">More...</a><br /></td></tr>
<tr class="separator:gac6557bb02351d0e112dcf221e9946d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f742f5c61daeb943353cc4be7775f9d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0f742f5c61daeb943353cc4be7775f9d">uart_register_tx_cb</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a> cb)</td></tr>
<tr class="memdesc:ga0f742f5c61daeb943353cc4be7775f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register UART transmit callback (on-the-fly). Callback to return in interrupt/DMA-driven transmitting operations.  <a href="group___u_a_r_t.html#ga0f742f5c61daeb943353cc4be7775f9d">More...</a><br /></td></tr>
<tr class="separator:ga0f742f5c61daeb943353cc4be7775f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc914e051d99d433a0e8b75b8094c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga57fc914e051d99d433a0e8b75b8094c1">uart_register_rx_cb</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga587d4439909898b9ae38e9aca950ae02">uart_cb_t</a> cb)</td></tr>
<tr class="memdesc:ga57fc914e051d99d433a0e8b75b8094c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register UART receive callback (on-the-fly). Callback to return in interrupt/DMA-driven receiving operations.  <a href="group___u_a_r_t.html#ga57fc914e051d99d433a0e8b75b8094c1">More...</a><br /></td></tr>
<tr class="separator:ga57fc914e051d99d433a0e8b75b8094c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc3887b353b90ca43f5860787bbc489"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga0bc3887b353b90ca43f5860787bbc489">uart_register_err_cb</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, <a class="el" href="group___u_a_r_t.html#ga54e57286e0cd5aa49304eff5ed78156c">uart_err_cb_t</a> cb)</td></tr>
<tr class="memdesc:ga0bc3887b353b90ca43f5860787bbc489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register UART ERROR/STATYS callback (on-the-fly).  <a href="group___u_a_r_t.html#ga0bc3887b353b90ca43f5860787bbc489">More...</a><br /></td></tr>
<tr class="separator:ga0bc3887b353b90ca43f5860787bbc489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdce908b80fca62f2b394bedc92e08a5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gabdce908b80fca62f2b394bedc92e08a5">uart_initialize</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, const <a class="el" href="structuart__cfg__t.html">uart_cfg_t</a> *uart_cfg)</td></tr>
<tr class="memdesc:gabdce908b80fca62f2b394bedc92e08a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize UART peripheral with custom settings.  <a href="group___u_a_r_t.html#gabdce908b80fca62f2b394bedc92e08a5">More...</a><br /></td></tr>
<tr class="separator:gabdce908b80fca62f2b394bedc92e08a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9038578a8bf8750edaa312278d5c8162"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9038578a8bf8750edaa312278d5c8162">uart_write_byte</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t data)</td></tr>
<tr class="memdesc:ga9038578a8bf8750edaa312278d5c8162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write one byte to UART.  <a href="group___u_a_r_t.html#ga9038578a8bf8750edaa312278d5c8162">More...</a><br /></td></tr>
<tr class="separator:ga9038578a8bf8750edaa312278d5c8162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac852018305c0a03156ee9c7d20eb592d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gac852018305c0a03156ee9c7d20eb592d">uart_write_buffer</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, const uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:gac852018305c0a03156ee9c7d20eb592d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a number of bytes to UART.  <a href="group___u_a_r_t.html#gac852018305c0a03156ee9c7d20eb592d">More...</a><br /></td></tr>
<tr class="separator:gac852018305c0a03156ee9c7d20eb592d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bab515ae0edd81cca4095ca2a73e7d8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga7bab515ae0edd81cca4095ca2a73e7d8">uart_send</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, const uint8_t *data, uint16_t len, <a class="el" href="group___u_a_r_t.html#ga69d334701827bc97a2c2753b4597d5db">UART_OP_CFG</a> op)</td></tr>
<tr class="memdesc:ga7bab515ae0edd81cca4095ca2a73e7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start sending data to UART transmitter.  <a href="group___u_a_r_t.html#ga7bab515ae0edd81cca4095ca2a73e7d8">More...</a><br /></td></tr>
<tr class="separator:ga7bab515ae0edd81cca4095ca2a73e7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9473f9474d6613c9a187259008075b2e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9473f9474d6613c9a187259008075b2e">uart_wait_tx_finish</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:ga9473f9474d6613c9a187259008075b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait until UART has finished all transfers.  <a href="group___u_a_r_t.html#ga9473f9474d6613c9a187259008075b2e">More...</a><br /></td></tr>
<tr class="separator:ga9473f9474d6613c9a187259008075b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab665c813197eb77e836d27a314db37a5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gab665c813197eb77e836d27a314db37a5">uart_read_byte</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gab665c813197eb77e836d27a314db37a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read one byte from UART. If FIFO is empty, it polls until received data are available.  <a href="group___u_a_r_t.html#gab665c813197eb77e836d27a314db37a5">More...</a><br /></td></tr>
<tr class="separator:gab665c813197eb77e836d27a314db37a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ee37e22077f15f4cd7687bec548bcb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga53ee37e22077f15f4cd7687bec548bcb">uart_read_buffer</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t *data, uint16_t len)</td></tr>
<tr class="memdesc:ga53ee37e22077f15f4cd7687bec548bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read number of bytes from UART.  <a href="group___u_a_r_t.html#ga53ee37e22077f15f4cd7687bec548bcb">More...</a><br /></td></tr>
<tr class="separator:ga53ee37e22077f15f4cd7687bec548bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01594693b105625d950cb8d234d4afb6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga01594693b105625d950cb8d234d4afb6">uart_receive</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint8_t *data, uint16_t len, <a class="el" href="group___u_a_r_t.html#ga69d334701827bc97a2c2753b4597d5db">UART_OP_CFG</a> op)</td></tr>
<tr class="memdesc:ga01594693b105625d950cb8d234d4afb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start receiving data from UART receiver.  <a href="group___u_a_r_t.html#ga01594693b105625d950cb8d234d4afb6">More...</a><br /></td></tr>
<tr class="separator:ga01594693b105625d950cb8d234d4afb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa252d4e13bd9d5274968a70bc1b88fd9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa252d4e13bd9d5274968a70bc1b88fd9">uart_enable_flow_control</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id)</td></tr>
<tr class="memdesc:gaa252d4e13bd9d5274968a70bc1b88fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART flow control.  <a href="group___u_a_r_t.html#gaa252d4e13bd9d5274968a70bc1b88fd9">More...</a><br /></td></tr>
<tr class="separator:gaa252d4e13bd9d5274968a70bc1b88fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf9137e2b8da4986f1cb88d1b1b615c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaacf9137e2b8da4986f1cb88d1b1b615c">uart_disable_flow_control</a> (<a class="el" href="structuart__t.html">uart_t</a> *uart_id, uint32_t retries)</td></tr>
<tr class="memdesc:gaacf9137e2b8da4986f1cb88d1b1b615c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART flow control, if UART is inactive.  <a href="group___u_a_r_t.html#gaacf9137e2b8da4986f1cb88d1b1b615c">More...</a><br /></td></tr>
<tr class="separator:gaacf9137e2b8da4986f1cb88d1b1b615c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6249bc6884e59a75cdedc9099cf42eb4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga6249bc6884e59a75cdedc9099cf42eb4">uart_init</a> (uint16_t baudr, uint8_t dlf_value, uint8_t mode)</td></tr>
<tr class="memdesc:ga6249bc6884e59a75cdedc9099cf42eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize UART1.  <a href="group___u_a_r_t.html#ga6249bc6884e59a75cdedc9099cf42eb4">More...</a><br /></td></tr>
<tr class="separator:ga6249bc6884e59a75cdedc9099cf42eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef16c430ef9a5c79ca1b15fc12d79133"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaef16c430ef9a5c79ca1b15fc12d79133">uart_flow_on</a> (void)</td></tr>
<tr class="memdesc:gaef16c430ef9a5c79ca1b15fc12d79133"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 flow control.  <a href="group___u_a_r_t.html#gaef16c430ef9a5c79ca1b15fc12d79133">More...</a><br /></td></tr>
<tr class="separator:gaef16c430ef9a5c79ca1b15fc12d79133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa6369dbfec69ec62ead02bd5bcfe53"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga8fa6369dbfec69ec62ead02bd5bcfe53">uart_flow_off</a> (void)</td></tr>
<tr class="memdesc:ga8fa6369dbfec69ec62ead02bd5bcfe53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable UART1 flow control.  <a href="group___u_a_r_t.html#ga8fa6369dbfec69ec62ead02bd5bcfe53">More...</a><br /></td></tr>
<tr class="separator:ga8fa6369dbfec69ec62ead02bd5bcfe53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ee484e01eb5a8ac34bbacc4580b3c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#gaa2ee484e01eb5a8ac34bbacc4580b3c3">uart_finish_transfers</a> (void)</td></tr>
<tr class="memdesc:gaa2ee484e01eb5a8ac34bbacc4580b3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Finish current UART1 transfers.  <a href="group___u_a_r_t.html#gaa2ee484e01eb5a8ac34bbacc4580b3c3">More...</a><br /></td></tr>
<tr class="separator:gaa2ee484e01eb5a8ac34bbacc4580b3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2261e64ce574792337e9306fc8dbdfb2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga2261e64ce574792337e9306fc8dbdfb2">uart_read</a> (uint8_t *bufptr, uint32_t size, void(*callback)(uint8_t))</td></tr>
<tr class="memdesc:ga2261e64ce574792337e9306fc8dbdfb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start data reception.  <a href="group___u_a_r_t.html#ga2261e64ce574792337e9306fc8dbdfb2">More...</a><br /></td></tr>
<tr class="separator:ga2261e64ce574792337e9306fc8dbdfb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9372a2be5a36dfa309be4f154b0dd590"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga9372a2be5a36dfa309be4f154b0dd590">uart_write</a> (uint8_t *bufptr, uint32_t size, void(*callback)(uint8_t))</td></tr>
<tr class="memdesc:ga9372a2be5a36dfa309be4f154b0dd590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start data transmission.  <a href="group___u_a_r_t.html#ga9372a2be5a36dfa309be4f154b0dd590">More...</a><br /></td></tr>
<tr class="separator:ga9372a2be5a36dfa309be4f154b0dd590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051c5642c97eb38c5c8f5b7b8da22fa2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga051c5642c97eb38c5c8f5b7b8da22fa2">uart_set_flow_off_retries_limit</a> (uint32_t limit)</td></tr>
<tr class="memdesc:ga051c5642c97eb38c5c8f5b7b8da22fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the limit of retries to disable flow control.  <a href="group___u_a_r_t.html#ga051c5642c97eb38c5c8f5b7b8da22fa2">More...</a><br /></td></tr>
<tr class="separator:ga051c5642c97eb38c5c8f5b7b8da22fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c99ed6c0aef9c7b47c9903aeb236837"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___u_a_r_t.html#ga4c99ed6c0aef9c7b47c9903aeb236837">UART2_Handler</a> (void)</td></tr>
<tr class="memdesc:ga4c99ed6c0aef9c7b47c9903aeb236837"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 interrupt handler.  <a href="group___u_a_r_t.html#ga4c99ed6c0aef9c7b47c9903aeb236837">More...</a><br /></td></tr>
<tr class="separator:ga4c99ed6c0aef9c7b47c9903aeb236837"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART Low Level Driver for DA14585, DA14586 and DA14531 devices. </p>
<p>Copyright (C) 2018-2025 Renesas Electronics Corporation and/or its affiliates. All rights reserved. Confidential Information.</p>
<p>This software ("Software") is supplied by Renesas Electronics Corporation and/or its affiliates ("Renesas"). Renesas grants you a personal, non-exclusive, non-transferable, revocable, non-sub-licensable right and license to use the Software, solely if used in or together with Renesas products. You may make copies of this Software, provided this copyright notice and disclaimer ("Notice") is included in all such copies. Renesas reserves the right to change or discontinue the Software at any time without notice.</p>
<p>THE SOFTWARE IS PROVIDED "AS IS". RENESAS DISCLAIMS ALL WARRANTIES OF ANY KIND, WHETHER EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. TO THE MAXIMUM EXTENT PERMITTED UNDER LAW, IN NO EVENT SHALL RENESAS BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE, EVEN IF RENESAS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. USE OF THIS SOFTWARE MAY BE SUBJECT TO TERMS AND CONDITIONS CONTAINED IN AN ADDITIONAL AGREEMENT BETWEEN YOU AND RENESAS. IN CASE OF CONFLICT BETWEEN THE TERMS OF THIS NOTICE AND ANY SUCH ADDITIONAL LICENSE AGREEMENT, THE TERMS OF THE AGREEMENT SHALL TAKE PRECEDENCE. BY CONTINUING TO USE THIS SOFTWARE, YOU AGREE TO THE TERMS OF THIS NOTICE.IF YOU DO NOT AGREE TO THESE TERMS, YOU ARE NOT PERMITTED TO USE THIS SOFTWARE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:55:55 for DA14531 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
