***********
bsg_nand
***********

* Overview

  This is a two-input NAND gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |           1         |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nand.jpg

***********
bsg_nor2
***********

* Overview

  This is a two-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |  use harden IP or not                               |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nor2.jpg

***********
bsg_nor3
***********

* Overview

  This is a three-input NOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |  INPUT  |    b_i  | width_p  | data input port                             |
  +         +---------+----------+---------------------------------------------+
  |         |    c_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |       "inv"         |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nor3.jpg

***********
bsg_pg_tree
***********

* Overview

  This module builds a PG (propagate generate) tree.

- Port
  
  +---------+---------+----------------+---------------------------------------------+
  |  Type   |   NAME  |      WIDTH     |    DESCRIPTION                              |
  +---------+---------+----------------+---------------------------------------------+ 
  |         |    p_i  | input_width_p  | data input port                             |
  + INPUT   +---------+----------------+---------------------------------------------+
  |         |    g_i  | input_width_p  | data input port                             |
  +---------+---------+----------------+---------------------------------------------+
  |         |    p_o  | output_width_p | data output port                            |
  + OUTPUT  +---------+----------------+---------------------------------------------+
  |         |    g_o  | output_width_p | data output port                            |
  +---------+---------+----------------+---------------------------------------------+

* Parameter

  +--------------------------+--------------------------------------+---------------------------------------+
  |          Name            |          DESCRIPTION                 |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+
  |      input_width_p       |    input data width                  |                 "inv"                 |
  +--------------------------+--------------------------------------+---------------------------------------+  
  |     output_width_p       |    ouput data width                  |                 "inv"                 |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        nodes_p           |    internal signal width             |                   1                   |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |        edges_lp          |    internal signal width             |               nodes_p*3               |               
  +--------------------------+--------------------------------------+---------------------------------------+
  |        l_edge_p          |    index value                       |                   0                   |
  +--------------------------+--------------------------------------+---------------------------------------+
  |        r_edge_p          |    index value                       |                   0                   | 
  +--------------------------+--------------------------------------+---------------------------------------+
  |        o_edge_p          |    index value                       |                   0                   | 
  +--------------------------+--------------------------------------+---------------------------------------+
  |      node_type_p         |    index value                       |                   0                   | 
  +--------------------------+--------------------------------------+---------------------------------------+
  |         row_p            |    index value                       |                   0                   | 
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_pg_tree.jpg

***************
bsg_popcount
***************

* Overview

  This module uses a recursive method to reduce the bit width of the input data.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |  Type   |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |        log2(width_p+1)    |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+

* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.                  |           "inv"              |
  +--------------------+--------------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_popcount.jpg

*********************
bsg_priority_encode
*********************

* Overview

  The function of this module is to encode and output the input data twice.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |   Type  |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |      i        |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |     v_o       |             1             |   data output port                          |
  +  OUTPUT +---------------+---------------------------+---------------------------------------------+
  |         |     addr_o    |`BSG_SAFE_CLOG2(width_p)-1 |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+

* Parameter

  +--------------------+---------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                 |           DEFAULT            |
  +--------------------+---------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.             |            "inv"             |
  +--------------------+---------------------------------------------+------------------------------+
  |      lo_to_hi_p    |    control signal                           |            "inv"             |
  +--------------------+---------------------------------------------+------------------------------+  

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_priority_encode.jpg

********************************
bsg_priority_encode_one_hot_out
********************************

* Overview

  This module encodes by one-hot and outputs the input data.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |  Type   |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  | INPUT   |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |         |      v_o      |             1             |   data output port                          |
  + OUTPUT  +---------------+---------------------------+---------------------------------------------+
  |         |       o       |           width_p         |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+

* Parameter

  +--------------------+---------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                 |           DEFAULT            |
  +--------------------+---------------------------------------------+------------------------------+ 
  |     width_p        |    input and output data width.             |            "inv"             |
  +--------------------+---------------------------------------------+------------------------------+ 
  |    lo_to_hi_p      |    control signal                           |            "inv"             |
  +--------------------+---------------------------------------------+------------------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_priority_encode_one_hot_out.jpg 
   
************
bsg_reduce
************

* Overview

  The function of this module is to perform the reduction.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |  INPUT  |    i    | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  |  OUTPUT |    o    |    1     | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  xor_p     | xor operation judgment expression                   |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  and_p     | and operation judgment expression                   |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  or_p      | or operation judgment expression                    |          0          |
  +------------+-----------------------------------------------------+---------------------+
  |  harden_p  | use harden IP or not                                |          0          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_reduce.jpg

**********************
bsg_reduce_segmented
**********************

* Overview

  The function of this module is to perform the segment_width_p bit reduction.

- Port
  
  +---------+---------+-----------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH             |        DESCRIPTION                          |
  +---------+---------+-----------------------------+---------------------------------------------+ 
  |  INPUT  |    i    | segments_p*segment_width_p  |      data input port                        |
  +---------+---------+-----------------------------+---------------------------------------------+
  |  OUTPUT |    o    |         segments_p          |      data output port                       |
  +---------+---------+-----------------------------+---------------------------------------------+

* Parameter

  +---------------+--------------------------------------------------+------------------------------+
  |     Name      |                 DESCRIPTION                      |           DEFAULT            |
  +---------------+--------------------------------------------------+------------------------------+ 
  |  segments_p   | input and output data width.                     |            "inv"             |
  +---------------+--------------------------------------------------+------------------------------+ 
  |     xor_p     | xor operation judgment expression                |              0               |
  +---------------+--------------------------------------------------+------------------------------+
  |     and_p     | and operation judgment expression                |              0               |
  +---------------+--------------------------------------------------+------------------------------+
  |     or_p      | or operation judgment expression                 |              0               |
  +---------------+--------------------------------------------------+------------------------------+
  |     nor_p     | nor operation judgment expression                |              0               |
  +---------------+--------------------------------------------------+------------------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_reduce_segmented.jpg   
   
****************
bsg_rotate_left
****************

* Overview

  This is a left shift.

- Port
  
  +---------+---------+----------------------------+---------------------------------------------+
  |  Type   |   NAME  |            WIDTH           |    DESCRIPTION                              |
  +---------+---------+----------------------------+---------------------------------------------+ 
  |         |  data_i |           width_p          | data input port                             |
  +  INPUT  +---------+----------------------------+---------------------------------------------+
  |         |  rot_i  |  `BSG_SAFE_CLOG2(width_p)  | data input port                             |
  +---------+---------+----------------------------+---------------------------------------------+
  | OUTPUT  |    o    |           width_p          | data output port                            |
  +---------+---------+----------------------------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |          -1         |
  +------------+-----------------------------------------------------+---------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_nor2.jpg
   
****************
bsg_rotate_right
****************

* Overview

  This is a right shift.

- Port
  
  +---------+---------+----------------------------+---------------------------------------------+
  |  Type   |   NAME  |            WIDTH           |    DESCRIPTION                              |
  +---------+---------+----------------------------+---------------------------------------------+ 
  |         |  data_i |           width_p          | data input port                             |
  +  INPUT  +---------+----------------------------+---------------------------------------------+
  |         |  rot_i  |  `BSG_SAFE_CLOG2(width_p)  | data input port                             |
  +---------+---------+----------------------------+---------------------------------------------+
  | OUTPUT  |    o    |           width_p          | data output port                            |
  +---------+---------+----------------------------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |          -1         |
  +------------+-----------------------------------------------------+---------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_rotate_right.jpg

******************
bsg_round_robin_arb
******************

* Overview

  This module is a arbiter.

- Port
  
  +---------+------------------+-------------+---------------------------------------------+
  |  Type   |        NAME      |    WIDTH    |    DESCRIPTION                              |
  +---------+------------------+-------------+---------------------------------------------+
  |  CLOCK  |        clk_i     |      1      | clock input port                            |
  +---------+------------------+-------------+---------------------------------------------+
  |  RESET  |        rst_i     |      1      | reset input port                            |
  +---------+------------------+-------------+---------------------------------------------+
  |         |     grants_en_i  |      1      | data input port                             |
  +         +------------------+-------------+---------------------------------------------+
  |	 INPUT  |       reqs_i     |   inputs_p  | data input port                             |
  +	        +------------------+-------------+---------------------------------------------+
  |	        |       yumi_i     |      1      | data input port                             |
  +---------+------------------+-------------+---------------------------------------------+  
  |         |      grants_o    |   inputs_p  | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  |         |   sel_one_hot_o  |   inputs_p  | data output port                            |
  + OUTPUT  +------------------+-------------+---------------------------------------------+
  |         |        v_o       |      1      | data output port                            |
  +         +------------------+-------------+---------------------------------------------+
  |         |       tag_o      | lg_inputs_p | data output port                            |
  +---------+------------------+-------------+---------------------------------------------+

* Parameter
  
  +--------------------------+--------------------------------------+---------------------------------------+
  |           Name           |     DESCRIPTION                      |                DEFAULT                |
  +--------------------------+--------------------------------------+---------------------------------------+ 
  |         inputs_p         | input and output data width          |                  -1                   |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |       lg_inputs_p        | output data width                    |      `BSG_SAFE_CLOG2(inputs_p)        |    
  +--------------------------+--------------------------------------+---------------------------------------+
  |      reset_on_sr_p       | selcet signal                        |                   0                   |
  +--------------------------+--------------------------------------+---------------------------------------+
  |       hold_on_sr_p       | selcet signal                        |                   0                   |
  +--------------------------+--------------------------------------+---------------------------------------+

- Assertion
  
  None
  
* Details & Circuit structure

   .. image :: image/bsg_mul_array_row.jpg

*********
bsg_scan
*********

* Overview

  This module can encode the input data by selecting different modes.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |   Type  |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |           width_p         |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.                  |             -1               |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |       xor_p        |    control signal                                |              0               |
  +--------------------+--------------------------------------------------+------------------------------+
  |       and_p        |    control signal                                |              0               |
  +--------------------+--------------------------------------------------+------------------------------+
  |       or_p         |    control signal                                |              0               |
  +--------------------+--------------------------------------------------+------------------------------+  
  |      lo_to_hi_p    |    control signal                                |              0               |
  +--------------------+--------------------------------------------------+------------------------------+   
  |      debug_p       |    control signal                                |              0               |
  +--------------------+--------------------------------------------------+------------------------------+
 
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_scan.jpg

***********
bsg_strobe
***********

* Overview

  The function of this module is to cyclically schedule arbitration.

- Port
  
  +---------+-------------+----------+---------------------------------------------+
  |  Type   |     NAME    |   WIDTH  |    DESCRIPTION                              |
  +---------+-------------+----------+---------------------------------------------+ 
  |         |    clk_i    |     1    | data input port                             |
  +         +-------------+----------+---------------------------------------------+
  |  INPUT  |  reset_r_i  |     1    | data input port                             |
  +         +-------------+----------+---------------------------------------------+
  |         | init_val_r_i| width_p  | data input port                             |
  +---------+-------------+----------+---------------------------------------------+
  | OUTPUT  |  strobe_r_o |     1    | data output port                            |
  +---------+-------------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |              DESCRIPTION                            |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   |         input and output data width.                |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  |           use harden IP or not                      |          0          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_strobe.jpg

***********
bsg_swap
***********

* Overview

  The cell provides three ports(data_i,swap_i,data_o).The function of this module is to exchange the first row and the second row of the input array and output the position.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |  data_i | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |  swap_i |     1    | control port                                |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |  data_o | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-------------------------------------------+-------------------------+
  |   Name     |               DESCRIPTION                 |        DEFAULT          |
  +------------+-------------------------------------------+-------------------------+ 
  |  width_p   |      input and output data width.         |         "inv"           |
  +------------+-------------------------------------------+-------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_swap.jpg

*************************
bsg_thermometer_count
*************************

* Overview

  This module encodes and outputs the input data edge detection.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |  Type   |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_p         |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |      $clog2(width_p+1)    |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+


* Parameter

  +--------------------+---------------------------------------------+------------------------------+
  |       Name         |                 DESCRIPTION                 |           DEFAULT            |
  +--------------------+---------------------------------------------+------------------------------+ 
  |      width_p       |    input and output data width.             |             -1               |
  +--------------------+---------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_thermometer_count.jpg 
   
************
bsg_tiehi
************

* Overview

  The function of this module is to output width_p bit 1.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
  

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_tiehi.jpg
   
************
bsg_tielo
************

* Overview

  The function of this module is to output width_p bit 0.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |          width_p          |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |      
  +------------+-----------------------------------------------------+---------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_tielo.jpg

**************
bsg_transpose
**************

* Overview

  The function of this module is to exchange the position of the bit width and the bit width of the input data for the output.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+
  | INPUT   |    i    |        els_p*width_p      |  data input port                            |
  +---------+---------+---------------------------+---------------------------------------------+
  | OUTPUT  |    o    |        els_p*width_p      |  data output port                           |
  +---------+---------+---------------------------+---------------------------------------------+
  
* Parameter

  +---------------+--------------------------------------------------+------------------------------+
  |     Name      |                 DESCRIPTION                      |           DEFAULT            |
  +---------------+--------------------------------------------------+------------------------------+ 
  |   width_p     |       input and output data width.               |            "inv"             |
  +---------------+--------------------------------------------------+------------------------------+ 
  |   els_p       |       input and output data width.               |            "inv"             |      
  +---------------+--------------------------------------------------+------------------------------+
  
- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_transpose.jpg

*************************
bsg_unconcentrate_static
*************************

* Overview

  The function of this module is to extend the elements of the input vector according to the bit pattern.

- Port
  
  +---------+---------------+---------------------------+---------------------------------------------+
  |   Type  |      NAME     |           WIDTH           |    DESCRIPTION                              |
  +---------+---------------+---------------------------+---------------------------------------------+ 
  |  INPUT  |       i       |           width_1p        |   data input port                           |
  +---------+---------------+---------------------------+---------------------------------------------+
  |  OUTPUT |       o       |     $bits(pattern_els_p)  |   data output port                          |
  +---------+---------------+---------------------------+---------------------------------------------+

* Parameter

  +--------------------+---------------------------------------------+-----------------------------------------+
  |       Name         |                 DESCRIPTION                 |               DEFAULT                   |
  +--------------------+---------------------------------------------+-----------------------------------------+ 
  |      width_p       |    input data width.                        |`BSG_COUNTONES_SYNTH(pattern_els_p)      |
  +--------------------+---------------------------------------------+-----------------------------------------+ 
  |    pattern_els_p   |    output data width.                       |                "inv"                    |
  +--------------------+---------------------------------------------+-----------------------------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_unconcentrate_static.jpg

**********************
bsg_wait_after_reset
**********************

* Overview

  The function of this module is to wait a certain number of cycles after reset to begin.

- Port
  
  +---------+---------+---------------------------+---------------------------------------------+
  |  Type   |   NAME  |           WIDTH           |    DESCRIPTION                              |
  +---------+---------+---------------------------+---------------------------------------------+ 
  |         | reset_i |             1             |   clk input port                            |
  +  INPUT  +---------+---------------------------+---------------------------------------------+
  |         |  clk_i  |             1             |   reset input port                          |
  +---------+---------+---------------------------+---------------------------------------------+
  |  OUTPUT |ready_r_o|             1             |   data output port                          |
  +---------+---------+---------------------------+---------------------------------------------+
 
* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |     Name           |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |  lg_wait_cycles_p  |       register variable bit width                |            "inv"             |
  +--------------------+--------------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_wait_after_reset.jpg

******************
bsg_wait_cycles
******************

* Overview

  The function of this module is to wait for several cycles before the circuit starts to work.

- Port
  
  +---------+------------+---------------------------+---------------------------------------------+
  |   Type  |    NAME    |           WIDTH           |    DESCRIPTION                              |
  +---------+------------+---------------------------+---------------------------------------------+ 
  |         |   reset_i  |             1             |   clk input port                            |
  +         +------------+---------------------------+---------------------------------------------+
  |  INPUT  |    clk_i   |             1             |   reset input port                          |
  +         +------------+---------------------------+---------------------------------------------+
  |         | activate_i |             1             |   data input port                           |
  +---------+------------+---------------------------+---------------------------------------------+
  | OUTPUT  | ready_r_o  |             1             |   data output port                          |
  +---------+------------+---------------------------+---------------------------------------------+
  
* Parameter

  +--------------------+--------------------------------------------------+------------------------------+
  |        Name        |                 DESCRIPTION                      |           DEFAULT            |
  +--------------------+--------------------------------------------------+------------------------------+ 
  |      cycles_p      |    circuit intermediate variable bit width       |            "inv"             |
  +--------------------+--------------------------------------------------+------------------------------+ 

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_wait_cycles.jpg 

***********
bsg_xnor
***********

* Overview

  This is a two-input XNOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_xnor.jpg

***********
bsg_xor
***********

* Overview

  This is a two-input XOR gate.

- Port
  
  +---------+---------+----------+---------------------------------------------+
  |  Type   |   NAME  |   WIDTH  |    DESCRIPTION                              |
  +---------+---------+----------+---------------------------------------------+ 
  |         |    a_i  | width_p  | data input port                             |
  +  INPUT  +---------+----------+---------------------------------------------+
  |         |    b_i  | width_p  | data input port                             |
  +---------+---------+----------+---------------------------------------------+
  | OUTPUT  |    o    | width_p  | data output port                            |
  +---------+---------+----------+---------------------------------------------+

* Parameter

  +------------+-----------------------------------------------------+---------------------+
  |   Name     |     DESCRIPTION                                     |       DEFAULT       |
  +------------+-----------------------------------------------------+---------------------+ 
  |  width_p   | input and output data width.                        |        "inv"        |
  +------------+-----------------------------------------------------+---------------------+ 
  |  harden_p  | use harden IP or not                                |          1          |
  +------------+-----------------------------------------------------+---------------------+

- Assertion

  None

* Details & Circuit structure
  
   .. image :: image/bsg_xor.jpg    