

================================================================
== Vivado HLS Report for 'compute_features'
================================================================
* Date:           Wed Mar 26 15:57:06 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   200|   200|         1|          -|          -|   200|    no    |
        |- Loop 2  |  1393|  1393|         7|          -|          -|   199|    no    |
        |- Loop 3  |   900|   900|         9|          -|          -|   100|    no    |
        |- Loop 4  |   237|   237|         3|          -|          -|    79|    no    |
        |- Loop 5  |     ?|     ?|        18|          -|          -|     ?|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 10 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 19 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 10 
19 --> 20 22 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 40 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 22 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %normalized_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %features_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buffer = alloca [200 x float], align 16" [FIRIn2Features/FIRIn2Features.cpp:105]   --->   Operation 56 'alloca' 'buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%diff1 = alloca [199 x float], align 16" [FIRIn2Features/FIRIn2Features.cpp:113]   --->   Operation 57 'alloca' 'diff1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.31ns)   --->   "%icmp_ln108 = icmp eq i8 %i_0, -56" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 60 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 61 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.30ns)   --->   "%i = add i8 %i_0, 1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader18.preheader, label %2" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i8 %i_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 64 'zext' 'zext_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_addr_7 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln109" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 65 'getelementptr' 'buffer_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (3.40ns)   --->   "%tmp = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %normalized_in_V)" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 66 'read' 'tmp' <Predicate = (!icmp_ln108)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 67 [1/1] (2.77ns)   --->   "store float %tmp, float* %buffer_addr_7, align 4" [FIRIn2Features/FIRIn2Features.cpp:109]   --->   Operation 67 'store' <Predicate = (!icmp_ln108)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br label %1" [FIRIn2Features/FIRIn2Features.cpp:108]   --->   Operation 68 'br' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "br label %.preheader18" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 69 'br' <Predicate = (icmp_ln108)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i_1, %3 ], [ 0, %.preheader18.preheader ]"   --->   Operation 70 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.31ns)   --->   "%icmp_ln114 = icmp eq i8 %i1_0, -57" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 71 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 199, i64 199, i64 199)"   --->   Operation 72 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.30ns)   --->   "%i_1 = add i8 %i1_0, 1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 73 'add' 'i_1' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln114, label %.preheader17.preheader, label %3" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i8 %i_1 to i64" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 75 'zext' 'zext_ln115' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln115" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 76 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.77ns)   --->   "%buffer_load = load float* %buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 77 'load' 'buffer_load' <Predicate = (!icmp_ln114)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i8 %i1_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 78 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln115_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 79 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.77ns)   --->   "%buffer_load_1 = load float* %buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 80 'load' 'buffer_load_1' <Predicate = (!icmp_ln114)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_3 : Operation 81 [1/1] (0.46ns)   --->   "br label %.preheader17" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 81 'br' <Predicate = (icmp_ln114)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 82 [1/2] (2.77ns)   --->   "%buffer_load = load float* %buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 82 'load' 'buffer_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_4 : Operation 83 [1/2] (2.77ns)   --->   "%buffer_load_1 = load float* %buffer_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 83 'load' 'buffer_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 5 <SV = 4> <Delay = 8.58>
ST_5 : Operation 84 [4/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 84 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.58>
ST_6 : Operation 85 [3/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 85 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.58>
ST_7 : Operation 86 [2/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 86 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.58>
ST_8 : Operation 87 [1/4] (8.58ns)   --->   "%tmp_s = fsub float %buffer_load, %buffer_load_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 87 'fsub' 'tmp_s' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%diff1_addr = getelementptr inbounds [199 x float]* %diff1, i64 0, i64 %zext_ln115_1" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 88 'getelementptr' 'diff1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (2.77ns)   --->   "store float %tmp_s, float* %diff1_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:115]   --->   Operation 89 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader18" [FIRIn2Features/FIRIn2Features.cpp:114]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 7.59>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %tdia_1, %_ifconv ], [ 0.000000e+00, %.preheader17.preheader ]"   --->   Operation 91 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%i2_0 = phi i8 [ %i_2, %_ifconv ], [ 100, %.preheader17.preheader ]"   --->   Operation 92 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %i2_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 93 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.31ns)   --->   "%icmp_ln123 = icmp eq i8 %i2_0, -56" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 94 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 95 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %.preheader.preheader, label %_ifconv" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 97 'bitcast' 'p_Val2_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 98 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 99 'partselect' 'tmp_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 100 'trunc' 'tmp_V_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 101 'bitconcatenate' 'mantissa_V' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 102 'zext' 'zext_ln682' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 103 'zext' 'zext_ln339' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (1.30ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 104 'add' 'add_ln339' <Predicate = (!icmp_ln123)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 105 'bitselect' 'isNeg' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.30ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 106 'sub' 'sub_ln1311' <Predicate = (!icmp_ln123)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 107 'sext' 'sext_ln1311' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.72ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 108 'select' 'ush' <Predicate = (!icmp_ln123)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_2 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 109 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%sext_ln1311_3 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 110 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_2 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 111 'zext' 'zext_ln1287' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_3" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 112 'lshr' 'r_V' <Predicate = (!icmp_ln123)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%r_V_2 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 113 'shl' 'r_V_2' <Predicate = (!icmp_ln123)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 114 'bitselect' 'tmp_25' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%zext_ln662 = zext i1 %tmp_25 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 115 'zext' 'zext_ln662' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_2, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 116 'partselect' 'tmp_15' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_15" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 117 'select' 'p_Val2_11' <Predicate = (!icmp_ln123)> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (1.89ns)   --->   "%result_V_2 = sub i32 0, %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 118 'sub' 'result_V_2' <Predicate = (!icmp_ln123)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.70ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i32 %result_V_2, i32 %p_Val2_11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 119 'select' 'p_Val2_12' <Predicate = (!icmp_ln123)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.46ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 120 'br' <Predicate = (icmp_ln123)> <Delay = 0.46>

State 11 <SV = 4> <Delay = 2.77>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i8 %i2_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 121 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 122 'getelementptr' 'buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (2.77ns)   --->   "%buffer_load_2 = load float* %buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 123 'load' 'buffer_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i32 %p_Val2_12 to i64" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 124 'sext' 'sext_ln124' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_addr_3 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 125 'getelementptr' 'buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (2.77ns)   --->   "%buffer_load_3 = load float* %buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 126 'load' 'buffer_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_11 : Operation 127 [1/1] (1.30ns)   --->   "%i_2 = add i8 1, %i2_0" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 127 'add' 'i_2' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 6.96>
ST_12 : Operation 128 [1/2] (2.77ns)   --->   "%buffer_load_2 = load float* %buffer_addr_2, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 128 'load' 'buffer_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_12 : Operation 129 [1/2] (2.77ns)   --->   "%buffer_load_3 = load float* %buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 129 'load' 'buffer_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln124 = bitcast float %buffer_load_2 to i32" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 130 'bitcast' 'bitcast_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln124, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 131 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %bitcast_ln124 to i23" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 132 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%bitcast_ln124_1 = bitcast float %buffer_load_3 to i32" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 133 'bitcast' 'bitcast_ln124_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln124_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 134 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %bitcast_ln124_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 135 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.31ns)   --->   "%icmp_ln124 = icmp ne i8 %tmp_12, -1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 136 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (2.02ns)   --->   "%icmp_ln124_1 = icmp eq i23 %trunc_ln124, 0" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 137 'icmp' 'icmp_ln124_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (1.31ns)   --->   "%icmp_ln124_2 = icmp ne i8 %tmp_13, -1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 138 'icmp' 'icmp_ln124_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (2.02ns)   --->   "%icmp_ln124_3 = icmp eq i23 %trunc_ln124_1, 0" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 139 'icmp' 'icmp_ln124_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [2/2] (4.19ns)   --->   "%tmp_14 = fcmp ogt float %buffer_load_2, %buffer_load_3" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 140 'fcmp' 'tmp_14' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 4.99>
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124 = or i1 %icmp_ln124_1, %icmp_ln124" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 141 'or' 'or_ln124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%or_ln124_1 = or i1 %icmp_ln124_3, %icmp_ln124_2" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 142 'or' 'or_ln124_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln124_1)   --->   "%and_ln124 = and i1 %or_ln124, %or_ln124_1" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 143 'and' 'and_ln124' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/2] (4.19ns)   --->   "%tmp_14 = fcmp ogt float %buffer_load_2, %buffer_load_3" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 144 'fcmp' 'tmp_14' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln124_1 = and i1 %and_ln124, %tmp_14" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 145 'and' 'and_ln124_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 8.08>
ST_14 : Operation 146 [4/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 146 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 8> <Delay = 8.08>
ST_15 : Operation 147 [3/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 147 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 9> <Delay = 8.08>
ST_16 : Operation 148 [2/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 148 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 10> <Delay = 8.08>
ST_17 : Operation 149 [1/4] (8.08ns)   --->   "%tdia = sitofp i32 %zext_ln123 to float" [FIRIn2Features/FIRIn2Features.cpp:125]   --->   Operation 149 'sitofp' 'tdia' <Predicate = (and_ln124_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 11> <Delay = 0.70>
ST_18 : Operation 150 [1/1] (0.70ns) (out node of the LUT)   --->   "%tdia_1 = select i1 %and_ln124_1, float %tdia, float %x_assign" [FIRIn2Features/FIRIn2Features.cpp:124]   --->   Operation 150 'select' 'tdia_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader17" [FIRIn2Features/FIRIn2Features.cpp:123]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 2.82>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%p_014_0 = phi float [ %slope_ip_2, %_ifconv1 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 152 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%p_012_0 = phi float [ %aip_1, %_ifconv1 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 153 'phi' 'p_012_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_3, %_ifconv1 ], [ 20, %.preheader.preheader ]"   --->   Operation 154 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (1.06ns)   --->   "%icmp_ln129 = icmp eq i7 %i3_0, -29" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 155 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 79, i64 79, i64 79)"   --->   Operation 156 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %4, label %_ifconv1" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i7 %i3_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 158 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%diff1_addr_1 = getelementptr inbounds [199 x float]* %diff1, i64 0, i64 %zext_ln130" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 159 'getelementptr' 'diff1_addr_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 160 [2/2] (2.77ns)   --->   "%slope_ip_1 = load float* %diff1_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 160 'load' 'slope_ip_1' <Predicate = (!icmp_ln129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%buffer_addr_4 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %zext_ln130" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 161 'getelementptr' 'buffer_addr_4' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 162 [2/2] (2.77ns)   --->   "%aip = load float* %buffer_addr_4, align 4" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 162 'load' 'aip' <Predicate = (!icmp_ln129)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_19 : Operation 163 [1/1] (1.31ns)   --->   "%i_3 = add i7 1, %i3_0" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 163 'add' 'i_3' <Predicate = (!icmp_ln129)> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln135 = bitcast float %p_014_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 164 'bitcast' 'bitcast_ln135' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.80ns)   --->   "%xor_ln135 = xor i32 %bitcast_ln135, -2147483648" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 165 'xor' 'xor_ln135' <Predicate = (icmp_ln129)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%slope_ip = bitcast i32 %xor_ln135 to float" [FIRIn2Features/FIRIn2Features.cpp:135]   --->   Operation 166 'bitcast' 'slope_ip' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln138_1 = bitcast float %x_assign to i32" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 167 'bitcast' 'bitcast_ln138_1' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln138_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 168 'partselect' 'tmp_16' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %bitcast_ln138_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 169 'trunc' 'trunc_ln138' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.31ns)   --->   "%icmp_ln138_2 = icmp ne i8 %tmp_16, -1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 170 'icmp' 'icmp_ln138_2' <Predicate = (icmp_ln129)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (2.02ns)   --->   "%icmp_ln138_3 = icmp eq i23 %trunc_ln138, 0" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 171 'icmp' 'icmp_ln138_3' <Predicate = (icmp_ln129)> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 172 [1/1] (0.80ns)   --->   "%or_ln138_1 = or i1 %icmp_ln138_3, %icmp_ln138_2" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 172 'or' 'or_ln138_1' <Predicate = (icmp_ln129)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 173 [1/1] (0.46ns)   --->   "br label %5" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 173 'br' <Predicate = (icmp_ln129)> <Delay = 0.46>

State 20 <SV = 5> <Delay = 6.96>
ST_20 : Operation 174 [1/2] (2.77ns)   --->   "%slope_ip_1 = load float* %diff1_addr_1, align 4" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 174 'load' 'slope_ip_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_20 : Operation 175 [2/2] (4.19ns)   --->   "%tmp_19 = fcmp olt float %slope_ip_1, %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 175 'fcmp' 'tmp_19' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/2] (2.77ns)   --->   "%aip = load float* %buffer_addr_4, align 4" [FIRIn2Features/FIRIn2Features.cpp:132]   --->   Operation 176 'load' 'aip' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 21 <SV = 6> <Delay = 5.70>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln130 = bitcast float %slope_ip_1 to i32" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 177 'bitcast' 'bitcast_ln130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln130, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 178 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i32 %bitcast_ln130 to i23" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 179 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln130_1 = bitcast float %p_014_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 180 'bitcast' 'bitcast_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln130_1, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 181 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i32 %bitcast_ln130_1 to i23" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 182 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (1.31ns)   --->   "%icmp_ln130 = icmp ne i8 %tmp_17, -1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 183 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [1/1] (2.02ns)   --->   "%icmp_ln130_1 = icmp eq i23 %trunc_ln130, 0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 184 'icmp' 'icmp_ln130_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%or_ln130 = or i1 %icmp_ln130_1, %icmp_ln130" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 185 'or' 'or_ln130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (1.31ns)   --->   "%icmp_ln130_2 = icmp ne i8 %tmp_18, -1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 186 'icmp' 'icmp_ln130_2' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 187 [1/1] (2.02ns)   --->   "%icmp_ln130_3 = icmp eq i23 %trunc_ln130_1, 0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 187 'icmp' 'icmp_ln130_3' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%or_ln130_1 = or i1 %icmp_ln130_3, %icmp_ln130_2" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 188 'or' 'or_ln130_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln130_1)   --->   "%and_ln130 = and i1 %or_ln130, %or_ln130_1" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 189 'and' 'and_ln130' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/2] (4.19ns)   --->   "%tmp_19 = fcmp olt float %slope_ip_1, %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 190 'fcmp' 'tmp_19' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln130_1 = and i1 %and_ln130, %tmp_19" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 191 'and' 'and_ln130_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.70ns)   --->   "%slope_ip_2 = select i1 %and_ln130_1, float %slope_ip_1, float %p_014_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 192 'select' 'slope_ip_2' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 193 [1/1] (0.70ns)   --->   "%aip_1 = select i1 %and_ln130_1, float %aip, float %p_012_0" [FIRIn2Features/FIRIn2Features.cpp:130]   --->   Operation 193 'select' 'aip_1' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:129]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 8.08>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%i4_0 = phi i32 [ 0, %4 ], [ %i_4, %6 ]"   --->   Operation 195 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [4/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 196 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 6> <Delay = 8.08>
ST_23 : Operation 197 [3/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 197 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 7> <Delay = 8.08>
ST_24 : Operation 198 [2/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 198 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 8> <Delay = 8.08>
ST_25 : Operation 199 [1/4] (8.08ns)   --->   "%tmp_1 = sitofp i32 %i4_0 to float" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 199 'sitofp' 'tmp_1' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 9> <Delay = 4.19>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%bitcast_ln138 = bitcast float %tmp_1 to i32" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 200 'bitcast' 'bitcast_ln138' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln138, i32 23, i32 30)" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 201 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = trunc i32 %bitcast_ln138 to i23" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 202 'trunc' 'trunc_ln138_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (1.31ns)   --->   "%icmp_ln138 = icmp ne i8 %tmp_20, -1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 203 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [1/1] (2.02ns)   --->   "%icmp_ln138_1 = icmp eq i23 %trunc_ln138_1, 0" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 204 'icmp' 'icmp_ln138_1' <Predicate = true> <Delay = 2.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [2/2] (4.19ns)   --->   "%tmp_21 = fcmp olt float %tmp_1, %x_assign" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 205 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 8.58>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%p_0_0 = phi float [ 0.000000e+00, %4 ], [ %sip, %6 ]"   --->   Operation 206 'phi' 'p_0_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln138_1)   --->   "%or_ln138 = or i1 %icmp_ln138_1, %icmp_ln138" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 207 'or' 'or_ln138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln138_1)   --->   "%and_ln138 = and i1 %or_ln138, %or_ln138_1" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 208 'and' 'and_ln138' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/2] (4.19ns)   --->   "%tmp_21 = fcmp olt float %tmp_1, %x_assign" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 209 'fcmp' 'tmp_21' <Predicate = true> <Delay = 4.19> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln138_1 = and i1 %and_ln138, %tmp_21" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 210 'and' 'and_ln138_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 211 [1/1] (1.89ns)   --->   "%i_4 = add nsw i32 1, %i4_0" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 211 'add' 'i_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %and_ln138_1, label %6, label %7" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i32 %i4_0 to i64" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 213 'sext' 'sext_ln139' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%buffer_addr_5 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln139" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 214 'getelementptr' 'buffer_addr_5' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 215 [2/2] (2.77ns)   --->   "%buffer_load_5 = load float* %buffer_addr_5, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 215 'load' 'buffer_load_5' <Predicate = (and_ln138_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i32 %i_4 to i64" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 216 'sext' 'sext_ln139_1' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%buffer_addr_6 = getelementptr inbounds [200 x float]* %buffer, i64 0, i64 %sext_ln139_1" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 217 'getelementptr' 'buffer_addr_6' <Predicate = (and_ln138_1)> <Delay = 0.00>
ST_27 : Operation 218 [2/2] (2.77ns)   --->   "%buffer_load_6 = load float* %buffer_addr_6, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 218 'load' 'buffer_load_6' <Predicate = (and_ln138_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_27 : Operation 219 [3/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 219 'fmul' 'aip_3' <Predicate = (!and_ln138_1)> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 220 [2/2] (3.15ns)   --->   "%tmp_5 = fpext float %slope_ip to double" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 220 'fpext' 'tmp_5' <Predicate = (!and_ln138_1)> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 221 [4/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 221 'fadd' 'tmp_7' <Predicate = (!and_ln138_1)> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 222 [2/2] (3.15ns)   --->   "%tmp_9 = fpext float %p_0_0 to double" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 222 'fpext' 'tmp_9' <Predicate = (!and_ln138_1)> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 11> <Delay = 2.77>
ST_28 : Operation 223 [1/2] (2.77ns)   --->   "%buffer_load_5 = load float* %buffer_addr_5, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 223 'load' 'buffer_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>
ST_28 : Operation 224 [1/2] (2.77ns)   --->   "%buffer_load_6 = load float* %buffer_addr_6, align 4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 224 'load' 'buffer_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 200> <RAM>

State 29 <SV = 12> <Delay = 8.58>
ST_29 : Operation 225 [4/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 225 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 8.58>
ST_30 : Operation 226 [3/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 226 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 8.58>
ST_31 : Operation 227 [2/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 227 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 8.58>
ST_32 : Operation 228 [1/4] (8.58ns)   --->   "%tmp_3 = fadd float %buffer_load_5, %buffer_load_6" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 228 'fadd' 'tmp_3' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 8.43>
ST_33 : Operation 229 [3/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 229 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 8.43>
ST_34 : Operation 230 [2/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 230 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 8.43>
ST_35 : Operation 231 [1/3] (8.43ns)   --->   "%tmp_4 = fmul float %tmp_3, 5.000000e-01" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 231 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 8.58>
ST_36 : Operation 232 [4/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 232 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 8.58>
ST_37 : Operation 233 [3/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 233 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 8.58>
ST_38 : Operation 234 [2/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 234 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 22> <Delay = 8.58>
ST_39 : Operation 235 [1/4] (8.58ns)   --->   "%sip = fadd float %p_0_0, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:139]   --->   Operation 235 'fadd' 'sip' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [1/1] (0.00ns)   --->   "br label %5" [FIRIn2Features/FIRIn2Features.cpp:138]   --->   Operation 236 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 11> <Delay = 8.58>
ST_40 : Operation 237 [2/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 237 'fmul' 'aip_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 238 [1/2] (3.15ns)   --->   "%tmp_5 = fpext float %slope_ip to double" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 238 'fpext' 'tmp_5' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 239 [3/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 239 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 240 [1/2] (3.15ns)   --->   "%tmp_9 = fpext float %p_0_0 to double" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 240 'fpext' 'tmp_9' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 12> <Delay = 8.58>
ST_41 : Operation 241 [1/3] (8.43ns)   --->   "%aip_3 = fmul float %p_012_0, 4.000000e+00" [FIRIn2Features/FIRIn2Features.cpp:144]   --->   Operation 241 'fmul' 'aip_3' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 242 [5/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 242 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 243 [2/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 243 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 244 [5/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 244 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 245 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %aip_3)" [FIRIn2Features/FIRIn2Features.cpp:150]   --->   Operation 245 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 42 <SV = 13> <Delay = 8.58>
ST_42 : Operation 246 [4/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 246 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 247 [1/4] (8.58ns)   --->   "%tmp_7 = fadd float %x_assign, -1.010000e+02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 247 'fadd' 'tmp_7' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 248 [4/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 248 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 249 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %aip_3)" [FIRIn2Features/FIRIn2Features.cpp:150]   --->   Operation 249 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 43 <SV = 14> <Delay = 8.41>
ST_43 : Operation 250 [3/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 250 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 251 [2/2] (3.15ns)   --->   "%tmp_2 = fpext float %tmp_7 to double" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 251 'fpext' 'tmp_2' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 252 [3/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 252 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 15> <Delay = 8.41>
ST_44 : Operation 253 [2/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 253 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 254 [1/2] (3.15ns)   --->   "%tmp_2 = fpext float %tmp_7 to double" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 254 'fpext' 'tmp_2' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 255 [2/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 255 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 16> <Delay = 8.41>
ST_45 : Operation 256 [1/5] (8.41ns)   --->   "%tmp_6 = fmul double %tmp_5, 0x405B189BF162AE4B" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 256 'dmul' 'tmp_6' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 257 [5/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 257 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 258 [1/5] (7.51ns)   --->   "%tmp_10 = fadd double %tmp_9, -1.056000e-01" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 258 'dadd' 'tmp_10' <Predicate = true> <Delay = 7.51> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 7.51> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 17> <Delay = 8.41>
ST_46 : Operation 259 [2/2] (4.35ns)   --->   "%slope_ip_4 = fptrunc double %tmp_6 to float" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 259 'fptrunc' 'slope_ip_4' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 260 [4/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 260 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 261 [5/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 261 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 8.41>
ST_47 : Operation 262 [1/2] (4.35ns)   --->   "%slope_ip_4 = fptrunc double %tmp_6 to float" [FIRIn2Features/FIRIn2Features.cpp:145]   --->   Operation 262 'fptrunc' 'slope_ip_4' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 263 [3/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 263 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 264 [4/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 264 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 265 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %slope_ip_4)" [FIRIn2Features/FIRIn2Features.cpp:151]   --->   Operation 265 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 48 <SV = 19> <Delay = 8.41>
ST_48 : Operation 266 [2/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 266 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 267 [3/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 267 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 268 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %slope_ip_4)" [FIRIn2Features/FIRIn2Features.cpp:151]   --->   Operation 268 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 49 <SV = 20> <Delay = 8.41>
ST_49 : Operation 269 [1/5] (8.41ns)   --->   "%tmp_8 = fmul double %tmp_2, 1.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 269 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 270 [2/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 270 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 8.41>
ST_50 : Operation 271 [2/2] (4.35ns)   --->   "%tdia_3 = fptrunc double %tmp_8 to float" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 271 'fptrunc' 'tdia_3' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 272 [1/5] (8.41ns)   --->   "%tmp_11 = fmul double %tmp_10, 5.000000e-02" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 272 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.41> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 22> <Delay = 4.35>
ST_51 : Operation 273 [1/2] (4.35ns)   --->   "%tdia_3 = fptrunc double %tmp_8 to float" [FIRIn2Features/FIRIn2Features.cpp:146]   --->   Operation 273 'fptrunc' 'tdia_3' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 274 [2/2] (4.35ns)   --->   "%sip_2 = fptrunc double %tmp_11 to float" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 274 'fptrunc' 'sip_2' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 275 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %tdia_3)" [FIRIn2Features/FIRIn2Features.cpp:152]   --->   Operation 275 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 52 <SV = 23> <Delay = 4.35>
ST_52 : Operation 276 [1/2] (4.35ns)   --->   "%sip_2 = fptrunc double %tmp_11 to float" [FIRIn2Features/FIRIn2Features.cpp:147]   --->   Operation 276 'fptrunc' 'sip_2' <Predicate = true> <Delay = 4.35> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 277 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %tdia_3)" [FIRIn2Features/FIRIn2Features.cpp:152]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 278 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %sip_2)" [FIRIn2Features/FIRIn2Features.cpp:153]   --->   Operation 278 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 53 <SV = 24> <Delay = 0.00>
ST_53 : Operation 279 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP(float* %features_out_V, float %sip_2)" [FIRIn2Features/FIRIn2Features.cpp:153]   --->   Operation 279 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_53 : Operation 280 [1/1] (0.00ns)   --->   "ret void" [FIRIn2Features/FIRIn2Features.cpp:154]   --->   Operation 280 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', FIRIn2Features/FIRIn2Features.cpp:108) [9]  (0.466 ns)

 <State 2>: 6.17ns
The critical path consists of the following:
	fifo read on port 'normalized_in_V' (FIRIn2Features/FIRIn2Features.cpp:109) [17]  (3.4 ns)
	'store' operation ('store_ln109', FIRIn2Features/FIRIn2Features.cpp:109) of variable 'tmp', FIRIn2Features/FIRIn2Features.cpp:109 on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [18]  (2.77 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FIRIn2Features/FIRIn2Features.cpp:115) [23]  (0 ns)
	'add' operation ('i', FIRIn2Features/FIRIn2Features.cpp:115) [26]  (1.31 ns)
	'getelementptr' operation ('buffer_addr', FIRIn2Features/FIRIn2Features.cpp:115) [30]  (0 ns)
	'load' operation ('buffer_load', FIRIn2Features/FIRIn2Features.cpp:115) on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [31]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('buffer_load', FIRIn2Features/FIRIn2Features.cpp:115) on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [31]  (2.77 ns)

 <State 5>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:115) [35]  (8.59 ns)

 <State 6>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:115) [35]  (8.59 ns)

 <State 7>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:115) [35]  (8.59 ns)

 <State 8>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:115) [35]  (8.59 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('diff1_addr', FIRIn2Features/FIRIn2Features.cpp:115) [36]  (0 ns)
	'store' operation ('store_ln115', FIRIn2Features/FIRIn2Features.cpp:115) of variable 'tmp_s', FIRIn2Features/FIRIn2Features.cpp:115 on array 'diff1', FIRIn2Features/FIRIn2Features.cpp:113 [37]  (2.77 ns)

 <State 10>: 7.6ns
The critical path consists of the following:
	'phi' operation ('tdia') with incoming values : ('tdia', FIRIn2Features/FIRIn2Features.cpp:124) [42]  (0 ns)
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [59]  (1.31 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [63]  (0.722 ns)
	'lshr' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [67]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [72]  (2.97 ns)
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [73]  (1.9 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:124) [74]  (0.705 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('buffer_addr_2', FIRIn2Features/FIRIn2Features.cpp:124) [50]  (0 ns)
	'load' operation ('buffer_load_2', FIRIn2Features/FIRIn2Features.cpp:124) on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [51]  (2.77 ns)

 <State 12>: 6.97ns
The critical path consists of the following:
	'load' operation ('buffer_load_2', FIRIn2Features/FIRIn2Features.cpp:124) on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [51]  (2.77 ns)
	'fcmp' operation ('tmp_14', FIRIn2Features/FIRIn2Features.cpp:124) [91]  (4.2 ns)

 <State 13>: 5ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', FIRIn2Features/FIRIn2Features.cpp:124) [91]  (4.2 ns)
	'and' operation ('and_ln124_1', FIRIn2Features/FIRIn2Features.cpp:124) [92]  (0.8 ns)

 <State 14>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:125) [93]  (8.08 ns)

 <State 15>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:125) [93]  (8.08 ns)

 <State 16>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:125) [93]  (8.08 ns)

 <State 17>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:125) [93]  (8.08 ns)

 <State 18>: 0.705ns
The critical path consists of the following:
	'select' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:124) [94]  (0.705 ns)

 <State 19>: 2.83ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln138_3', FIRIn2Features/FIRIn2Features.cpp:138) [139]  (2.03 ns)
	'or' operation ('or_ln138_1', FIRIn2Features/FIRIn2Features.cpp:138) [140]  (0.8 ns)

 <State 20>: 6.97ns
The critical path consists of the following:
	'load' operation ('slope_ip', FIRIn2Features/FIRIn2Features.cpp:130) on array 'diff1', FIRIn2Features/FIRIn2Features.cpp:113 [109]  (2.77 ns)
	'fcmp' operation ('tmp_19', FIRIn2Features/FIRIn2Features.cpp:130) [123]  (4.2 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', FIRIn2Features/FIRIn2Features.cpp:130) [123]  (4.2 ns)
	'and' operation ('and_ln130_1', FIRIn2Features/FIRIn2Features.cpp:130) [124]  (0.8 ns)
	'select' operation ('slope_ip', FIRIn2Features/FIRIn2Features.cpp:130) [127]  (0.705 ns)

 <State 22>: 8.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FIRIn2Features/FIRIn2Features.cpp:139) [144]  (0 ns)
	'sitofp' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:138) [145]  (8.08 ns)

 <State 23>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:138) [145]  (8.08 ns)

 <State 24>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:138) [145]  (8.08 ns)

 <State 25>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:138) [145]  (8.08 ns)

 <State 26>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', FIRIn2Features/FIRIn2Features.cpp:138) [153]  (4.2 ns)

 <State 27>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', FIRIn2Features/FIRIn2Features.cpp:146) [173]  (8.59 ns)

 <State 28>: 2.77ns
The critical path consists of the following:
	'load' operation ('buffer_load_5', FIRIn2Features/FIRIn2Features.cpp:139) on array 'buffer', FIRIn2Features/FIRIn2Features.cpp:105 [160]  (2.77 ns)

 <State 29>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:139) [164]  (8.59 ns)

 <State 30>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:139) [164]  (8.59 ns)

 <State 31>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:139) [164]  (8.59 ns)

 <State 32>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:139) [164]  (8.59 ns)

 <State 33>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FIRIn2Features/FIRIn2Features.cpp:139) [165]  (8.43 ns)

 <State 34>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FIRIn2Features/FIRIn2Features.cpp:139) [165]  (8.43 ns)

 <State 35>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_4', FIRIn2Features/FIRIn2Features.cpp:139) [165]  (8.43 ns)

 <State 36>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sip', FIRIn2Features/FIRIn2Features.cpp:139) [166]  (8.59 ns)

 <State 37>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sip', FIRIn2Features/FIRIn2Features.cpp:139) [166]  (8.59 ns)

 <State 38>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sip', FIRIn2Features/FIRIn2Features.cpp:139) [166]  (8.59 ns)

 <State 39>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('sip', FIRIn2Features/FIRIn2Features.cpp:139) [166]  (8.59 ns)

 <State 40>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', FIRIn2Features/FIRIn2Features.cpp:146) [173]  (8.59 ns)

 <State 41>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', FIRIn2Features/FIRIn2Features.cpp:146) [173]  (8.59 ns)

 <State 42>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('tmp_7', FIRIn2Features/FIRIn2Features.cpp:146) [173]  (8.59 ns)

 <State 43>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', FIRIn2Features/FIRIn2Features.cpp:145) [171]  (8.42 ns)

 <State 44>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', FIRIn2Features/FIRIn2Features.cpp:145) [171]  (8.42 ns)

 <State 45>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_6', FIRIn2Features/FIRIn2Features.cpp:145) [171]  (8.42 ns)

 <State 46>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:146) [175]  (8.42 ns)

 <State 47>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:146) [175]  (8.42 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:146) [175]  (8.42 ns)

 <State 49>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:146) [175]  (8.42 ns)

 <State 50>: 8.42ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', FIRIn2Features/FIRIn2Features.cpp:147) [179]  (8.42 ns)

 <State 51>: 4.35ns
The critical path consists of the following:
	'fptrunc' operation ('tdia', FIRIn2Features/FIRIn2Features.cpp:146) [176]  (4.35 ns)

 <State 52>: 4.35ns
The critical path consists of the following:
	'fptrunc' operation ('sip', FIRIn2Features/FIRIn2Features.cpp:147) [180]  (4.35 ns)

 <State 53>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
