# RISCV on Vivado
## Basic concepts of simulating and implementing a RISCV based addition of 9 consecutive numbers in Basys3 FPGA
## Simulation result 
![core_simulation](https://user-images.githubusercontent.com/59352026/160097147-d146de72-5975-40e9-aceb-a6302352de43.jpg)
