$date
	Sat Oct 22 20:37:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#33678
b10110 &
b10110 %
1$
b10110 !
1"
#33679
0"
#33682
b1011 &
b1011 %
#33686
b100010 &
b100010 %
#33690
b10001 &
b10001 %
#33694
b110100 &
b110100 %
#33698
b11010 &
b11010 %
#33702
b1101 &
b1101 %
#33706
b101000 &
b101000 %
#33710
b10100 &
b10100 %
#33714
b1010 &
b1010 %
#33718
b101 &
b101 %
#33722
b10000 &
b10000 %
#33726
b1000 &
b1000 %
#33730
b100 &
b100 %
#33734
b10 &
b10 %
#33738
b1 &
b1 %
1#
#33742
b0 &
0#
b0 %
0$
#1073443
b100 !
1"
#1073446
b100 &
b100 %
1$
#1073447
0"
#1073450
b10 &
b10 %
#1073454
b1 &
1#
b1 %
#1073458
b0 &
b0 %
0#
0$
#2079779
b1 !
1"
#2079782
b1 &
b1 %
1$
#2079783
0"
#2079786
1#
#2079790
b0 &
0#
b0 %
0$
#4500012
