 <html> 
  <head>
    <script type="text/javascript" src="file:///D:\Libero_SoC\SynplifyPro\lib\report\reportlog_tree.js"></script>
    <link rel="stylesheet" type="text/css" href="file:///D:\Libero_SoC\SynplifyPro\lib\report\reportlog_tree.css" />  
  </head> 

  <body style="background-color:#e0e0ff;">
   <script type="text/javascript"> reportLogObj.loadImage("closed.png", "open.png")</script>
    <ul id="synthesis-menu" class="treeview" style="padding-left:12;">
        <li style="font-size:12; font-style:normal"> <b style="background-color:#a2bff0; font-weight:bold">MAIN_TOP_syn (synthesis)</b> 
         <ul rel="open" style="font-size:small;">

<li style="font-size:12; font-style:normal"><b style="background-color:#a2bff0; font-weight:bold">Synthesis -  </b> 
<ul rel="open">
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#compilerReport1" target="srrFrame" title="">Compiler Report</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#compilerReport3" target="srrFrame" title="">Compiler Constraint Applicator</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#mapperReport5" target="srrFrame" title="">Pre-mapping Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#mapperReport6" target="srrFrame" title="">Clock Summary</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#mapperReport7" target="srrFrame" title="">Mapper Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport8" target="srrFrame" title="">Clock Conversion</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#timingReport9" target="srrFrame" title="">Timing Report</a>  
<ul rel="open" >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#performanceSummary10" target="srrFrame" title="">Performance Summary</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockRelationships11" target="srrFrame" title="">Clock Relationships</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#interfaceInfo12" target="srrFrame" title="">Interface Information</a>  </li>
<li><a href="file:///#" target="srrFrame" title="">Detailed Report for Clocks</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport13" target="srrFrame" title="">Clock: MAIN_TOP|CLKA</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack14" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack15" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths16" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport17" target="srrFrame" title="">Clock: MAIN_TOP|dsp_clk</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack18" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack19" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths20" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport21" target="srrFrame" title="">Clock: ads_trans_fsm|convert_over_out_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack22" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack23" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths24" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport25" target="srrFrame" title="">Clock: ads_trans_fsm|sam_clk_5M_out_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack26" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack27" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths28" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport29" target="srrFrame" title="">Clock: edib_m2m5m7_clkgen|clk_m2_rcv_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack30" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack31" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths32" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport33" target="srrFrame" title="">Clock: edib_m5m7_clkgen|clk_m5m7_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack34" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack35" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths36" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport37" target="srrFrame" title="">Clock: edib_mode2_clkgen|clk_send_inferred_clock</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack38" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack39" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths40" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#clockReport41" target="srrFrame" title="">Clock: System</a>  
<ul  >
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#startingSlack42" target="srrFrame" title="">Starting Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#endingSlack43" target="srrFrame" title="">Ending Points with Worst Slack</a>  </li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#worstPaths44" target="srrFrame" title="">Worst Path Information</a>  </li></ul></li></ul></li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\syntmp\MAIN_TOP_srr.htm#cellReport45" target="srrFrame" title="">Resource Utilization</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\MAIN_TOP_cck.rpt" target="srrFrame" title="">Constraint Checker Report (09:12 11-Sep)</a>  </li></ul></li>
<li><a href="file:///C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\synthesis\stdout.log" target="srrFrame" title="">Session Log (13:54 05-Jun)</a>  
<ul  ></ul></li>         </ul>
        </li>
   </ul>

   <script type="text/javascript"> reportLogObj.generateLog("synthesis-menu")</script>

  </body>
 </html>