Classic Timing Analyzer report for lab2
Fri Sep 27 12:58:03 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 67.591 ns                        ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]                                                                                             ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 71.08 MHz ( period = 14.069 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; 11           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                    ;                                                                                                    ;            ;          ; 11           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM570ZM256I8      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 71.08 MHz ( period = 14.069 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 5.965 ns                ;
; N/A   ; 71.73 MHz ( period = 13.942 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 5.838 ns                ;
; N/A   ; 71.90 MHz ( period = 13.909 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 5.805 ns                ;
; N/A   ; 72.56 MHz ( period = 13.782 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 5.678 ns                ;
; N/A   ; 72.73 MHz ( period = 13.749 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 5.645 ns                ;
; N/A   ; 72.79 MHz ( period = 13.739 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 5.635 ns                ;
; N/A   ; 76.88 MHz ( period = 13.008 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 4.904 ns                ;
; N/A   ; 77.07 MHz ( period = 12.975 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 4.871 ns                ;
; N/A   ; 77.13 MHz ( period = 12.965 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 4.861 ns                ;
; N/A   ; 87.71 MHz ( period = 11.401 ns ) ; Block2:inst1|inst3                                                                                  ; Block2:inst1|inst3                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 90.42 MHz ( period = 11.060 ns ) ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]  ; clk        ; clk      ; None                        ; None                      ; 2.956 ns                ;
; N/A   ; 100.51 MHz ( period = 9.949 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 6.360 ns                ;
; N/A   ; 102.16 MHz ( period = 9.789 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A   ; 102.28 MHz ( period = 9.777 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 6.188 ns                ;
; N/A   ; 103.85 MHz ( period = 9.629 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 6.040 ns                ;
; N/A   ; 103.98 MHz ( period = 9.617 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 6.028 ns                ;
; N/A   ; 105.89 MHz ( period = 9.444 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 5.855 ns                ;
; N/A   ; 107.42 MHz ( period = 9.309 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 5.720 ns                ;
; N/A   ; 107.71 MHz ( period = 9.284 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 5.695 ns                ;
; N/A   ; 109.15 MHz ( period = 9.162 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 5.573 ns                ;
; N/A   ; 109.29 MHz ( period = 9.150 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 5.561 ns                ;
; N/A   ; 109.30 MHz ( period = 9.149 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 5.560 ns                ;
; N/A   ; 109.60 MHz ( period = 9.124 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 5.535 ns                ;
; N/A   ; 116.46 MHz ( period = 8.587 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 4.998 ns                ;
; N/A   ; 116.62 MHz ( period = 8.575 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 4.986 ns                ;
; N/A   ; 119.22 MHz ( period = 8.388 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 4.799 ns                ;
; N/A   ; 119.39 MHz ( period = 8.376 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 4.787 ns                ;
; N/A   ; 119.40 MHz ( period = 8.375 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 4.786 ns                ;
; N/A   ; 119.76 MHz ( period = 8.350 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 4.761 ns                ;
; N/A   ; 138.68 MHz ( period = 7.211 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 6.396 ns                ;
; N/A   ; 141.82 MHz ( period = 7.051 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 6.236 ns                ;
; N/A   ; 144.47 MHz ( period = 6.922 ns ) ; Block1:inst|inst7                                                                                   ; Block1:inst|inst7                                                                                   ; clk        ; clk      ; None                        ; None                      ; 3.333 ns                ;
; N/A   ; 145.12 MHz ( period = 6.891 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 6.076 ns                ;
; N/A   ; 145.96 MHz ( period = 6.851 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 6.036 ns                ;
; N/A   ; 153.47 MHz ( period = 6.516 ns ) ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter1:inst4|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A   ; 153.49 MHz ( period = 6.515 ns ) ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.926 ns                ;
; N/A   ; 153.59 MHz ( period = 6.511 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 5.696 ns                ;
; N/A   ; 157.46 MHz ( period = 6.351 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 5.536 ns                ;
; N/A   ; 170.97 MHz ( period = 5.849 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 5.034 ns                ;
; N/A   ; 172.15 MHz ( period = 5.809 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 4.994 ns                ;
; N/A   ; 179.31 MHz ( period = 5.577 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 4.762 ns                ;
; N/A   ; 264.62 MHz ( period = 3.779 ns ) ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]   ; Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]   ; clk        ; clk      ; None                        ; None                      ; 2.964 ns                ;
+-------+----------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                               ; To                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block2:inst1|inst3                                                                                 ; Block2:inst1|inst3                                                                                 ; clk        ; clk      ; None                       ; None                       ; 3.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 4.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; clk        ; clk      ; None                       ; None                       ; 4.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 4.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 5.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; clk        ; clk      ; None                       ; None                       ; 5.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 5.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; clk        ; clk      ; None                       ; None                       ; 5.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; clk        ; clk      ; None                       ; None                       ; 5.894 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                               ; To      ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+
; N/A   ; None         ; 67.591 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 67.435 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[12] ; clk        ;
; N/A   ; None         ; 67.262 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 66.848 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 66.500 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[7]  ; clk        ;
; N/A   ; None         ; 66.262 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[10] ; clk        ;
; N/A   ; None         ; 65.866 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[12] ; clk        ;
; N/A   ; None         ; 65.741 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 65.719 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 65.699 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 65.514 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[10] ; clk        ;
; N/A   ; None         ; 65.230 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[13] ; clk        ;
; N/A   ; None         ; 64.734 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 64.684 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[12] ; clk        ;
; N/A   ; None         ; 64.429 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 64.372 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[12] ; clk        ;
; N/A   ; None         ; 64.008 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 63.710 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 63.708 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 63.674 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[14] ; clk        ;
; N/A   ; None         ; 63.569 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[15] ; clk        ;
; N/A   ; None         ; 63.397 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[0]  ; clk        ;
; N/A   ; None         ; 63.397 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[14] ; clk        ;
; N/A   ; None         ; 63.288 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[15] ; clk        ;
; N/A   ; None         ; 63.013 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 62.997 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 62.961 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 62.948 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 62.821 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[10] ; clk        ;
; N/A   ; None         ; 62.727 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 62.692 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 62.278 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[3]  ; clk        ;
; N/A   ; None         ; 62.240 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[4]  ; clk        ;
; N/A   ; None         ; 62.220 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 62.212 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 62.205 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 62.204 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 62.199 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[11] ; clk        ;
; N/A   ; None         ; 62.100 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[14] ; clk        ;
; N/A   ; None         ; 62.012 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[10] ; clk        ;
; N/A   ; None         ; 61.988 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[15] ; clk        ;
; N/A   ; None         ; 61.703 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 61.700 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 61.699 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 61.609 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[1]  ; clk        ;
; N/A   ; None         ; 61.572 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[13] ; clk        ;
; N/A   ; None         ; 61.456 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 61.171 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[11] ; clk        ;
; N/A   ; None         ; 61.156 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 60.892 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[9]  ; clk        ;
; N/A   ; None         ; 60.705 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0] ; DCa[13] ; clk        ;
; N/A   ; None         ; 60.638 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[14] ; clk        ;
; N/A   ; None         ; 60.527 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[15] ; clk        ;
; N/A   ; None         ; 60.030 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[13] ; clk        ;
; N/A   ; None         ; 59.825 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[11] ; clk        ;
; N/A   ; None         ; 59.807 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 59.460 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[11] ; clk        ;
; N/A   ; None         ; 59.453 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[8]  ; clk        ;
; N/A   ; None         ; 58.786 ns  ; Block2:inst1|inst3                                                                                 ; DCa[7]  ; clk        ;
; N/A   ; None         ; 58.779 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 58.771 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 58.763 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[1] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 57.969 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[2]  ; clk        ;
; N/A   ; None         ; 57.963 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[6]  ; clk        ;
; N/A   ; None         ; 57.956 ns  ; Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[2] ; DCa[5]  ; clk        ;
; N/A   ; None         ; 57.390 ns  ; Block2:inst1|inst3                                                                                 ; DCa[12] ; clk        ;
; N/A   ; None         ; 57.265 ns  ; Block2:inst1|inst3                                                                                 ; DCa[0]  ; clk        ;
; N/A   ; None         ; 57.038 ns  ; Block2:inst1|inst3                                                                                 ; DCa[10] ; clk        ;
; N/A   ; None         ; 56.754 ns  ; Block2:inst1|inst3                                                                                 ; DCa[13] ; clk        ;
; N/A   ; None         ; 55.532 ns  ; Block2:inst1|inst3                                                                                 ; DCa[1]  ; clk        ;
; N/A   ; None         ; 55.234 ns  ; Block2:inst1|inst3                                                                                 ; DCa[4]  ; clk        ;
; N/A   ; None         ; 55.232 ns  ; Block2:inst1|inst3                                                                                 ; DCa[3]  ; clk        ;
; N/A   ; None         ; 55.198 ns  ; Block2:inst1|inst3                                                                                 ; DCa[14] ; clk        ;
; N/A   ; None         ; 55.093 ns  ; Block2:inst1|inst3                                                                                 ; DCa[15] ; clk        ;
; N/A   ; None         ; 54.537 ns  ; Block2:inst1|inst3                                                                                 ; DCa[9]  ; clk        ;
; N/A   ; None         ; 53.729 ns  ; Block2:inst1|inst3                                                                                 ; DCa[8]  ; clk        ;
; N/A   ; None         ; 53.723 ns  ; Block2:inst1|inst3                                                                                 ; DCa[11] ; clk        ;
; N/A   ; None         ; 53.227 ns  ; Block2:inst1|inst3                                                                                 ; DCa[5]  ; clk        ;
; N/A   ; None         ; 53.224 ns  ; Block2:inst1|inst3                                                                                 ; DCa[2]  ; clk        ;
; N/A   ; None         ; 53.223 ns  ; Block2:inst1|inst3                                                                                 ; DCa[6]  ; clk        ;
; N/A   ; None         ; 45.602 ns  ; Block2:inst1|inst3                                                                                 ; clk_D   ; clk        ;
; N/A   ; None         ; 21.993 ns  ; Block1:inst|inst7                                                                                  ; clk_in  ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 27 12:58:03 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "Block2:inst1|inst3" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "Block1:inst|inst7" as buffer
Info: Clock "clk" has Internal fmax of 71.08 MHz between source register "Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" and destination register "Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" (period= 14.069 ns)
    Info: + Longest register to register delay is 5.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N0; Fanout = 19; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(2.248 ns) + CELL(1.848 ns) = 4.096 ns; Loc. = LC_X6_Y6_N0; Fanout = 2; COMB Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.160 ns) = 4.256 ns; Loc. = LC_X6_Y6_N1; Fanout = 2; COMB Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.160 ns) = 4.416 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|counter_cella2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(1.549 ns) = 5.965 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 3.717 ns ( 62.31 % )
        Info: Total interconnect delay = 2.248 ns ( 37.69 % )
    Info: - Smallest clock skew is -7.289 ns
        Info: + Shortest clock path from clock "clk" to destination register is 41.269 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(2.118 ns) = 5.326 ns; Loc. = LC_X2_Y7_N8; Fanout = 5; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]'
            Info: 3: + IC(2.174 ns) + CELL(0.438 ns) = 7.938 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(1.845 ns) + CELL(2.118 ns) = 11.901 ns; Loc. = LC_X2_Y7_N5; Fanout = 10; REG Node = 'Block1:inst|inst7'
            Info: 5: + IC(9.250 ns) + CELL(2.118 ns) = 23.269 ns; Loc. = LC_X3_Y6_N3; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]'
            Info: 6: + IC(2.181 ns) + CELL(0.438 ns) = 25.888 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(1.815 ns) + CELL(2.118 ns) = 29.821 ns; Loc. = LC_X3_Y6_N6; Fanout = 8; REG Node = 'Block2:inst1|inst3'
            Info: 8: + IC(9.824 ns) + CELL(1.624 ns) = 41.269 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 11.958 ns ( 28.98 % )
            Info: Total interconnect delay = 29.311 ns ( 71.02 % )
        Info: - Longest clock path from clock "clk" to source register is 48.558 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(2.118 ns) = 5.326 ns; Loc. = LC_X2_Y7_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]'
            Info: 3: + IC(3.139 ns) + CELL(2.247 ns) = 10.712 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(1.845 ns) + CELL(2.118 ns) = 14.675 ns; Loc. = LC_X2_Y7_N5; Fanout = 10; REG Node = 'Block1:inst|inst7'
            Info: 5: + IC(9.250 ns) + CELL(2.118 ns) = 26.043 ns; Loc. = LC_X3_Y6_N0; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]'
            Info: 6: + IC(4.887 ns) + CELL(2.247 ns) = 33.177 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(1.815 ns) + CELL(2.118 ns) = 37.110 ns; Loc. = LC_X3_Y6_N6; Fanout = 8; REG Node = 'Block2:inst1|inst3'
            Info: 8: + IC(9.824 ns) + CELL(1.624 ns) = 48.558 ns; Loc. = LC_X6_Y6_N0; Fanout = 19; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
            Info: Total cell delay = 15.576 ns ( 32.08 % )
            Info: Total interconnect delay = 32.982 ns ( 67.92 % )
    Info: + Micro clock to output delay of source is 0.494 ns
    Info: + Micro setup delay of destination is 0.321 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" and destination pin or register "Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]" for clock "clk" (Hold time is 3.878 ns)
    Info: + Largest clock skew is 7.289 ns
        Info: + Longest clock path from clock "clk" to destination register is 48.558 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(2.118 ns) = 5.326 ns; Loc. = LC_X2_Y7_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]'
            Info: 3: + IC(3.139 ns) + CELL(2.247 ns) = 10.712 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(1.845 ns) + CELL(2.118 ns) = 14.675 ns; Loc. = LC_X2_Y7_N5; Fanout = 10; REG Node = 'Block1:inst|inst7'
            Info: 5: + IC(9.250 ns) + CELL(2.118 ns) = 26.043 ns; Loc. = LC_X3_Y6_N0; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]'
            Info: 6: + IC(4.887 ns) + CELL(2.247 ns) = 33.177 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(1.815 ns) + CELL(2.118 ns) = 37.110 ns; Loc. = LC_X3_Y6_N6; Fanout = 8; REG Node = 'Block2:inst1|inst3'
            Info: 8: + IC(9.824 ns) + CELL(1.624 ns) = 48.558 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 15.576 ns ( 32.08 % )
            Info: Total interconnect delay = 32.982 ns ( 67.92 % )
        Info: - Shortest clock path from clock "clk" to source register is 41.269 ns
            Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(2.222 ns) + CELL(2.118 ns) = 5.326 ns; Loc. = LC_X2_Y7_N8; Fanout = 5; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[2]'
            Info: 3: + IC(2.174 ns) + CELL(0.438 ns) = 7.938 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(1.845 ns) + CELL(2.118 ns) = 11.901 ns; Loc. = LC_X2_Y7_N5; Fanout = 10; REG Node = 'Block1:inst|inst7'
            Info: 5: + IC(9.250 ns) + CELL(2.118 ns) = 23.269 ns; Loc. = LC_X3_Y6_N3; Fanout = 2; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[3]'
            Info: 6: + IC(2.181 ns) + CELL(0.438 ns) = 25.888 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
            Info: 7: + IC(1.815 ns) + CELL(2.118 ns) = 29.821 ns; Loc. = LC_X3_Y6_N6; Fanout = 8; REG Node = 'Block2:inst1|inst3'
            Info: 8: + IC(9.824 ns) + CELL(1.624 ns) = 41.269 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
            Info: Total cell delay = 11.958 ns ( 28.98 % )
            Info: Total interconnect delay = 29.311 ns ( 71.02 % )
    Info: - Micro clock to output delay of source is 0.494 ns
    Info: - Shortest register to register delay is 2.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: 2: + IC(2.206 ns) + CELL(0.750 ns) = 2.956 ns; Loc. = LC_X6_Y6_N3; Fanout = 3; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 25.37 % )
        Info: Total interconnect delay = 2.206 ns ( 74.63 % )
    Info: + Micro hold delay of destination is 0.039 ns
Info: tco from clock "clk" to destination pin "DCa[7]" through register "Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]" is 67.591 ns
    Info: + Longest clock path from clock "clk" to source register is 48.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_K1; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(2.222 ns) + CELL(2.118 ns) = 5.326 ns; Loc. = LC_X2_Y7_N7; Fanout = 5; REG Node = 'Block1:inst|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[1]'
        Info: 3: + IC(3.139 ns) + CELL(2.247 ns) = 10.712 ns; Loc. = LC_X2_Y7_N2; Fanout = 1; COMB Node = 'Block1:inst|lpm_compare1:inst6|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(1.845 ns) + CELL(2.118 ns) = 14.675 ns; Loc. = LC_X2_Y7_N5; Fanout = 10; REG Node = 'Block1:inst|inst7'
        Info: 5: + IC(9.250 ns) + CELL(2.118 ns) = 26.043 ns; Loc. = LC_X3_Y6_N0; Fanout = 4; REG Node = 'Block2:inst1|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_74i:auto_generated|safe_q[0]'
        Info: 6: + IC(4.887 ns) + CELL(2.247 ns) = 33.177 ns; Loc. = LC_X3_Y6_N5; Fanout = 1; COMB Node = 'Block2:inst1|lpm_compare2:inst|lpm_compare:lpm_compare_component|cmpr_9qi:auto_generated|aneb_result_wire[0]'
        Info: 7: + IC(1.815 ns) + CELL(2.118 ns) = 37.110 ns; Loc. = LC_X3_Y6_N6; Fanout = 8; REG Node = 'Block2:inst1|inst3'
        Info: 8: + IC(9.824 ns) + CELL(1.624 ns) = 48.558 ns; Loc. = LC_X6_Y6_N0; Fanout = 19; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: Total cell delay = 15.576 ns ( 32.08 % )
        Info: Total interconnect delay = 32.982 ns ( 67.92 % )
    Info: + Micro clock to output delay of source is 0.494 ns
    Info: + Longest register to pin delay is 18.539 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y6_N0; Fanout = 19; REG Node = 'Block3:inst4|lpm_counter2:inst|lpm_counter:lpm_counter_component|cntr_h7h:auto_generated|safe_q[0]'
        Info: 2: + IC(7.619 ns) + CELL(0.968 ns) = 8.587 ns; Loc. = LC_X1_Y6_N1; Fanout = 1; COMB Node = 'Block3:inst4|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_cff:auto_generated|w_anode89w[3]~0'
        Info: 3: + IC(7.944 ns) + CELL(2.008 ns) = 18.539 ns; Loc. = PIN_E20; Fanout = 0; PIN Node = 'DCa[7]'
        Info: Total cell delay = 2.976 ns ( 16.05 % )
        Info: Total interconnect delay = 15.563 ns ( 83.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Fri Sep 27 12:58:03 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


