

================================================================
== Vitis HLS Report for 'levmarq_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Sun Jun 23 03:48:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
    +---------+------------+-----------+------------+-----+------------+---------+
    |       17|  2147483664|  85.000 ns|  10.737 sec|   17|  2147483664|       no|
    +---------+------------+-----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                   |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |     Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_19_3  |       15|  2147483662|        16|          1|          1|  1 ~ 2147483648|       yes|
        +-------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 19 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %h, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %g, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %tmp_1"   --->   Operation 23 'read' 'tmp_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %weight"   --->   Operation 24 'read' 'weight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x_s"   --->   Operation 25 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %empty"   --->   Operation 26 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indvars_iv10"   --->   Operation 27 'read' 'indvars_iv10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln19 = store i31 0, i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 28 'store' 'store_ln19' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %phi_mul"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 31 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i31 %j_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.14ns)   --->   "%icmp_ln19 = icmp_eq  i32 %zext_ln19, i32 %indvars_iv10_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 2147483648, i64 0"   --->   Operation 34 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns)   --->   "%add_ln19 = add i31 %j_1, i31 1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 35 'add' 'add_ln19' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc.split, void %for.inc29.exitStub" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 36 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul_load = load i7 %phi_mul" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 37 'load' 'phi_mul_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i31 %j_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 38 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln20_1 = add i7 %phi_mul_load, i7 %tmp" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 39 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %phi_mul_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 40 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i32 %g, i64 0, i64 %zext_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 41 'getelementptr' 'g_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (1.29ns)   --->   "%g_load = load i7 %g_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 42 'load' 'g_load' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 43 [1/1] (1.05ns)   --->   "%add_ln20 = add i14 %trunc_ln19, i14 %tmp_1_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 43 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln19 = store i31 %add_ln19, i31 %j" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 44 'store' 'store_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln20 = store i7 %add_ln20_1, i7 %phi_mul" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 45 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 46 [1/2] (1.29ns)   --->   "%g_load = load i7 %g_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 46 'load' 'g_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %g_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 47 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [4/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 48 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 49 [3/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 49 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 50 [2/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 51 [1/4] (2.78ns)   --->   "%mul = fmul i32 %x_read, i32 %bitcast_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 51 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.78>
ST_8 : Operation 52 [4/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 52 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.78>
ST_9 : Operation 53 [3/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 53 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.78>
ST_10 : Operation 54 [2/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 54 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i14 %add_ln20" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 55 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i32 %h, i64 0, i64 %zext_ln20_1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 56 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [2/2] (1.29ns)   --->   "%h_load = load i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 57 'load' 'h_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 11 <SV = 10> <Delay = 2.78>
ST_11 : Operation 58 [1/4] (2.78ns)   --->   "%mul1 = fmul i32 %mul, i32 %weight_read" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 58 'fmul' 'mul1' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/2] (1.29ns)   --->   "%h_load = load i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 59 'load' 'h_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %h_load" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 60 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [5/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 61 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 62 [4/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 62 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 63 [3/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 63 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 64 [2/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 64 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 65 [1/5] (3.57ns)   --->   "%add1 = fadd i32 %bitcast_ln20_1, i32 %mul1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 65 'fadd' 'add1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 66 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 67 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %add1" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 68 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln20 = store i32 %bitcast_ln20_2, i14 %h_addr" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20]   --->   Operation 69 'store' 'store_ln20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_17 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc" [HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19]   --->   Operation 70 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 31 bit ('j', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19) [9]  (0.000 ns)
	'store' operation 0 bit ('store_ln19', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19) of constant 0 on local variable 'j', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19 [17]  (0.460 ns)

 <State 2>: 1.602ns
The critical path consists of the following:
	'load' operation 31 bit ('j', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19) on local variable 'j', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19) [23]  (1.142 ns)
	'store' operation 0 bit ('store_ln19', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19) of variable 'add_ln19', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19 on local variable 'j', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:19 [47]  (0.460 ns)

 <State 3>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('g_load', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) on array 'g' [35]  (1.297 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [37]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [37]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [37]  (2.787 ns)

 <State 7>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [37]  (2.787 ns)

 <State 8>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [38]  (2.787 ns)

 <State 9>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [38]  (2.787 ns)

 <State 10>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [38]  (2.787 ns)

 <State 11>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [38]  (2.787 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [44]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [44]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [44]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [44]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) [44]  (3.579 ns)

 <State 17>: 1.297ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln20', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20) of variable 'bitcast_ln20_2', HLS-benchmarks/PNAnalyser/levmarq/src/levmarq.cpp:20 on array 'h' [46]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
