# RTL_to_GDS_codex

# ğŸ—ï¸ VLSI Project Portfolio (Open-Source ASIC Flow)

Welcome to my **VLSI Design Portfolio**, where I showcase **RTL-to-GDSII projects** implemented using **open-source EDA tools** like **Yosys, OpenLANE, Magic, OpenSTA, Netgen, and OpenRAM** with the **Sky130 PDK**.  

This portfolio is divided into **Beginner, Mid-Level, and Advanced Projects** to demonstrate progressive learning in **ASIC Design, Digital Logic, and Physical Design**.  

---

## ğŸ”¹ Beginner Projects (Getting Started)
1. [**8-bit ALU RTL-to-GDS**](./alu8)  
   â†’ Designed a simple ALU, verified via simulation, and implemented end-to-end in OpenLANE.  

2. [**8-bit Counter with Clock Gating**](./counter8)  
   â†’ Implemented a synchronous counter with clock gating for power optimization.  

---

## ğŸ”¸ Mid-Level Projects (Core Digital Designs)
3. [**UART Controller**](./uart)  
   â†’ Implemented a UART TX/RX with baud generator, verified protocol, and synthesized.  

4. [**SPI Protocol Controller**](./spi)  
   â†’ Designed SPI Master-Slave controller and verified data exchange.  

5. [**Digital FIR Filter**](./fir)  
   â†’ DSP project: FIR filter implemented with shift registers & multipliers.  

6. [**RISC-V Core (PicoRV32)**](./picorv32)  
   â†’ Synthesized and implemented the PicoRV32 RISC-V CPU core.  

7. [**Mini SoC (RISC-V + UART/SPI)**](./mini-soc)  
   â†’ Integrated CPU with communication peripheral into a small SoC.  

---

## ğŸ”´ Advanced Projects (Research-Oriented)
8. [**Multi-Clock Domain Design**](./multi-clock)  
   â†’ Demonstrated Clock Domain Crossing (CDC) and STA with multiple clocks.  

9. [**OpenRAM + SRAM Integration**](./sram-integration)  
   â†’ Generated SRAM macros with OpenRAM and integrated into an SoC.  

10. [**DFT with Scan Chain**](./dft-scan)  
    â†’ Implemented scan chain insertion for testability with Fault tool.  

---

## ğŸ› ï¸ Tools & PDK Used
- **RTL Simulation**: Icarus Verilog, GTKWave  
- **Synthesis**: Yosys  
- **Physical Design**: OpenLANE, Magic, KLayout  
- **Static Timing Analysis**: OpenSTA  
- **LVS/DRC**: Netgen, Magic  
- **Memory Compiler**: OpenRAM  
- **PDK**: [SkyWater SKY130](https://github.com/google/skywater-pdk)  

---

## ğŸ“ˆ Learning Outcomes
âœ”ï¸ Mastered RTL-to-GDSII flow using open-source tools  
âœ”ï¸ Designed, simulated, and synthesized real digital systems  
âœ”ï¸ Worked with protocols (UART, SPI) and DSP blocks (FIR)  
âœ”ï¸ Explored RISC-V cores and SoC-level integration  
âœ”ï¸ Gained hands-on experience in memory integration and DFT  

---

## ğŸ“Œ Future Work
- Explore **power-aware design** (Multi-Vt, power gating).  
- Implement **NoC (Network-on-Chip)** for multi-core SoCs.  
- Work on **Open-Source Tapeout** opportunities with Sky130 shuttle.  

---

## ğŸ“¬ Contact
- ğŸ’¼ [LinkedIn]([https://www.linkedin.com/](https://www.linkedin.com/in/varjula-balakrishna?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3BPUVObRUQR7%2BOhZheXLoFKw%3D%3D))  
- ğŸ–¥ï¸ [GitHub](https://github.com/VBK0-0)  
- ğŸ“§ Email: varjulabalakrishna@gmail.com  

---
âœ¨ This repository demonstrates my journey in **VLSI Design & Physical Implementation** using **open-source tools**.
