module TopModule (
  output reg one
);

always_comb begin
  one = 1'b1;
end

endmodule