{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09134,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09864,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00866444,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00501944,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00164686,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00501944,
	"finish__design__instance__count__class:fill_cell": 1203,
	"finish__design__instance__area__class:fill_cell": 5703.84,
	"finish__design__instance__count__class:tap_cell": 112,
	"finish__design__instance__area__class:tap_cell": 29.792,
	"finish__design__instance__count__class:buffer": 31,
	"finish__design__instance__area__class:buffer": 31.92,
	"finish__design__instance__count__class:timing_repair_buffer": 54,
	"finish__design__instance__area__class:timing_repair_buffer": 43.624,
	"finish__design__instance__count__class:inverter": 66,
	"finish__design__instance__area__class:inverter": 35.112,
	"finish__design__instance__count__class:multi_input_combinational_cell": 194,
	"finish__design__instance__area__class:multi_input_combinational_cell": 412.034,
	"finish__design__instance__count": 1660,
	"finish__design__instance__area": 6256.32,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.756553,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.798198,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00066774,
	"finish__power__switching__total": 0.000504132,
	"finish__power__leakage__total": 1.16456e-05,
	"finish__power__total": 0.00118352,
	"finish__design__io": 60,
	"finish__design__die__area": 10000,
	"finish__design__core__area": 6256.32,
	"finish__design__instance__count": 457,
	"finish__design__instance__area": 552.482,
	"finish__design__instance__count__stdcell": 457,
	"finish__design__instance__area__stdcell": 552.482,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0883078,
	"finish__design__instance__utilization__stdcell": 0.0883078,
	"finish__design__rows": 56,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 56,
	"finish__design__sites": 23520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 23520,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}