// Seed: 2316995624
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri  id_3;
  tri1 id_5;
  assign id_3 = 1'd0;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(1, 1 or posedge !id_4) begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
