<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="47" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="370" />
   <clocksource preferredWidth="370" />
   <frequency preferredWidth="350" />
  </columns>
 </clocktable>
 <window width="1402" height="800" x="89" y="50" />
 <library expandedCategories="Library/Clock and Reset,Library,Project" />
 <hdlexample language="VHDL" />
</preferences>
