
/* Config file to select wich interrupt vectors are binded at runtime */
/* Uncomment to enable runtime binding for the interrupt */

// #define INT0_vect_used
//
// #define INT1_vect_used
//
// #define PCINT0_vect_used
//
// #define PCINT1_vect_used
//
// #define PCINT2_vect_used
//
// #define WDT_vect_used
//
// #define TIMER2_COMPA_vect_used
//
// #define TIMER2_COMPB_vect_used
//
// #define TIMER2_OVF_vect_used
//
// #define TIMER1_CAPT_vect_used
//
 #define TIMER1_COMPA_vect_used
//
// #define TIMER1_COMPB_vect_used
//
// #define TIMER1_OVF_vect_used
//
// #define TIMER0_COMPA_vect_used
//
// #define TIMER0_COMPB_vect_used
//
// #define TIMER0_OVF_vect_used
//
// #define SPI_STC_vect_used
//
// #define USART_RX_vect_used
//
// #define USART_UDRE_vect_used
//
// #define USART_TX_vect_used
//
// #define ADC_vect_used
//
// #define EE_READY_vect_used
//
// #define ANALOG_COMP_vect_used
//
// #define TWI_vect_used
//
// #define SPM_READY_vect_used 
