Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed May 20 00:18:48 2020
| Host             : DESKTOP-ASCN7E1 running 64-bit major release  (build 9200)
| Command          : report_power -file cotex_design_wrapper_power_routed.rpt -pb cotex_design_wrapper_power_summary_routed.pb -rpx cotex_design_wrapper_power_routed.rpx
| Design           : cotex_design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.724  |
| Dynamic (W)              | 1.566  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.1   |
| Junction Temperature (C) | 44.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |    10982 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3947 |     53200 |            7.42 |
|   LUT as Distributed RAM |    <0.001 |      144 |     17400 |            0.83 |
|   CARRY4                 |    <0.001 |       50 |     13300 |            0.38 |
|   Register               |    <0.001 |     4925 |    106400 |            4.63 |
|   F7/F8 Muxes            |    <0.001 |     1337 |     53200 |            2.51 |
|   LUT as Shift Register  |    <0.001 |       62 |     17400 |            0.36 |
|   Others                 |     0.000 |      185 |       --- |             --- |
| Signals                  |     0.018 |     7610 |       --- |             --- |
| PS7                      |     1.532 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.724 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.049 |       0.034 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.723 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                          | Constraint (ns) |
+------------+-----------------------------------------------------------------+-----------------+
| clk_fpga_0 | cotex_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| cotex_design_wrapper                             |     1.566 |
|   cotex_design_i                                 |     1.566 |
|     myip2_0                                      |     0.030 |
|       inst                                       |     0.030 |
|         myip2_v1_0_S00_AXI_inst                  |     0.030 |
|           coder_inst                             |     0.029 |
|             symbolsLength_reg_r1_0_63_0_2        |    <0.001 |
|             symbolsLength_reg_r1_0_63_3_5        |    <0.001 |
|             symbolsLength_reg_r1_0_63_6_8        |    <0.001 |
|             symbolsLength_reg_r1_64_127_0_2      |    <0.001 |
|             symbolsLength_reg_r1_64_127_3_5      |    <0.001 |
|             symbolsLength_reg_r1_64_127_6_8      |    <0.001 |
|             symbolsLength_reg_r2_0_63_0_2        |    <0.001 |
|             symbolsLength_reg_r2_0_63_3_5        |    <0.001 |
|             symbolsLength_reg_r2_0_63_6_8        |    <0.001 |
|             symbolsLength_reg_r2_64_127_0_2      |    <0.001 |
|             symbolsLength_reg_r2_64_127_3_5      |    <0.001 |
|             symbolsLength_reg_r2_64_127_6_8      |    <0.001 |
|             symbolsLength_reg_r3_0_63_0_2        |    <0.001 |
|             symbolsLength_reg_r3_0_63_3_5        |    <0.001 |
|             symbolsLength_reg_r3_0_63_6_8        |    <0.001 |
|             symbolsLength_reg_r3_64_127_0_2      |    <0.001 |
|             symbolsLength_reg_r3_64_127_3_5      |    <0.001 |
|             symbolsLength_reg_r3_64_127_6_8      |    <0.001 |
|             symbols_reg_r1_0_63_0_2              |    <0.001 |
|             symbols_reg_r1_0_63_3_5              |    <0.001 |
|             symbols_reg_r1_0_63_6_6              |    <0.001 |
|             symbols_reg_r1_0_63_7_7              |    <0.001 |
|             symbols_reg_r1_64_127_0_2            |    <0.001 |
|             symbols_reg_r1_64_127_3_5            |    <0.001 |
|             symbols_reg_r1_64_127_6_6            |    <0.001 |
|             symbols_reg_r1_64_127_7_7            |    <0.001 |
|             symbols_reg_r2_0_63_0_2              |    <0.001 |
|             symbols_reg_r2_0_63_3_5              |    <0.001 |
|             symbols_reg_r2_0_63_6_6              |    <0.001 |
|             symbols_reg_r2_0_63_7_7              |    <0.001 |
|             symbols_reg_r2_64_127_0_2            |    <0.001 |
|             symbols_reg_r2_64_127_3_5            |    <0.001 |
|             symbols_reg_r2_64_127_6_6            |    <0.001 |
|             symbols_reg_r2_64_127_7_7            |    <0.001 |
|             symbols_reg_r3_0_63_0_2              |    <0.001 |
|             symbols_reg_r3_0_63_3_5              |    <0.001 |
|             symbols_reg_r3_0_63_6_6              |    <0.001 |
|             symbols_reg_r3_0_63_7_7              |    <0.001 |
|             symbols_reg_r3_64_127_0_2            |    <0.001 |
|             symbols_reg_r3_64_127_3_5            |    <0.001 |
|             symbols_reg_r3_64_127_6_6            |    <0.001 |
|             symbols_reg_r3_64_127_7_7            |    <0.001 |
|     processing_system7_0                         |     1.533 |
|       inst                                       |     1.533 |
|     ps7_0_axi_periph                             |     0.004 |
|       s00_couplers                               |     0.004 |
|         auto_pc                                  |     0.004 |
|           inst                                   |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.004 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


