// Verilog instantiation template created from schematic D:\ISE\Exp06-Hex27Seg\Code\Hex27Seg_sch.sch - Wed Nov 09 13:38:10 2016
//
// Notes: 
// To use this template to instantiate this component,cut-and-paste and then edit
//
// Instantiate the UUT
   Hex27Seg_sch UUT (
		.LE(    ), 
		.point(    ), 
		.SW(    ), 
		.SEGMENT(    ), 
		.AN(    ), 
		.Buzzer(    )
   );
