
---------- Begin Simulation Statistics ----------
final_tick                                   27923868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 158528                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667672                       # Number of bytes of host memory used
host_op_rate                                   181776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.08                       # Real time elapsed on the host
host_tick_rate                              337526483                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       13098                       # Number of instructions simulated
sim_ops                                         15035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27923868                       # Number of ticks simulated
system.cpu.committedInsts                       13098                       # Number of instructions committed
system.cpu.committedOps                         15035                       # Number of ops (including micro ops) committed
system.cpu.cpi                              33.839976                       # CPI: cycles per instruction
system.cpu.discardedOps                          2015                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          420228                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.029551                       # IPC: instructions per cycle
system.cpu.numCycles                           443236                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10456     69.54%     69.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.57%     70.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.11% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               14      0.09%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     70.20% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2290     15.23%     85.43% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2190     14.57%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    15035                       # Class of committed instruction
system.cpu.tickCycles                           23008                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          698                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4019                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2639                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               607                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1828                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     914                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             50.000000                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     338                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             254                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 59                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              195                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         4261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4284                       # number of overall hits
system.cpu.dcache.overall_hits::total            4284                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          226                       # number of overall misses
system.cpu.dcache.overall_misses::total           226                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12609891                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12609891                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12609891                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12609891                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4480                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4480                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048884                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048884                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050111                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050111                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57579.410959                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57579.410959                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55795.977876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55795.977876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9478224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9478224                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9871407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9871407                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.038359                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038359                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56755.832335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56755.832335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57060.156069                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57060.156069                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2341                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5527620                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5527620                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2447                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043318                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52147.358491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52147.358491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5170662                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5170662                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040866                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 51706.620000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51706.620000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7082271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7082271                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2033                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62674.964602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62674.964602                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4307562                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4307562                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64291.970149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64291.970149                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.233333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.233333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       393183                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       393183                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65530.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65530.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       132678                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       132678                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66339                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66339                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       132426                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       132426                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        66213                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        66213                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           30                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           30                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           100.934466                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4517                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               175                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.811429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146349                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   100.934466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.098569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.098569                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9315                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               12283                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2785                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1656                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4701                       # number of overall hits
system.cpu.icache.overall_hits::total            4701                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          416                       # number of overall misses
system.cpu.icache.overall_misses::total           416                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22329594                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22329594                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22329594                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22329594                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         5117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         5117                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         5117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         5117                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081298                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53676.908654                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53676.908654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53676.908654                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53676.908654                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          105                       # number of writebacks
system.cpu.icache.writebacks::total               105                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22277304                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22277304                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22277304                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22277304                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53551.211538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53551.211538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53551.211538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53551.211538                       # average overall mshr miss latency
system.cpu.icache.replacements                    105                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4701                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           416                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22329594                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22329594                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         5117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         5117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53676.908654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53676.908654                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22277304                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22277304                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53551.211538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53551.211538                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           168.441461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5116                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.327711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             78372                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   168.441461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.328987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.328987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10649                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     27923868                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts                 13098                       # Number of Instructions committed
system.cpu.thread17522.numOps                   15035                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                        63                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::total                       48                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data                  15                       # number of overall hits
system.l2.overall_hits::total                      48                       # number of overall hits
system.l2.demand_misses::.cpu.inst                383                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                160                       # number of demand (read+write) misses
system.l2.demand_misses::total                    543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               383                       # number of overall misses
system.l2.overall_misses::.cpu.data               160                       # number of overall misses
system.l2.overall_misses::total                   543                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     22155462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      9942534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         32097996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     22155462                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      9942534                       # number of overall miss cycles
system.l2.overall_miss_latency::total        32097996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              416                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              175                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  591                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             416                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             175                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 591                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.920673                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.914286                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.920673                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.914286                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 57847.159269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 62140.837500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59112.331492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 57847.159269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 62140.837500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59112.331492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               540                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              540                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21657652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      9639383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31297035                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21657652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      9639383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31297035                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.918269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.902857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913706                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.918269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.902857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913706                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 56695.424084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61008.753165                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 57957.472222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 56695.424084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61008.753165                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57957.472222                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           97                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               97                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           97                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           97                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4294710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4294710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 64100.149254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64100.149254                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4208378                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4208378                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62811.611940                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62811.611940                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     22155462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22155462                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            416                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.920673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.920673                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 57847.159269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 57847.159269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21657652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21657652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.918269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.918269                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 56695.424084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 56695.424084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              93                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5647824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5647824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           108                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.861111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.861111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 60729.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 60729.290323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           91                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5431005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5431005                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.842593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.842593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59681.373626                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59681.373626                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   278.032720                       # Cycle average of tags in use
system.l2.tags.total_refs                         687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       540                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.272222                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       185.743457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        92.289263                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.008485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.016479                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      6060                       # Number of tag accesses
system.l2.tags.data_accesses                     6060                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571122                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       540                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   34560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1237.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      27868554                       # Total gap between requests
system.mem_ctrls.avgGap                      51608.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        24448                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 875523405.281818389893                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 362127481.765778303146                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          382                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          158                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      9274419                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      4498134                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24278.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28469.20                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        24448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         34560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        24448                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          382                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          158                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            540                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    875523405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    362127482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1237650887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    875523405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    875523405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    875523405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    362127482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1237650887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  540                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           56                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           60                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           44                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            7                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3647553                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2700000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           13772553                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6754.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25504.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 429                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.44                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   321.900990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   217.167606                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   296.818649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           21     20.79%     20.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           29     28.71%     49.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           25     24.75%     74.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            3      2.97%     77.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      4.95%     82.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            5      4.95%     87.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      1.98%     89.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.98%     91.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            9      8.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          101                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 34560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1237.650887                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.67                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          285600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          129030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1899240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     11893050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       708000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      16758840                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   600.161840                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1730302                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     25413566                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          506940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1956360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1843920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     11834910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       756960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      17153355                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   614.290076                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1873465                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF       780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     25270403                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                473                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           473                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1080                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1080                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        34560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   34560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 540                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              864714                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2874203                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              67                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           416                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          936                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          352                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        11200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  44480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              591                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043993                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.205254                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    565     95.60%     95.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     26      4.40%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                591                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     27923868                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              57204                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             78497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             33199                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
