
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003542                       # Number of seconds simulated
sim_ticks                                  3542080566                       # Number of ticks simulated
final_tick                               533106460503                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 152136                       # Simulator instruction rate (inst/s)
host_op_rate                                   201907                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278884                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906048                       # Number of bytes of host memory used
host_seconds                                 12700.89                       # Real time elapsed on the host
sim_insts                                  1932256033                       # Number of instructions simulated
sim_ops                                    2564393741                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        80768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       141824                       # Number of bytes read from this memory
system.physmem.bytes_read::total               225792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       110720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            110720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1108                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1764                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             865                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  865                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361370                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22802418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       542054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40039744                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63745586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       542054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             903424                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31258465                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31258465                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31258465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361370                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22802418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       542054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40039744                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95004050                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8494199                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109997                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553216                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202787                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1268429                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315264                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8880                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17043775                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109997                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660040                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083875                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        654442                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564747                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79908                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8393435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.496442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4733395     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365211      4.35%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318019      3.79%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342509      4.08%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301963      3.60%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155700      1.86%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102741      1.22%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269023      3.21%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1804874     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8393435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366132                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.006519                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3370500                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       610874                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3478665                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56213                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877174                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507102                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1253                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20214229                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877174                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537925                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         261159                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73731                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363495                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279943                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19524633                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          447                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        176012                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76435                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           36                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27101514                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91018263                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91018263                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10294527                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1749                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740337                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1940261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007899                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25964                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       360221                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18410534                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14765563                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28292                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6135959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18771019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          148                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8393435                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759180                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2973039     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1773088     21.12%     56.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1215947     14.49%     71.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765901      9.13%     80.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       744650      8.87%     89.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445575      5.31%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335363      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74751      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65121      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8393435                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108218     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21496     13.75%     82.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26592     17.01%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12139165     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200317      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578567     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       845917      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14765563                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.738311                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156311                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010586                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38109162                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24549960                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14350108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14921874                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26909                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711058                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227999                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877174                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         188300                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15880                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18413878                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1940261                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007899                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1746                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122317                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115185                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237502                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14507259                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258302                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2308455                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056433                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            823042                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707902                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14364745                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14350108                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357017                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26125632                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.689401                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358155                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6174903                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204928                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7516261                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628380                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173126                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2991116     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040984     27.15%     66.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834733     11.11%     78.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427829      5.69%     83.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369053      4.91%     88.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182053      2.42%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201498      2.68%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102035      1.36%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366960      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7516261                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366960                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25563531                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37706606                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 100764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.849420                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.849420                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.177274                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.177274                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65507266                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19673722                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18965721                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8494199                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3096580                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2703229                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       197931                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1530987                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1479378                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          223507                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6379                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3628654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17208529                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3096580                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1702885                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3548695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         971131                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        395532                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1788790                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79077                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8344982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.378414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.177968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4796287     57.48%     57.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          177593      2.13%     59.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          325450      3.90%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          305165      3.66%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          490574      5.88%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          506278      6.07%     79.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          122832      1.47%     80.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           93270      1.12%     81.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1527533     18.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8344982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364552                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025915                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3745505                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       382592                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3431406                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14165                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        771313                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       341632                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          770                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19275334                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        771313                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3906463                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         121771                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45039                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3282687                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       217708                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18751639                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         75565                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        85738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24939081                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85392774                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85392774                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16169069                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8770008                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2226                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1090                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           590954                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2854679                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       631048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10539                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210416                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17739432                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14936619                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19942                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5364670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14773469                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8344982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.789892                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.842133                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2882834     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1562223     18.72%     53.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1354419     16.23%     69.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       834479     10.00%     79.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       868883     10.41%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       510856      6.12%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228508      2.74%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60979      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41801      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8344982                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59625     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18982     21.17%     87.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11068     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11736352     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119156      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1091      0.01%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2543316     17.03%     96.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       536704      3.59%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14936619                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758449                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              89675                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006004                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38327837                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23106332                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14451761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15026294                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        36799                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       823894                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       154130                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        771313                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          63778                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5575                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17741616                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22434                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2854679                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       631048                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1090                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3146                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105465                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       222320                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14657801                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2443463                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278818                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2966789                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2213447                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523326                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725625                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14467774                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14451761                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8886872                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21785664                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701368                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407923                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10822155                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12318177                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5423518                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2180                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198263                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7573669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626448                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.316503                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3462146     45.71%     45.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1621463     21.41%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       898681     11.87%     78.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       307879      4.07%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       295219      3.90%     86.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       123365      1.63%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       323466      4.27%     92.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94382      1.25%     94.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       447068      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7573669                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10822155                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12318177                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2507703                       # Number of memory references committed
system.switch_cpus1.commit.loads              2030785                       # Number of loads committed
system.switch_cpus1.commit.membars               1090                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1925683                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10760439                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168332                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       447068                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24868296                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36255370                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 149217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10822155                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12318177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10822155                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.784890                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.784890                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.274064                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.274064                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67751556                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18974063                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19815721                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2180                       # number of misc regfile writes
system.l20.replacements                           641                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          959729                       # Total number of references to valid blocks.
system.l20.sampled_refs                         33409                       # Sample count of references to valid blocks.
system.l20.avg_refs                         28.726660                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        12576.929675                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975356                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   339.419479                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.880917                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19836.794573                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.383817                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000304                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.010358                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000149                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.605371                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9167                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9167                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            3773                       # number of Writeback hits
system.l20.Writeback_hits::total                 3773                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9167                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9167                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9167                       # number of overall hits
system.l20.overall_hits::total                   9167                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          631                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  641                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          631                       # number of demand (read+write) misses
system.l20.demand_misses::total                   641                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          631                       # number of overall misses
system.l20.overall_misses::total                  641                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       767965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     56889379                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       57657344                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       767965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     56889379                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        57657344                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       767965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     56889379                       # number of overall miss cycles
system.l20.overall_miss_latency::total       57657344                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9798                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9808                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         3773                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             3773                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9798                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9808                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9798                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9808                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.064401                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.065355                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.064401                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.065355                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.064401                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.065355                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 90157.494453                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89949.054602                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 90157.494453                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89949.054602                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76796.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 90157.494453                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89949.054602                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 485                       # number of writebacks
system.l20.writebacks::total                      485                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          631                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             641                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          631                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              641                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          631                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             641                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       693962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     52198536                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     52892498                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       693962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     52198536                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     52892498                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       693962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     52198536                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     52892498                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.064401                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.065355                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.064401                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.065355                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.064401                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.065355                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82723.511886                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82515.597504                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82723.511886                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82515.597504                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69396.200000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82723.511886                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82515.597504                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1123                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          219588                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33891                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.479242                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         7056.881946                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.936471                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   595.104656                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             4.536499                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25096.540429                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.215359                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000456                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.018161                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000138                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.765886                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4235                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4235                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1582                       # number of Writeback hits
system.l21.Writeback_hits::total                 1582                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4235                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4235                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4235                       # number of overall hits
system.l21.overall_hits::total                   4235                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1108                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1123                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1108                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1123                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1108                       # number of overall misses
system.l21.overall_misses::total                 1123                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1657417                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     92810232                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       94467649                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1657417                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     92810232                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        94467649                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1657417                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     92810232                       # number of overall miss cycles
system.l21.overall_miss_latency::total       94467649                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5343                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5358                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1582                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1582                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5343                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5358                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5343                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5358                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.207374                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.209593                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.207374                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.209593                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.207374                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.209593                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83763.747292                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 84120.791630                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83763.747292                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 84120.791630                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 110494.466667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83763.747292                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 84120.791630                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 380                       # number of writebacks
system.l21.writebacks::total                      380                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1108                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1123                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1108                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1123                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1108                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1123                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     84156575                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     85696558                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     84156575                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     85696558                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1539983                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     84156575                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     85696558                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.207374                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.209593                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.207374                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.209593                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.207374                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.209593                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75953.587545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76310.381122                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75953.587545                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76310.381122                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 102665.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75953.587545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76310.381122                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975335                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572397                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821040.721818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975335                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564736                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564736                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564736                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564736                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       931286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       931286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       931286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       931286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       931286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564747                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564747                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564747                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564747                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564747                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84662.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84662.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84662.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       777965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       777965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       777965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77796.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77796.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9798                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469184                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10054                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17353.211060                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.877888                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.122112                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897960                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102040                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167418                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167418                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1669                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944095                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944095                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944095                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944095                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37407                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37422                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37422                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37422                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37422                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1021850508                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1021850508                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       546198                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       546198                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1022396706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1022396706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1022396706                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1022396706                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204825                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1669                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031048                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031048                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018886                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018886                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018886                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018886                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27317.093271                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27317.093271                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36413.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36413.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27320.739298                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27320.739298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27320.739298                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27320.739298                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3773                       # number of writebacks
system.cpu0.dcache.writebacks::total             3773                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27609                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27624                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9798                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9798                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9798                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9798                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9798                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9798                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    146696714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    146696714                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    146696714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    146696714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    146696714                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    146696714                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008132                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004945                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004945                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004945                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004945                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14972.107981                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14972.107981                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14972.107981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14972.107981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14972.107981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14972.107981                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.936434                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913254764                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1684971.889299                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.936434                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023937                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868488                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1788774                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1788774                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1788774                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1788774                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1788774                       # number of overall hits
system.cpu1.icache.overall_hits::total        1788774                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1825187                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1825187                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1825187                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1825187                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1825187                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1825187                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1788790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1788790                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1788790                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1788790                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1788790                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1788790                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 114074.187500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 114074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 114074.187500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 114074.187500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1684431                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1684431                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1684431                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1684431                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 112295.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 112295.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5343                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207661422                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5599                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              37089.019825                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.362224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.637776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786571                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213429                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2215301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2215301                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474737                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474737                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1090                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1090                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1090                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2690038                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2690038                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2690038                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2690038                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15244                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15244                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15244                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15244                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15244                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    728436986                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    728436986                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    728436986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    728436986                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    728436986                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    728436986                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2230545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2230545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474737                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2705282                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2705282                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2705282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2705282                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006834                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006834                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005635                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005635                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005635                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005635                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47785.160457                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47785.160457                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47785.160457                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47785.160457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 47785.160457                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47785.160457                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1582                       # number of writebacks
system.cpu1.dcache.writebacks::total             1582                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9901                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9901                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9901                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9901                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9901                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5343                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5343                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5343                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122675877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122675877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122675877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122675877                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122675877                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122675877                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001975                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001975                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22960.111735                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22960.111735                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22960.111735                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22960.111735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22960.111735                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22960.111735                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
