# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"stimuli_func_synth.v" \
"../../../../../Computer_Architecture_V_1.srcs/sim_1/new/stimuli.v" \

# Do not sort compile order
nosort
