<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Network Processors: Architecture and Design</AwardTitle>
<AwardEffectiveDate>09/01/2002</AwardEffectiveDate>
<AwardExpirationDate>02/28/2005</AwardExpirationDate>
<AwardTotalIntnAmount>250000.00</AwardTotalIntnAmount>
<AwardAmount>265000</AwardAmount>
<AwardInstrument>
<Value>Continuing grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Pratibha Varma-Nelson</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Two forces have exacerbated problems associated with packet processing. First, demands for higher bandwidth and line rates challenge our abilities to perform real-time packet processing. Second, more complex functional requirements and services are being defined that significantly increase packet computational demand. &lt;br/&gt;&lt;br/&gt;In response, modern routers are being equipped with Network Processors (NPs) that include both general-purpose multiprocessing and special hardware capabilities. NPs push the envelope of our design capabilities. This research aims at quantifying NP design and at developing a performance driven methodology that is cognizant of both physical constraints (e.g., area, power) and the computational requirements of packet applications.&lt;br/&gt;&lt;br/&gt;Principal architectural approaches (parallelism, pipelining, instruction specialization) are investigated and design procedures for exploiting these architectural paradigms are developed. The NP architecture models along with associated benchmarking lead to a coherent NP design methodology and extend our understanding of real-time computer design.&lt;br/&gt;&lt;br/&gt;The research directly benefits the rapidly expanding area of NP and router design, and network performance. The techniques utilized are those of classical computer architecture, including the formalization of the design constraints, development of design models, and the use of benchmarks for quantitative model parameterization. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>09/05/2002</MinAmdLetterDate>
<MaxAmdLetterDate>07/18/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0217334</AwardID>
<Investigator>
<FirstName>Mark</FirstName>
<LastName>Franklin</LastName>
<EmailAddress>jbf@cse.wustl.edu</EmailAddress>
<StartDate>09/05/2002</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Jonathan</FirstName>
<LastName>Turner</LastName>
<EmailAddress>jon.turner@wustl.edu</EmailAddress>
<StartDate>09/05/2002</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Washington University</Name>
<CityName>Saint Louis</CityName>
<ZipCode>631304862</ZipCode>
<PhoneNumber>3147474134</PhoneNumber>
<StreetAddress>CAMPUS BOX 1054</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Missouri</StateName>
<StateCode>MO</StateCode>
</Institution>
<ProgramElement>
<Code>1640</Code>
<Text>Information Technology Researc</Text>
</ProgramElement>
<ProgramElement>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramElement>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>1659</Code>
<Text>HIGH END COMPUTING</Text>
</ProgramReference>
<ProgramReference>
<Code>1686</Code>
<Text>ITR SMALL GRANTS</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
