{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 10:45:53 2019 " "Info: Processing started: Thu Oct 03 10:45:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mem2 -c mem2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mem2 -c mem2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "mem2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design mem2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Critical Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[7\] " "Info: Pin DATA\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[6\] " "Info: Pin DATA\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Info: Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Info: Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Info: Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Info: Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Info: Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Info: Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 1032 1112 1288 1048 "DATA\[7..0\]" "" } { 280 1136 1208 296 "DATA\[7..0\]" "" } { 264 624 704 280 "DATA\[7..0\]" "" } { 1024 1016 1112 1040 "DATA\[7..0\]" "" } { 936 432 496 952 "DATA\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad\[4\] " "Info: Pin ad\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ad[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -32 1160 1336 -16 "ad\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 193 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad\[3\] " "Info: Pin ad\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ad[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -32 1160 1336 -16 "ad\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 194 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad\[2\] " "Info: Pin ad\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ad[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -32 1160 1336 -16 "ad\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 195 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad\[1\] " "Info: Pin ad\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ad[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -32 1160 1336 -16 "ad\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 196 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad\[0\] " "Info: Pin ad\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ad[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { -32 1160 1336 -16 "ad\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ad[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[7\] " "Info: Pin DATA_END\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[6\] " "Info: Pin DATA_END\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[5\] " "Info: Pin DATA_END\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[4\] " "Info: Pin DATA_END\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[3\] " "Info: Pin DATA_END\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[2\] " "Info: Pin DATA_END\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[1\] " "Info: Pin DATA_END\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_END\[0\] " "Info: Pin DATA_END\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_END[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 336 1424 1602 352 "DATA_END\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_END[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[7\] " "Info: Pin o1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[7] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[6\] " "Info: Pin o1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[6] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[5\] " "Info: Pin o1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[5] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[4\] " "Info: Pin o1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[3\] " "Info: Pin o1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[2\] " "Info: Pin o1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[1\] " "Info: Pin o1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o1\[0\] " "Info: Pin o1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { o1[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 216 1224 1400 232 "o1\[7..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { o1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress1\[4\] " "Info: Pin adress1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress1[4] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 64 -8 160 80 "adress1\[4..0\]" "" } { 56 160 234 72 "adress1\[4..0\]" "" } { 72 592 704 88 "adress1\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress1\[3\] " "Info: Pin adress1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress1[3] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 64 -8 160 80 "adress1\[4..0\]" "" } { 56 160 234 72 "adress1\[4..0\]" "" } { 72 592 704 88 "adress1\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress1\[2\] " "Info: Pin adress1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress1[2] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 64 -8 160 80 "adress1\[4..0\]" "" } { 56 160 234 72 "adress1\[4..0\]" "" } { 72 592 704 88 "adress1\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress1\[1\] " "Info: Pin adress1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress1[1] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 64 -8 160 80 "adress1\[4..0\]" "" } { 56 160 234 72 "adress1\[4..0\]" "" } { 72 592 704 88 "adress1\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress1\[0\] " "Info: Pin adress1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { adress1[0] } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 64 -8 160 80 "adress1\[4..0\]" "" } { 56 160 234 72 "adress1\[4..0\]" "" } { 72 592 704 88 "adress1\[4..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 32 -8 160 48 "clk" "" } { 24 160 232 40 "clk" "" } { 288 248 304 304 "clk" "" } { 304 248 304 320 "clk" "" } { 328 1136 1208 344 "clk" "" } { 344 1136 1208 360 "clk" "" } { 280 624 704 296 "clk" "" } { -64 368 432 -48 "clk" "" } { 592 1080 1152 608 "clk" "" } { 584 568 640 600 "clk" "" } { 584 64 136 600 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { read } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 96 -8 160 112 "read" "" } { 88 160 232 104 "read" "" } { 24 352 512 40 "read" "" } { 576 1080 1152 592 "read" "" } { 680 1096 1232 696 "read" "" } { 672 584 720 688 "read" "" } { 568 568 640 584 "read" "" } { 672 80 216 688 "read" "" } { 568 64 136 584 "read" "" } { 472 1200 1328 488 "read" "" } { 464 288 352 480 "read" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { write } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 80 -8 160 96 "write" "" } { 72 160 232 88 "write" "" } { 448 928 992 464 "write" "" } { 312 624 704 328 "write" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rom_ram " "Info: Pin rom_ram not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { rom_ram } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 48 -8 160 64 "rom_ram" "" } { 40 160 232 56 "rom_ram" "" } { 448 288 352 464 "rom_ram" "" } { 448 1176 1264 464 "rom_ram" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wren " "Info: Pin wren not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { wren } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 144 936 1104 160 "wren" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_r3i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_r3i.tdf" 53 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_r3i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_r3i.tdf" 53 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node buffer:inst4\|lpm_counter_to_write:inst8\|lpm_counter:lpm_counter_component\|cntr_r3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_r3i.tdf" "" { Text "d:/altera/quartus/lab3_2/db/cntr_r3i.tdf" 53 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_counter_to_write:inst8|lpm_counter:lpm_counter_component|cntr_r3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 32 -8 160 48 "clk" "" } { 24 160 232 40 "clk" "" } { 288 248 304 304 "clk" "" } { 304 248 304 320 "clk" "" } { 328 1136 1208 344 "clk" "" } { 344 1136 1208 360 "clk" "" } { 280 624 704 296 "clk" "" } { -64 368 432 -48 "clk" "" } { 592 1080 1152 608 "clk" "" } { 584 568 640 600 "clk" "" } { 584 64 136 600 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode19w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 31 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode19w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode30w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 33 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode30w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode41w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 34 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode52w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 35 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode63w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 36 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode63w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\]  " "Info: Automatically promoted node buffer:inst4\|lpm_decode_6:inst7\|lpm_decode:lpm_decode_component\|decode_u7f:auto_generated\|w_anode74w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/decode_u7f.tdf" "" { Text "d:/altera/quartus/lab3_2/db/decode_u7f.tdf" 37 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_decode_6:inst7|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode74w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "read (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node read (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { read } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 96 -8 160 112 "read" "" } { 88 160 232 104 "read" "" } { 24 352 512 40 "read" "" } { 576 1080 1152 592 "read" "" } { 680 1096 1232 696 "read" "" } { 672 584 720 688 "read" "" } { 568 568 640 584 "read" "" } { 672 80 216 688 "read" "" } { 568 64 136 584 "read" "" } { 472 1200 1328 488 "read" "" } { 464 288 352 480 "read" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write (placed in PIN M2 (CLK11p, Input)) " "Info: Automatically promoted node write (placed in PIN M2 (CLK11p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~8" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]~9" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[7]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]~10" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[6]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]~11" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[5]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]~13" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[3]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]~14" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[2]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]~15" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[1]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16 " "Info: Destination node lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]~16" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { write } } } { "result.bdf" "" { Schematic "d:/altera/quartus/lab3_2/result.bdf" { { 80 -8 160 96 "write" "" } { 72 160 232 88 "write" "" } { 448 928 992 464 "write" "" } { 312 624 704 328 "write" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_dff_to_ram_dealay:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node lpm_dff_to_ram_dealay:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_to_ram_dealay:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "d:/altera/quartus/lab3_2/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 7 29 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 7 input, 29 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 43 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.721 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer:inst4\|lpm_dff_1:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LAB_X14_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y8; Fanout = 1; REG Node = 'buffer:inst4\|lpm_dff_1:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer:inst4|lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.154 ns) 0.777 ns buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w4_n0_mux_dataout~0 2 COMB LAB_X15_Y9 1 " "Info: 2: + IC(0.623 ns) + CELL(0.154 ns) = 0.777 ns; Loc. = LAB_X15_Y9; Fanout = 1; COMB Node = 'buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w4_n0_mux_dataout~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { buffer:inst4|lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4] buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "d:/altera/quartus/lab3_2/db/mux_5oc.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.378 ns) 1.551 ns buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w4_n0_mux_dataout~1 3 COMB LAB_X15_Y8 1 " "Info: 3: + IC(0.396 ns) + CELL(0.378 ns) = 1.551 ns; Loc. = LAB_X15_Y8; Fanout = 1; COMB Node = 'buffer:inst4\|lpm_mux_6:inst9\|lpm_mux:lpm_mux_component\|mux_5oc:auto_generated\|l3_w4_n0_mux_dataout~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~0 buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_5oc.tdf" "" { Text "d:/altera/quartus/lab3_2/db/mux_5oc.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 2.325 ns lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12 4 COMB LAB_X15_Y9 8 " "Info: 4: + IC(0.620 ns) + CELL(0.154 ns) = 2.325 ns; Loc. = LAB_X15_Y9; Fanout = 8; COMB Node = 'lpm_bustri_rom:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]~12'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~1 lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[4]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.134 ns) 2.721 ns lpm_ram_dq_6:inst3\|altsyncram:altsyncram_component\|altsyncram_0fc1:auto_generated\|ram_block1a4~porta_datain_reg0 5 MEM M512_X16_Y9 1 " "Info: 5: + IC(0.262 ns) + CELL(0.134 ns) = 2.721 ns; Loc. = M512_X16_Y9; Fanout = 1; MEM Node = 'lpm_ram_dq_6:inst3\|altsyncram:altsyncram_component\|altsyncram_0fc1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[4]~12 lpm_ram_dq_6:inst3|altsyncram:altsyncram_component|altsyncram_0fc1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_0fc1.tdf" "" { Text "d:/altera/quartus/lab3_2/db/altsyncram_0fc1.tdf" 121 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.820 ns ( 30.14 % ) " "Info: Total cell delay = 0.820 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 69.86 % ) " "Info: Total interconnect delay = 1.901 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.721 ns" { buffer:inst4|lpm_dff_1:inst2|lpm_ff:lpm_ff_component|dffs[4] buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~0 buffer:inst4|lpm_mux_6:inst9|lpm_mux:lpm_mux_component|mux_5oc:auto_generated|l3_w4_n0_mux_dataout~1 lpm_bustri_rom:inst7|lpm_bustri:lpm_bustri_component|dout[4]~12 lpm_ram_dq_6:inst3|altsyncram:altsyncram_component|altsyncram_0fc1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "29 " "Warning: Found 29 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[7\] 0 " "Info: Pin \"DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[6\] 0 " "Info: Pin \"DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[5\] 0 " "Info: Pin \"DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[4\] 0 " "Info: Pin \"DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[3\] 0 " "Info: Pin \"DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[2\] 0 " "Info: Pin \"DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[1\] 0 " "Info: Pin \"DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA\[0\] 0 " "Info: Pin \"DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[4\] 0 " "Info: Pin \"ad\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[3\] 0 " "Info: Pin \"ad\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[2\] 0 " "Info: Pin \"ad\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[1\] 0 " "Info: Pin \"ad\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ad\[0\] 0 " "Info: Pin \"ad\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[7\] 0 " "Info: Pin \"DATA_END\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[6\] 0 " "Info: Pin \"DATA_END\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[5\] 0 " "Info: Pin \"DATA_END\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[4\] 0 " "Info: Pin \"DATA_END\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[3\] 0 " "Info: Pin \"DATA_END\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[2\] 0 " "Info: Pin \"DATA_END\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[1\] 0 " "Info: Pin \"DATA_END\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_END\[0\] 0 " "Info: Pin \"DATA_END\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[7\] 0 " "Info: Pin \"o1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[6\] 0 " "Info: Pin \"o1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[5\] 0 " "Info: Pin \"o1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[4\] 0 " "Info: Pin \"o1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[3\] 0 " "Info: Pin \"o1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[2\] 0 " "Info: Pin \"o1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[1\] 0 " "Info: Pin \"o1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "o1\[0\] 0 " "Info: Pin \"o1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 10:45:56 2019 " "Info: Processing ended: Thu Oct 03 10:45:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
