# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_p2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/ECEN5863/Project 3/Submission/lab5_p2/modulo_k_counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:46 on Nov 15,2023
# vcom -reportprogress 300 -93 -work work C:/ECEN5863/Project 3/Submission/lab5_p2/modulo_k_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mod_counter
# -- Compiling architecture behavioral of mod_counter
# End time: 18:20:47 on Nov 15,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/ECEN5863/Project 3/Submission/lab5_p2/toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:47 on Nov 15,2023
# vcom -reportprogress 300 -93 -work work C:/ECEN5863/Project 3/Submission/lab5_p2/toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity toplevel
# -- Compiling architecture rtl of toplevel
# -- Loading entity mod_counter
# End time: 18:20:47 on Nov 15,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.toplevel -t ms
# vsim -gui -l msim_transcript work.toplevel -t ms 
# Start time: 18:22:04 on Nov 15,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.toplevel(rtl)
# Loading work.mod_counter(behavioral)
add wave -position insertpoint sim:/toplevel/*
force -freeze sim:/toplevel/clock_50 1 0, 0 {10 ms} -r 20
force -freeze sim:/toplevel/reset_n 0 0
run
force -freeze sim:/toplevel/reset_n 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 1000
run 1000000
# End time: 19:47:18 on Nov 15,2023, Elapsed time: 1:25:14
# Errors: 0, Warnings: 0
