

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3'
================================================================
* Date:           Mon Mar 25 12:40:06 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        falcon_hls_clean
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_3  |        ?|        ?|        26|         25|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 25, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln164_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln164_1"   --->   Operation 30 'read' 'zext_ln164_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %tmp"   --->   Operation 31 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_load"   --->   Operation 32 'read' 'a_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvars_iv_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %indvars_iv_i"   --->   Operation 33 'read' 'indvars_iv_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%j1_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %j1_2"   --->   Operation 34 'read' 'j1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln164_1_cast = zext i14 %zext_ln164_1_read"   --->   Operation 35 'zext' 'zext_ln164_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 1024, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %j1_2_read, i64 %j"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [hls_source/my_intt.c:168]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.13ns)   --->   "%icmp_ln165 = icmp_ult  i64 %j_1, i64 %indvars_iv_i_read" [hls_source/my_intt.c:165]   --->   Operation 41 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc36.loopexit.i.exitStub, void %for.inc.split.i" [hls_source/my_intt.c:165]   --->   Operation 42 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %j_1" [hls_source/my_intt.c:168]   --->   Operation 43 'trunc' 'trunc_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln168)   --->   "%shl_ln168 = shl i64 %j_1, i64 1" [hls_source/my_intt.c:168]   --->   Operation 44 'shl' 'shl_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln168 = add i64 %a_load_read, i64 %shl_ln168" [hls_source/my_intt.c:168]   --->   Operation 45 'add' 'add_ln168' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln168, i32 1, i32 63" [hls_source/my_intt.c:168]   --->   Operation 46 'partselect' 'trunc_ln4' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i63 %trunc_ln4" [hls_source/my_intt.c:168]   --->   Operation 47 'sext' 'sext_ln168' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln168" [hls_source/my_intt.c:168]   --->   Operation 48 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.08ns)   --->   "%add_ln169 = add i63 %trunc_ln168, i63 %tmp_read" [hls_source/my_intt.c:169]   --->   Operation 49 'add' 'add_ln169' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %add_ln169, i1 0" [hls_source/my_intt.c:169]   --->   Operation 50 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.08ns)   --->   "%add_ln169_1 = add i64 %a_load_read, i64 %shl_ln1" [hls_source/my_intt.c:169]   --->   Operation 51 'add' 'add_ln169_1' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln169_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln169_1, i32 1, i32 63" [hls_source/my_intt.c:169]   --->   Operation 52 'partselect' 'trunc_ln169_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i63 %trunc_ln169_2" [hls_source/my_intt.c:169]   --->   Operation 53 'sext' 'sext_ln169' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i16 %gmem0, i64 %sext_ln169" [hls_source/my_intt.c:169]   --->   Operation 54 'getelementptr' 'gmem0_addr_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%j_2 = add i64 %j_1, i64 1" [hls_source/my_intt.c:165]   --->   Operation 55 'add' 'j_2' <Predicate = (icmp_ln165)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln165 = store i64 %j_2, i64 %j" [hls_source/my_intt.c:165]   --->   Operation 56 'store' 'store_ln165' <Predicate = (icmp_ln165)> <Delay = 0.42>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 127 'ret' 'ret_ln0' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 57 [7/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 57 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [6/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 58 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [7/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 59 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [5/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 60 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [6/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 61 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [4/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 62 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [5/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 63 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 64 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 65 [4/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 65 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [2/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 66 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 67 [3/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 67 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 68 [1/7] (7.30ns)   --->   "%u_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:168]   --->   Operation 68 'readreq' 'u_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [2/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 69 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%u = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:168]   --->   Operation 70 'read' 'u' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 71 [1/7] (7.30ns)   --->   "%v_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:169]   --->   Operation 71 'readreq' 'v_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 72 [1/1] (7.30ns)   --->   "%v = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:169]   --->   Operation 72 'read' 'v' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i16 %u" [hls_source/my_intt.c:166]   --->   Operation 73 'zext' 'zext_ln166' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i16 %v" [hls_source/my_intt.c:166]   --->   Operation 74 'zext' 'zext_ln166_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln166_2 = zext i16 %v" [hls_source/my_intt.c:166]   --->   Operation 75 'zext' 'zext_ln166_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.85ns)   --->   "%tmp1_1 = sub i17 %zext_ln166, i17 %zext_ln166_2" [hls_source/my_intt.c:176]   --->   Operation 76 'sub' 'tmp1_1' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i17 %tmp1_1" [hls_source/my_intt.c:149]   --->   Operation 77 'sext' 'sext_ln149' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.85ns)   --->   "%add_ln171 = add i17 %zext_ln166, i17 118783" [hls_source/my_intt.c:171]   --->   Operation 78 'add' 'add_ln171' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln171 = sext i17 %add_ln171" [hls_source/my_intt.c:171]   --->   Operation 79 'sext' 'sext_ln171' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.86ns)   --->   "%tmp1 = add i18 %sext_ln171, i18 %zext_ln166_1" [hls_source/my_intt.c:171]   --->   Operation 80 'add' 'tmp1' <Predicate = (icmp_ln165)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %tmp1, i32 17" [hls_source/my_intt.c:172]   --->   Operation 81 'bitselect' 'tmp_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln173_1 = add i16 %u, i16 %v" [hls_source/my_intt.c:173]   --->   Operation 82 'add' 'add_ln173_1' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 83 [1/1] (0.29ns)   --->   "%select_ln173 = select i1 %tmp_1, i16 0, i16 53247" [hls_source/my_intt.c:173]   --->   Operation 83 'select' 'select_ln173' <Predicate = (icmp_ln165)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln173 = add i16 %select_ln173, i16 %add_ln173_1" [hls_source/my_intt.c:173]   --->   Operation 84 'add' 'add_ln173' <Predicate = (icmp_ln165)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 85 [1/1] (7.30ns)   --->   "%gmem0_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [hls_source/my_intt.c:173]   --->   Operation 85 'writereq' 'gmem0_addr_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp1_1, i32 16" [hls_source/my_intt.c:177]   --->   Operation 86 'bitselect' 'tmp_2' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.29ns)   --->   "%select_ln177 = select i1 %tmp_2, i18 12289, i18 0" [hls_source/my_intt.c:177]   --->   Operation 87 'select' 'select_ln177' <Predicate = (icmp_ln165)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (2.39ns) (grouped into DSP with root node tmp2)   --->   "%tmp1_4 = add i18 %select_ln177, i18 %sext_ln149" [hls_source/my_intt.c:177]   --->   Operation 88 'add' 'tmp1_4' <Predicate = (icmp_ln165)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 89 [1/1] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%sext_ln149_1 = sext i18 %tmp1_4" [hls_source/my_intt.c:149]   --->   Operation 89 'sext' 'sext_ln149_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_12 : Operation 90 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 90 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 91 [1/1] (7.30ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem0_addr, i16 %add_ln173, i2 3" [hls_source/my_intt.c:173]   --->   Operation 91 'write' 'write_ln173' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 92 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 92 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 93 [5/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 93 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 94 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 94 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 95 [4/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 95 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 96 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp2 = mul i32 %sext_ln149_1, i32 %zext_ln164_1_cast" [hls_source/my_intt.c:182]   --->   Operation 96 'mul' 'tmp2' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i32 %tmp2" [hls_source/my_intt.c:183]   --->   Operation 97 'trunc' 'trunc_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_15 : Operation 98 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 98 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 99 [3/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 99 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 100 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 100 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 101 [2/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 101 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 102 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 102 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 103 [1/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr" [hls_source/my_intt.c:173]   --->   Operation 103 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln183 = mul i16 %trunc_ln183, i16 12287" [hls_source/my_intt.c:183]   --->   Operation 104 'mul' 'mul_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i16 %mul_ln183" [hls_source/my_intt.c:183]   --->   Operation 105 'zext' 'zext_ln183' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_18 : Operation 106 [3/3] (0.99ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 106 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 0.99>
ST_19 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 107 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 0.64>
ST_20 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node add_ln184)   --->   "%tmp1_3 = mul i30 %zext_ln183, i30 12289" [hls_source/my_intt.c:183]   --->   Operation 108 'mul' 'tmp1_3' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 109 [1/1] (0.00ns) (grouped into DSP with root node add_ln184)   --->   "%zext_ln149 = zext i30 %tmp1_3" [hls_source/my_intt.c:149]   --->   Operation 109 'zext' 'zext_ln149' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_20 : Operation 110 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln184 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:184]   --->   Operation 110 'add' 'add_ln184' <Predicate = (icmp_ln165)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 111 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln184 = add i32 %tmp2, i32 %zext_ln149" [hls_source/my_intt.c:184]   --->   Operation 111 'add' 'add_ln184' <Predicate = (icmp_ln165)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln184, i32 16, i32 31" [hls_source/my_intt.c:149]   --->   Operation 112 'partselect' 'trunc_ln8' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i16 %trunc_ln8" [hls_source/my_intt.c:149]   --->   Operation 113 'zext' 'zext_ln149_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.85ns)   --->   "%tmp2_2 = add i17 %zext_ln149_1, i17 118783" [hls_source/my_intt.c:185]   --->   Operation 114 'add' 'tmp2_2' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln187)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %tmp2_2, i32 16" [hls_source/my_intt.c:186]   --->   Operation 115 'bitselect' 'tmp_3' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln187)   --->   "%select_ln187 = select i1 %tmp_3, i16 0, i16 53247" [hls_source/my_intt.c:187]   --->   Operation 116 'select' 'select_ln187' <Predicate = (icmp_ln165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 117 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln187 = add i16 %select_ln187, i16 %trunc_ln8" [hls_source/my_intt.c:187]   --->   Operation 117 'add' 'add_ln187' <Predicate = (icmp_ln165)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [1/1] (7.30ns)   --->   "%gmem0_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem0_addr_1, i32 1" [hls_source/my_intt.c:187]   --->   Operation 118 'writereq' 'gmem0_addr_1_req' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 119 [1/1] (7.30ns)   --->   "%write_ln187 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem0_addr_1, i16 %add_ln187, i2 3" [hls_source/my_intt.c:187]   --->   Operation 119 'write' 'write_ln187' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 120 [5/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 120 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 121 [4/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 121 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 122 [3/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 122 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 123 [2/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 123 'writeresp' 'gmem0_addr_1_resp' <Predicate = (icmp_ln165)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [hls_source/my_intt.c:160]   --->   Operation 124 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 125 [1/5] (7.30ns)   --->   "%gmem0_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem0_addr_1" [hls_source/my_intt.c:187]   --->   Operation 125 'writeresp' 'gmem0_addr_1_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc.i" [hls_source/my_intt.c:165]   --->   Operation 126 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'store' operation ('store_ln0') of variable 'j1_2_read' on local variable 'j' [15]  (0.427 ns)

 <State 2>: 2.17ns
The critical path consists of the following:
	'load' operation ('j', hls_source/my_intt.c:168) on local variable 'j' [18]  (0 ns)
	'add' operation ('add_ln169', hls_source/my_intt.c:169) [33]  (1.09 ns)
	'add' operation ('add_ln169_1', hls_source/my_intt.c:169) [35]  (1.08 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('u_req', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [30]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('u', hls_source/my_intt.c:168) on port 'gmem0' (hls_source/my_intt.c:168) [31]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus read operation ('v', hls_source/my_intt.c:169) on port 'gmem0' (hls_source/my_intt.c:169) [40]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_req', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [52]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln173', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [53]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [54]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [54]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [54]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [54]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_resp', hls_source/my_intt.c:173) on port 'gmem0' (hls_source/my_intt.c:173) [54]  (7.3 ns)

 <State 19>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('tmp1', hls_source/my_intt.c:183) [63]  (0.996 ns)

 <State 20>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('tmp1', hls_source/my_intt.c:183) [63]  (0 ns)
	'add' operation of DSP[65] ('add_ln184', hls_source/my_intt.c:184) [65]  (0.645 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem0_addr_1_req', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [72]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln187', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [73]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [74]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [74]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [74]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [74]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem0_addr_1_resp', hls_source/my_intt.c:187) on port 'gmem0' (hls_source/my_intt.c:187) [74]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
