NDSummary.OnToolTipsLoaded("SystemVerilogModule:inst_axi_mem_xbar",{51:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype51\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/8/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/8/2\">axixbar #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C_AXI_DATA_WIDTH(<span class=\"SHNumber\">32</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">C_AXI_ADDR_WIDTH(<span class=\"SHNumber\">32</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">C_AXI_ID_WIDTH(<span class=\"SHNumber\">4</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">NM(<span class=\"SHNumber\">3</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">NS(<span class=\"SHNumber\">1</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"6/2/7/3\" data-NarrowGridArea=\"7/1/8/2\" style=\"grid-area:6/2/7/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\">SLAVE_ADDR({{<span class=\"SHNumber\">32\'h90000000</span>}}),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"7/2/8/3\" data-NarrowGridArea=\"8/1/9/2\" style=\"grid-area:7/2/8/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\">SLAVE_MASK({{<span class=\"SHNumber\">32\'hC0000000</span>}})</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"9/1/10/4\" style=\"grid-area:7/4/8/5\">) inst_axi_mem_xbar ( .S_AXI_ACLK(axi_ddr_ctrl_ui_clk), .S_AXI_ARESETN(ddr_rstgen_peripheral_aresetn), .S_AXI_AWID ({s_axi_dma_axixclk_awid, <span class=\"SHNumber\">4\'h0</span>, s_axi_mbus_AWID}), .S_AXI_AWADDR ({s_axi_dma_axixclk_awaddr, s_axi_dma_vga_awaddr, s_axi_mbus_AWADDR}), .S_AXI_AWLEN ({s_axi_dma_axixclk_awlen, s_axi_dma_vga_awlen, s_axi_mbus_AWLEN}), .S_AXI_AWSIZE ({s_axi_dma_axixclk_awsize, s_axi_dma_vga_awsize, s_axi_mbus_AWSIZE}), .S_AXI_AWBURST ({s_axi_dma_axixclk_awburst, s_axi_dma_vga_awburst, s_axi_mbus_AWBURST}), .S_AXI_AWLOCK ({s_axi_dma_axixclk_awlock, <span class=\"SHNumber\">4\'h0</span>, s_axi_mbus_AWLOCK}), .S_AXI_AWCACHE ({s_axi_dma_axixclk_awcache, s_axi_dma_vga_awcache, s_axi_mbus_AWCACHE}), .S_AXI_AWPROT ({s_axi_dma_axixclk_awprot, s_axi_dma_vga_awprot, s_axi_mbus_AWPROT}), .S_AXI_AWQOS ({s_axi_dma_axixclk_awqos, <span class=\"SHNumber\">4\'h0</span>, s_axi_mbus_AWQOS}), .S_AXI_AWVALID ({s_axi_dma_axixclk_awvalid, s_axi_dma_vga_awvalid, s_axi_mbus_AWVALID}), .S_AXI_AWREADY ({s_axi_dma_axixclk_awready, s_axi_dma_vga_awready, s_axi_mbus_AWREADY}), .S_AXI_WDATA ({s_axi_dma_axixclk_wdata, s_axi_dma_vga_wdata, s_axi_mbus_WDATA}), .S_AXI_WSTRB ({s_axi_dma_axixclk_wstrb, s_axi_dma_vga_wstrb, s_axi_mbus_WSTRB}), .S_AXI_WLAST ({s_axi_dma_axixclk_wlast, s_axi_dma_vga_wlast, s_axi_mbus_WLAST}), .S_AXI_WVALID ({s_axi_dma_axixclk_wvalid, s_axi_dma_vga_wvalid, s_axi_mbus_WVALID}), .S_AXI_WREADY ({s_axi_dma_axixclk_wready, s_axi_dma_vga_wready, s_axi_mbus_WREADY}), .S_AXI_BID ({s_axi_dma_axixclk_bid, s_axi_dma_vga_bid, s_axi_mbus_BID}), .S_AXI_BRESP ({s_axi_dma_axixclk_bresp, s_axi_dma_vga_bresp, s_axi_mbus_BRESP}), .S_AXI_BVALID ({s_axi_dma_axixclk_bvalid, s_axi_dma_vga_bvalid, s_axi_mbus_BVALID}), .S_AXI_BREADY ({s_axi_dma_axixclk_bready, s_axi_dma_vga_bready, s_axi_mbus_BREADY}), .S_AXI_ARID ({s_axi_dma_axixclk_arid, <span class=\"SHNumber\">4\'h0</span>, s_axi_mbus_ARID}), .S_AXI_ARADDR ({s_axi_dma_axixclk_araddr, s_axi_dma_vga_araddr, s_axi_mbus_ARADDR}), .S_AXI_ARLEN ({s_axi_dma_axixclk_arlen, s_axi_dma_vga_arlen, s_axi_mbus_ARLEN}), .S_AXI_ARSIZE ({s_axi_dma_axixclk_arsize, s_axi_dma_vga_arsize, s_axi_mbus_ARSIZE}), .S_AXI_ARBURST ({s_axi_dma_axixclk_arburst, s_axi_dma_vga_arburst, s_axi_mbus_ARBURST}), .S_AXI_ARLOCK ({s_axi_dma_axixclk_arlock, <span class=\"SHNumber\">1\'b0</span>, s_axi_mbus_ARLOCK}), .S_AXI_ARCACHE ({s_axi_dma_axixclk_arcache, s_axi_dma_vga_arcache, s_axi_mbus_ARCACHE}), .S_AXI_ARPROT ({s_axi_dma_axixclk_arprot, s_axi_dma_vga_arprot, s_axi_mbus_ARPROT}), .S_AXI_ARQOS ({s_axi_dma_axixclk_arqos, <span class=\"SHNumber\">4\'h0</span>, s_axi_mbus_ARQOS}), .S_AXI_ARVALID ({s_axi_dma_axixclk_arvalid, s_axi_dma_vga_arvalid, s_axi_mbus_ARVALID}), .S_AXI_ARREADY ({s_axi_dma_axixclk_arready, s_axi_dma_vga_arready, s_axi_mbus_ARREADY}), .S_AXI_RID ({s_axi_dma_axixclk_rid, s_axi_dma_vga_rid, s_axi_mbus_RID}), .S_AXI_RDATA ({s_axi_dma_axixclk_rdata, s_axi_dma_vga_rdata, s_axi_mbus_RDATA}), .S_AXI_RRESP ({s_axi_dma_axixclk_rresp, s_axi_dma_vga_rresp, s_axi_mbus_RRESP}), .S_AXI_RLAST ({s_axi_dma_axixclk_rlast, s_axi_dma_vga_rlast, s_axi_mbus_RLAST}), .S_AXI_RVALID ({s_axi_dma_axixclk_rvalid, s_axi_dma_vga_rvalid, s_axi_mbus_RVALID}), .S_AXI_RREADY ({s_axi_dma_axixclk_rready, s_axi_dma_vga_rready, s_axi_mbus_RREADY}), .M_AXI_AWID(m_axi_ddr_AWID), .M_AXI_AWADDR(m_axi_ddr_AWADDR), .M_AXI_AWLEN(m_axi_ddr_AWLEN), .M_AXI_AWSIZE(m_axi_ddr_AWSIZE), .M_AXI_AWBURST(m_axi_ddr_AWBURST), .M_AXI_AWLOCK(m_axi_ddr_AWLOCK), .M_AXI_AWCACHE(m_axi_ddr_AWCACHE), .M_AXI_AWPROT(m_axi_ddr_AWPROT), .M_AXI_AWQOS(m_axi_ddr_AWQOS), .M_AXI_AWVALID(m_axi_ddr_AWVALID), .M_AXI_AWREADY(m_axi_ddr_AWREADY), .M_AXI_WDATA(m_axi_ddr_WDATA), .M_AXI_WSTRB(m_axi_ddr_WSTRB), .M_AXI_WLAST(m_axi_ddr_WLAST), .M_AXI_WVALID(m_axi_ddr_WVALID), .M_AXI_WREADY(m_axi_ddr_WREADY), .M_AXI_BID(m_axi_ddr_BID), .M_AXI_BRESP(m_axi_ddr_BRESP), .M_AXI_BVALID(m_axi_ddr_BVALID), .M_AXI_BREADY(m_axi_ddr_BREADY), .M_AXI_ARID(m_axi_ddr_ARID), .M_AXI_ARADDR(m_axi_ddr_ARADDR), .M_AXI_ARLEN(m_axi_ddr_ARLEN), .M_AXI_ARSIZE(m_axi_ddr_ARSIZE), .M_AXI_ARBURST(m_axi_ddr_ARBURST), .M_AXI_ARLOCK(m_axi_ddr_ARLOCK), .M_AXI_ARCACHE(m_axi_ddr_ARCACHE), .M_AXI_ARPROT(m_axi_ddr_ARPROT), .M_AXI_ARQOS(m_axi_ddr_ARQOS), .M_AXI_ARVALID(m_axi_ddr_ARVALID), .M_AXI_ARREADY(m_axi_ddr_ARREADY), .M_AXI_RID(m_axi_ddr_RID), .M_AXI_RDATA(m_axi_ddr_RDATA), .M_AXI_RRESP(m_axi_ddr_RRESP), .M_AXI_RLAST(m_axi_ddr_RLAST), .M_AXI_RVALID(m_axi_ddr_RVALID), .M_AXI_RREADY(m_axi_ddr_RREADY) )</div></div></div></div><div class=\"TTSummary\">AXI Crossbar .. IBUS/DBUS @ 0x90000000 plus 2 dma cores. single Large RAM slave, 0xC0000000 is 1 GB mask (0x40000000 twos compliment).</div></div>"});