/* bench 38.0.0 5721882e3bcc */
/* bench 38.0.1 073af1829856 */
/* bench 38.0.2 ebe4887547b2 */
/* bench 38.0.3 b533d48f90c4 */
/* bench 38.0.4 facc48458e6a */
/* bench 38.0.5 c7baf63cb407 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 */

#ifndef __MACH_TEGRA_IRAMMAP_H
/* bench 22387.0.0 0d5d9e45e284 */
/* bench 22566.2.0 3396676b9a1f */
/* bench 22566.2.1 11931dbf4657 */
/* bench 22566.2.2 fbd9de9aba09 */

/* The first 1K of IRAM is permanently reserved for the CPU reset handler */
#define TEGRA_IRAM_RESET_HANDLER_OFFSET	0
#define TEGRA_IRAM_RESET_HANDLER_SIZE	SZ_1K

/*
 * This area is used for LPx resume vector, only while LPx power state is
 * active. At other times, the AVP may use this area for arbitrary purposes
 */
#define TEGRA_IRAM_LPx_RESUME_AREA	(TEGRA_IRAM_BASE + SZ_4K)

/* bench 24608.1.0 2129ed06dda1 */
/* bench 24608.1.1 061f5f24f8d8 */
/* bench 24608.1.2 e92154bb6d36 */
/* bench 24608.1.3 dceb97274d5e */
/* bench 24608.1.4 2634fffe1bd1 */
/* bench 24608.1.5 18d07f15bf4c */
/* bench 24608.1.6 476fc4e0e5dd */
/* bench 24608.1.7 4917331d828b */
/* bench 24608.1.8 a5def8a1d9a7 */
/* bench 24608.1.9 ff2223e01146 */
/* bench 29338.0.0 3f115c4c9e1c */
/* bench 29338.0.1 68f9fcbd8ca3 */
/* bench 29338.0.2 5bcd67e7a666 */
/* bench 29338.0.3 1255ecc3a0dd */
/* bench 29338.0.4 fa6de40b8ce1 */
/* bench 29338.0.5 983d7710e0ec */
/* bench 29338.0.6 2047f61402f6 */
/* bench 29338.0.7 9756e7751b0e */
/* bench 29338.0.8 da175132b53e */
/* bench 29338.0.9 ee51203732ce */
/* bench 29338.0.10 d7d0dfff1840 */
/* bench 29338.0.11 fc37fa6acd3e */
/* bench 29338.0.12 694c7be9f482 */
/* bench 29338.0.13 54f085bedbce */
/* bench 29338.0.14 db7d9955ddc3 */
/* bench 29338.0.15 6c948739bc62 */
