===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 16.5108 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.4052 ( 13.0%)    3.4052 ( 20.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    2.8461 ( 10.9%)    2.8461 ( 17.2%)    Parse modules
    0.4726 (  1.8%)    0.4726 (  2.9%)    Verify circuit
   13.0940 ( 50.1%)    7.9520 ( 48.2%)  'firrtl.circuit' Pipeline
    0.4508 (  1.7%)    0.4508 (  2.7%)    LowerFIRRTLAnnotations
    2.1852 (  8.4%)    1.0929 (  6.6%)    'firrtl.module' Pipeline
    0.9812 (  3.8%)    0.4924 (  3.0%)      DropName
    1.1999 (  4.6%)    0.6009 (  3.6%)      CSE
    0.0009 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0938 (  0.4%)    0.0469 (  0.3%)    'firrtl.module' Pipeline
    0.0912 (  0.3%)    0.0457 (  0.3%)      LowerCHIRRTLPass
    0.1066 (  0.4%)    0.1066 (  0.6%)    InferWidths
    0.2825 (  1.1%)    0.2825 (  1.7%)    MemToRegOfVec
    0.4607 (  1.8%)    0.4607 (  2.8%)    InferResets
    0.0525 (  0.2%)    0.0525 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0755 (  0.3%)    0.0755 (  0.5%)    WireDFT
    0.3890 (  1.5%)    0.3890 (  2.4%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.5158 (  2.0%)    0.2581 (  1.6%)    'firrtl.module' Pipeline
    0.4992 (  1.9%)    0.2496 (  1.5%)      ExpandWhens
    0.0124 (  0.0%)    0.0067 (  0.0%)      SFCCompat
    0.8492 (  3.3%)    0.8492 (  5.1%)    CheckCombCycles
    0.0536 (  0.2%)    0.0536 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.6412 (  6.3%)    0.8215 (  5.0%)    'firrtl.module' Pipeline
    1.4412 (  5.5%)    0.7260 (  4.4%)      Canonicalizer
    0.1959 (  0.8%)    0.1022 (  0.6%)      InferReadWrite
    0.1303 (  0.5%)    0.1303 (  0.8%)    PrefixModules
    0.0436 (  0.2%)    0.0436 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.2916 (  1.1%)    0.2916 (  1.8%)    Inliner
    1.1269 (  4.3%)    1.1269 (  6.8%)    IMConstProp
    0.0442 (  0.2%)    0.0442 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0441 (  0.2%)    0.0441 (  0.3%)    AddSeqMemPorts
    0.0439 (  0.2%)    0.0439 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1741 (  0.7%)    0.1741 (  1.1%)    CreateSiFiveMetadata
    0.0290 (  0.1%)    0.0290 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.7060 (  2.7%)    0.3530 (  2.1%)    'firrtl.module' Pipeline
    0.2231 (  0.9%)    0.1124 (  0.7%)      DropName
    0.4789 (  1.8%)    0.2404 (  1.5%)      Canonicalizer
    0.5164 (  2.0%)    0.5164 (  3.1%)    IMDeadCodeElim
    0.0444 (  0.2%)    0.0444 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.1149 (  4.3%)    1.1149 (  6.8%)  LowerFIRRTLToHW
    0.0442 (  0.2%)    0.0442 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    (A) circt::firrtl::NLATable
    0.1781 (  0.7%)    0.1781 (  1.1%)  HWMemSimImpl
    4.1139 ( 15.7%)    2.0770 ( 12.6%)  'hw.module' Pipeline
    0.7098 (  2.7%)    0.3604 (  2.2%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    2.7595 ( 10.6%)    1.3845 (  8.4%)    Canonicalizer
    0.5253 (  2.0%)    0.2696 (  1.6%)    CSE
    0.0008 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1103 (  0.4%)    0.0588 (  0.4%)    HWCleanup
    0.3569 (  1.4%)    0.1787 (  1.1%)  'hw.module' Pipeline
    0.0406 (  0.2%)    0.0229 (  0.1%)    HWLegalizeModules
    0.3109 (  1.2%)    0.1586 (  1.0%)    PrettifyVerilog
    0.2109 (  0.8%)    0.2109 (  1.3%)  StripDebugInfoWithPred
    1.2684 (  4.9%)    1.2684 (  7.7%)  ExportVerilog
    0.0044 (  0.0%)    0.0044 (  0.0%)  Rest
   26.1235 (100.0%)   16.5108 (100.0%)  Total

{
  totalTime: 16.542,
  maxMemory: 853897216
}
