{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574199151085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574199151085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 14:32:30 2019 " "Processing started: Tue Nov 19 14:32:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574199151085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199151085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Nano_System -c DE10Nano_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199151085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574199151435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574199151435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR_tc-rtl " "Found design unit 1: Static_pFIR_tc-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158436 ""} { "Info" "ISGN_ENTITY_NAME" "1 Static_pFIR_tc " "Found entity 1: Static_pFIR_tc" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR_pkg " "Found design unit 1: Static_pFIR_pkg" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR_pkg.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Static_pFIR-rtl " "Found design unit 1: Static_pFIR-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158437 ""} { "Info" "ISGN_ENTITY_NAME" "1 Static_pFIR " "Found entity 1: Static_pFIR" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleDualPortRAM_generic-rtl " "Found design unit 1: SimpleDualPortRAM_generic-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158437 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleDualPortRAM_generic " "Found entity 1: SimpleDualPortRAM_generic" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/SimpleDualPortRAM_generic.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiply_And_Sum-rtl " "Found design unit 1: Multiply_And_Sum-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiply_And_Sum " "Found entity 1: Multiply_And_Sum" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Multiply_And_Sum.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Type_Conversion_Inherited_B-rtl " "Found design unit 1: Data_Type_Conversion_Inherited_B-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Type_Conversion_Inherited_B " "Found entity 1: Data_Type_Conversion_Inherited_B" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Data_Type_Conversion_Inherited_B.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B_k_Memory_Block2-rtl " "Found design unit 1: B_k_Memory_Block2-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158449 ""} { "Info" "ISGN_ENTITY_NAME" "1 B_k_Memory_Block2 " "Found entity 1: B_k_Memory_Block2" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_Gen-rtl " "Found design unit 1: Addr_Gen-rtl" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_Gen " "Found entity 1: Addr_Gen" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Addr_Gen.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199158450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199158450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Static_pFIR " "Elaborating entity \"Static_pFIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574199158498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Static_pFIR_tc Static_pFIR_tc:u_Static_pFIR_tc A:rtl " "Elaborating entity \"Static_pFIR_tc\" using architecture \"A:rtl\" for hierarchy \"Static_pFIR_tc:u_Static_pFIR_tc\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "u_Static_pFIR_tc" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 162 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199158510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Addr_Gen Addr_Gen:u_Addr_Gen A:rtl " "Elaborating entity \"Addr_Gen\" using architecture \"A:rtl\" for hierarchy \"Addr_Gen:u_Addr_Gen\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "u_Addr_Gen" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 171 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199158513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SimpleDualPortRAM_generic SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer A:rtl " "Elaborating entity \"SimpleDualPortRAM_generic\" using architecture \"A:rtl\" for hierarchy \"SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "u_Input_Data_Circular_Buffer" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 182 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199158517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "B_k_Memory_Block2 B_k_Memory_Block2:u_B_k_Memory_Block2 A:rtl " "Elaborating entity \"B_k_Memory_Block2\" using architecture \"A:rtl\" for hierarchy \"B_k_Memory_Block2:u_B_k_Memory_Block2\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "u_B_k_Memory_Block2" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 195 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199158527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Data_Type_Conversion_Inherited_B B_k_Memory_Block2:u_B_k_Memory_Block2\|Data_Type_Conversion_Inherited_B:u_Data_Type_Conversion_Inherited_B A:rtl " "Elaborating entity \"Data_Type_Conversion_Inherited_B\" using architecture \"A:rtl\" for hierarchy \"B_k_Memory_Block2:u_B_k_Memory_Block2\|Data_Type_Conversion_Inherited_B:u_Data_Type_Conversion_Inherited_B\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" "u_Data_Type_Conversion_Inherited_B" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/B_k_Memory_Block2.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199164311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Multiply_And_Sum Multiply_And_Sum:u_Multiply_And_Sum A:rtl " "Elaborating entity \"Multiply_And_Sum\" using architecture \"A:rtl\" for hierarchy \"Multiply_And_Sum:u_Multiply_And_Sum\"" {  } { { "../../../../hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" "u_Multiply_And_Sum" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdl_prj/hdlsrc/RAM_test/Static_pFIR.vhd" 208 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199164317 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE10Nano_System.ram0_SimpleDualPortRAM_generic_be096c9b.hdl.mif " "Parameter INIT_FILE set to db/DE10Nano_System.ram0_SimpleDualPortRAM_generic_be096c9b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574199220729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574199220729 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574199220729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199220818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"SimpleDualPortRAM_generic:u_Input_Data_Circular_Buffer\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE10Nano_System.ram0_SimpleDualPortRAM_generic_be096c9b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE10Nano_System.ram0_SimpleDualPortRAM_generic_be096c9b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574199220818 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574199220818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qh12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qh12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qh12 " "Found entity 1: altsyncram_qh12" {  } { { "db/altsyncram_qh12.tdf" "" { Text "/home/cb54103/Documents/fpga-open-speech-tools/simulink_models/models/Dynamic_Compression_Model/hdlsrc/AudioMini_Passthrough_FIR_test/de10nano_projects/AudioMini_Passthrough/db/altsyncram_qh12.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574199220851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199220851 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574199221251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574199221940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574199221940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574199222310 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574199222310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574199222310 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574199222310 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574199222310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574199222310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1443 " "Peak virtual memory: 1443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574199222324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 14:33:42 2019 " "Processing ended: Tue Nov 19 14:33:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574199222324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574199222324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574199222324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574199222324 ""}
