Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec  7 14:31:11 2023
| Host         : BingBong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_4bits_timing_summary_routed.rpt -pb add_4bits_timing_summary_routed.pb -rpx add_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : add_4bits
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.431ns  (logic 4.311ns (51.136%)  route 4.120ns (48.864%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           1.756     2.742    X_IBUF[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.152     2.894 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.381    C_1
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.321     3.702 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.877     5.579    Cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         2.853     8.431 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.431    Cout
    V17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.117ns (50.935%)  route 3.966ns (49.065%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           1.756     2.742    X_IBUF[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.152     2.894 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.487     3.381    C_1
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.326     3.707 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.430    S_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         2.654     8.084 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.084    S[3]
    T11                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 4.121ns (51.261%)  route 3.919ns (48.739%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           1.756     2.742    X_IBUF[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I3_O)        0.152     2.894 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     3.344    C_1
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.326     3.670 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.382    S_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         2.658     8.040 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.040    S[2]
    U11                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.249ns  (logic 3.781ns (52.160%)  route 3.468ns (47.840%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           1.756     2.742    X_IBUF[0]
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     2.866 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.577    S_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         2.671     7.249 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.249    S[1]
    U12                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.163ns  (logic 3.773ns (52.672%)  route 3.390ns (47.328%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  X[0] (IN)
                         net (fo=0)                   0.000     0.000    X[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.986     0.986 r  X_IBUF[0]_inst/O
                         net (fo=3, routed)           1.580     2.566    X_IBUF[0]
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     2.690 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.810     4.500    S_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         2.663     7.163 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.163    S[0]
    V12                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.462ns (66.257%)  route 0.745ns (33.743%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V10                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.354     0.591    Cin_IBUF
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.045     0.636 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.027    S_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.180     2.207 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.207    S[0]
    V12                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.443ns (65.041%)  route 0.776ns (34.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  Y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.653    Y_IBUF[3]
    SLICE_X0Y57          LUT5 (Prop_lut5_I0_O)        0.045     0.698 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.048    S_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.170     2.218 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.218    S[3]
    T11                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.468ns (65.485%)  route 0.774ns (34.515%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  X_IBUF[1]_inst/O
                         net (fo=2, routed)           0.417     0.653    X_IBUF[1]
    SLICE_X0Y57          LUT5 (Prop_lut5_I1_O)        0.045     0.698 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.055    S_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.188     2.242 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.242    S[1]
    U12                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.431ns (62.419%)  route 0.861ns (37.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.000    Y[2]
    U14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  Y_IBUF[2]_inst/O
                         net (fo=3, routed)           0.508     0.720    Y_IBUF[2]
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.045     0.765 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.118    S_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.174     2.292 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.292    S[2]
    U11                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.501ns (63.813%)  route 0.851ns (36.187%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.228     0.228 r  Y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.425     0.653    Y_IBUF[3]
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.045     0.698 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.426     1.124    Cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.228     2.352 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.352    Cout
    V17                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------





