 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 50
        -max_paths 50
Design : priority_fsm
Version: U-2022.12-SP7-3
Date   : Fri Feb 28 23:42:41 2025
****************************************

Operating Conditions: NCCOM   Library: tcb018gbwp7ttc
Wire Load Model Mode: segmented

  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.32 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.27 f
  ch_sel_o[8] (out)                        0.00       2.27 f
  data arrival time                                   2.27
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.26 f
  ch_sel_o[8] (out)                        0.00       2.26 f
  data arrival time                                   2.26
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.26 f
  ch_sel_o[8] (out)                        0.00       2.26 f
  data arrival time                                   2.26
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.26 f
  ch_sel_o[8] (out)                        0.00       2.26 f
  data arrival time                                   2.26
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.26 f
  ch_sel_o[8] (out)                        0.00       2.26 f
  data arrival time                                   2.26
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.26 f
  ch_sel_o[8] (out)                        0.00       2.26 f
  data arrival time                                   2.26
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.25 f
  ch_sel_o[8] (out)                        0.00       2.25 f
  data arrival time                                   2.25
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.29 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.24 f
  ch_sel_o[8] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.32 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.24 f
  ch_sel_o[12] (out)                       0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.24 f
  ch_sel_o[12] (out)                       0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.10 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.29 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.54 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.24 f
  ch_sel_o[8] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.92 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.10 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.29 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.54 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.89 r
  U215/ZN (INVD0BWP7T)                     0.14       2.02 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.18 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.24 f
  ch_sel_o[8] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.32 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.24 f
  ch_sel_o[4] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.32 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.24 f
  ch_sel_o[0] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.24 f
  ch_sel_o[12] (out)                       0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.24 f
  ch_sel_o[4] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.57 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.05 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.24 f
  ch_sel_o[0] (out)                        0.00       2.24 f
  data arrival time                                   2.24
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.32 f
  U213/ZN (AOI221D0BWP7T)                  0.22       1.54 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.88 r
  U215/ZN (INVD0BWP7T)                     0.14       2.02 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.17 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.23 f
  ch_sel_o[8] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.13 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.22       1.54 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.88 r
  U215/ZN (INVD0BWP7T)                     0.14       2.02 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.17 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.23 f
  ch_sel_o[8] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.91 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.20 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[8]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[8]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[8]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.22       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.60 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.67 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.75 r
  U209/Z (AO21D0BWP7T)                     0.11       0.86 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.94 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.22       1.53 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.87 r
  U215/ZN (INVD0BWP7T)                     0.14       2.01 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.16 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.23 f
  ch_sel_o[8] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.31 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[9]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[9]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[9]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.19       0.42 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.57 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.64 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.72 r
  U209/Z (AO21D0BWP7T)                     0.11       0.83 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.90 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.09 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.28 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.53 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.87 r
  U215/ZN (INVD0BWP7T)                     0.14       2.01 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.16 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.23 f
  ch_sel_o[8] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.11 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.55 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.03 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U239/ZN (NR3D0BWP7T)                     0.04       2.23 f
  ch_sel_o[12] (out)                       0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[4]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U229/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[4] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[11]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[0]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[11]/E (LHQD1BWP7T)        0.00       0.00 r
  ch_latch_q_reg[11]/Q (LHQD1BWP7T)        0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.23       0.45 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.61 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.68 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.76 r
  U209/Z (AO21D0BWP7T)                     0.11       0.87 r
  U210/ZN (AOI211XD0BWP7T)                 0.06       0.93 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.12 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.30 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.56 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.90 r
  U215/ZN (INVD0BWP7T)                     0.14       2.04 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.19 r
  U225/ZN (NR2XD0BWP7T)                    0.04       2.23 f
  ch_sel_o[0] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: ch_latch_q_reg[9]
              (positive level-sensitive latch)
  Endpoint: ch_sel_o[8]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  priority_fsm       ZeroWireload          tcb018gbwp7ttc

  Point                                    Incr       Path
  -----------------------------------------------------------
  ch_latch_q_reg[9]/E (LHQD1BWP7T)         0.00       0.00 r
  ch_latch_q_reg[9]/Q (LHQD1BWP7T)         0.22       0.22 f
  U194/ZN (NR4D0BWP7T)                     0.19       0.42 r
  U195/ZN (INR2XD0BWP7T)                   0.15       0.57 r
  U196/ZN (IND2D0BWP7T)                    0.07       0.64 f
  U197/ZN (INR2XD0BWP7T)                   0.09       0.72 r
  U209/Z (AO21D0BWP7T)                     0.11       0.83 r
  U210/ZN (AOI211XD0BWP7T)                 0.07       0.90 f
  U211/ZN (IAO21D0BWP7T)                   0.19       1.09 f
  U212/ZN (IAO21D0BWP7T)                   0.19       1.28 f
  U213/ZN (AOI221D0BWP7T)                  0.25       1.53 r
  U214/ZN (IAO21D0BWP7T)                   0.34       1.87 r
  U215/ZN (INVD0BWP7T)                     0.14       2.01 f
  U216/ZN (CKND2D0BWP7T)                   0.15       2.16 r
  U235/ZN (NR3D0BWP7T)                     0.06       2.23 f
  ch_sel_o[8] (out)                        0.00       2.23 f
  data arrival time                                   2.23
  -----------------------------------------------------------
  (Path is unconstrained)


1
