// Seed: 221300036
module module_0;
  assign id_1 = "";
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    output uwire id_8
    , id_15,
    output tri id_9,
    output tri id_10,
    output wor id_11,
    input tri0 id_12,
    input tri id_13
);
  assign (strong1, highz0) id_11 = 1;
  logic [7:0][1  ==  1 'b0] id_16;
  nand primCall (id_10, id_12, id_13, id_15, id_16, id_3, id_4, id_5, id_7);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = "";
endmodule
