INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sources_1/imports/new/EdgeDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EdgeDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sources_1/imports/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sources_1/imports/new/countUD15L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD15L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sources_1/imports/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sources_1/new/trainState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trainState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Isabella Phung/Documents/CSE100/Lab6/Lab6.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
