INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab02/lab02.srcs/sources_1/new/adder_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab02/lab02.srcs/sources_1/new/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/archlabs/lab02/lab02.srcs/sim_1/new/adder_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit_tb
