// Seed: 4294532071
`define pp_10 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output longint id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input logic id_7,
    output logic id_8,
    output id_9
);
  logic id_10 = (1);
  assign id_9 = id_7;
  logic id_11, id_12, id_13, id_14, id_15, id_16;
  type_23(
      .id_0(id_0)
  );
endmodule
