<?xml version="1.0" encoding="utf-8"?>

<device schemaVersion="1.3" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="https://raw.githubusercontent.com/ARM-software/CMSIS_5/develop/CMSIS/Utilities/CMSIS-SVD.xsd">
  <vendor>Canaan</vendor>
  <name>K510</name>
  <version>1.0</version>
  <description>Canaan K510 unofficial SVD file maintained by community</description>

  <addressUnitBits>8</addressUnitBits>
  <width>64</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0x00000000</resetValue>
  <resetMask>0xFFFFFFFF</resetMask>

  <peripherals>

    <peripheral>
      <name>SYSCTL</name>
      <description>System Control</description>
      <groupName>System</groupName>
      <baseAddress>0x97000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x10000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>SYSCTL</name>
        <value>20</value>
      </interrupt>
      <registers>
        <register>
          <dim>4</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>PLL%s_CFG0</name>
          <description>PLL[i] configuration register 0</description>
          <addressOffset>0x0</addressOffset>
          <resetValue>0x0100004F</resetValue>
          <resetMask>0x7F3F1FFFF</resetMask>
          <fields>
            <field>
              <name>WE_pll_out_div</name>
              <description>Write enable for bits [27:24] (pll_out_div)</description>
              <bitRange>[30:30]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_ref_div</name>
              <description>Write enable for bits [21:16] (pll_ref_div)</description>
              <bitRange>[29:29]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_fb_div</name>
              <description>Write enable for bits [12:0] (pll_fb_div)</description>
              <bitRange>[28:28]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>pll_out_div</name>
              <description>PLL[i] VCO output clock post division ratio. It is strongly suggested not to modify this value.</description>
              <bitRange>[27:24]</bitRange>
            </field>
            <field>
              <name>pll_ref_div</name>
              <description>PLL[i] reference clock path division ratio.</description>
              <bitRange>[21:16]</bitRange>
            </field>
            <field>
              <name>pll_fb_div</name>
              <description>PLL[i] feedback path clock division ratio.</description>
              <bitRange>[12:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>PLL%s_CFG1</name>
          <description>PLL[i] configuration register 1</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x00020027</resetValue>
          <resetMask>0x1F0F0FFF</resetMask>
          <fields>
            <field>
              <name>WE_pll_bypass</name>
              <description>Write enable for bit 19 (pll_bypass)</description>
              <bitRange>[28:28]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_test</name>
              <description>Write enable for bit 18 (pll_test)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_ensat</name>
              <description>Write enable for bit 17 (pll_ensat)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_fasten</name>
              <description>Write enable for bit 16 (pll_fasten)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_bwadj</name>
              <description>Write enable for bits [11:0] (pll_bwadj)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>pll_bypass</name>
              <description>PLL[i] bypass mode enable control bit.</description>
              <bitRange>[19:19]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL bypass mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL bypass mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_test</name>
              <description>PLL[i] test mode enable control bit.</description>
              <bitRange>[18:18]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL test mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL test mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ensat</name>
              <description>PLL[i] saturation behavior enable control bit.</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL saturation behavior</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL saturation behavior</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_fasten</name>
              <description>PLL[i] fast locking circuit enable control bit.</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL fast locking circuit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL fast locking circuit</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_bwadj</name>
              <description>PLL[i] bandwidth adjustment parameter.</description>
              <bitRange>[11:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>PLL%s_CTL</name>
          <description>PLL[i] control register</description>
          <addressOffset>0x8</addressOffset>
          <resetValue>0x00003100</resetValue>
          <resetMask>0x0F0FF111</resetMask>
          <fields>
            <field>
              <name>WE_pll_lock_tim</name>
              <description>Write enable for bits [19:12] (pll_lock_tim)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_clk_oe</name>
              <description>Write enable for bit 8 (pll_clk_oe)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_init</name>
              <description>Write enable for bit 4 (pll_init)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_pll_pwrdwn</name>
              <description>Write enable for bit 0 (pll_pwrdwn)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>pll_lock_tim</name>
              <description>The time required for PLL[i] to reach lock state.</description>
              <bitRange>[19:12]</bitRange>
            </field>
            <field>
              <name>pll_clk_oe</name>
              <description>PLL[i] VSO output clock enable control bit.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL VSO output clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL VSO output clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_init</name>
              <description>PLL[i] initialization trigger bit.</description>
              <bitRange>[4:4]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>START</name>
                  <description>Start PLL initialization sequence</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_pwrdwn</name>
              <description>PLL[i] go power-down mode trigger bit.</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OPERATION</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>power_down</name>
                  <description>Put PLL[i] into power-down mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x10</dimIncrement>
          <name>PLL%s_STAT</name>
          <description>PLL[i] status register</description>
          <addressOffset>0xC</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>pll_fsm_stat</name>
              <description>PLL[i] controlling FSM current status</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>POWER_DOWN</name>
                  <description>PLL[i] is in POWER_DOWN mode</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET_PLL</name>
                  <description>PLL[i] is in RESET_PLL mode</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>WAIT_LOCK</name>
                  <description>PLL[i] is in WAIT_LOCK mode</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL_READY</name>
                  <description>PLL[i] is in PLL_READY mode</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_fb_slip</name>
              <description>This is the feedback clock path frequency/phase slip status</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OK</name>
                  <description>PLL working OK</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SLIP</name>
                  <description>There are frequency/phase slip on feedback clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_ref_slip</name>
              <description>This is the reference clock path frequency/phase slip status</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OK</name>
                  <description>PLL working OK</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SLIP</name>
                  <description>There are frequency/phase slip on reference clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll_lock</name>
              <description>PLL[i] current lock status</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_LOCKED</name>
                  <description>PLL[i] not in lock state</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>LOCKED</name>
                  <description>PLL[i] in lock state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_BOOT_CTL</name>
          <description>SoC boot control register</description>
          <addressOffset>0x40</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>otp_bypass</name>
              <description>SoC core otp_bypass pin</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable OTP bypass</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable OTP bypass</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_boot_ctl</name>
              <description>SoC core boot_ctl pin</description>
              <bitRange>[1:0]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Boot mode 0: from UART</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Boot mode 1: from SD</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE2</name>
                  <description>Boot mode 2: from SPI NAND</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE3</name>
                  <description>Boot mode 3: from eMMC</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>RESET_STATUS</name>
          <description>Reset status register</description>
          <addressOffset>0x44</addressOffset>
          <resetValue>0x00000020</resetValue>
          <resetMask>0x0001002F</resetMask>
          <fields>
            <field>
              <name>WE_clear_reset_status</name>
              <description>Write enable for bit 0 (clear_reset_status)</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>offchip_reset_status</name>
              <description>offchip reset status</description>
              <bitRange>[5:5]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_RESET</name>
                  <description>offchip reset doen't occur</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>offchip reset occurs</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wdt1_reset_status</name>
              <description>WDT1 reset status</description>
              <bitRange>[3:3]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_RESET</name>
                  <description>WDT1 reset doen't occur</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>WDT1 reset occurs</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wdt0_reset_status</name>
              <description>WDT0 reset status</description>
              <bitRange>[2:2]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_RESET</name>
                  <description>WDT0 reset doen't occur</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>WDT0 reset occurs</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soft_reset_status</name>
              <description>Soft reset status</description>
              <bitRange>[1:1]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_RESET</name>
                  <description>Soft reset doen't occur</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>Soft reset occurs</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clear_reset_status</name>
              <description>Clear reset status</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_operation</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>Clear all reset status</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>OSC_25M_OFF</name>
          <description>OSC 25M clock off register</description>
          <addressOffset>0x48</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00010001</resetMask>
          <fields>
            <field>
              <name>WE_osc_25m_clock_off</name>
              <description>Write enable for bit 0 (osc_25m_clock_off)</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>osc_25m_clock_off</name>
              <description>osc 25m clock off</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ON</name>
                  <description>25m_osc enable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OFF</name>
                  <description>25m_osc off</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_GLB_RST</name>
          <description>SoC global reset control register</description>
          <addressOffset>0x60</addressOffset>
          <access>write-only</access>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x00010001</resetMask>
          <fields>
            <field>
              <name>WE_SOC_CORE_GLOBAL_RESET</name>
              <description>Write enable for bit 0 (SOC_CORE_GLOBAL_RESET)</description>
              <bitRange>[16:16]</bitRange>
            </field>
            <field>
              <name>SOC_CORE_GLOBAL_RESET</name>
              <description>SoC core global reset</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_operation</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reset</name>
                  <description>Reset SoC core</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_RESET_TIM</name>
          <description>SoC reset timing configuration register</description>
          <addressOffset>0x64</addressOffset>
          <resetValue>0x00060010</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>reset1_time</name>
              <description>The Max allowed time SoC after soc reset assert, then the system will enter Mission state.</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>reset0_time</name>
              <description>The Max allowed time SoC between offchip reset and global reset assert. The time unit here is a cycle of 32KHz clock.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_SLEEP_TIM</name>
          <description>SoC sleep mode timing configuration register</description>
          <addressOffset>0x68</addressOffset>
          <resetValue>0x00000008</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>enter_sleep1_time</name>
              <description>The Max allowed time SoC can stay in NAP mode. If no wakeup event detected, SoC core will then enter SLEEP1 mode. The time unit here is a cycle of 32KHz clock.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_SLEEP_CTL</name>
          <description>SoC sleep mode control register</description>
          <addressOffset>0x6C</addressOffset>
          <resetValue>0x00000060</resetValue>
          <resetMask>0x0F000071</resetMask>
          <fields>
            <field>
              <name>WE_pll3_init_en</name>
              <description>Write enable for bit 6 (pll3_init_en)</description>
              <bitRange>[27:27]</bitRange>
            </field>
            <field>
              <name>WE_pll2_init_en</name>
              <description>Write enable for bit 5 (pll2_init_en)</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>WE_auto_slp_en</name>
              <description>Write enable for bit 4 (auto_slp_en)</description>
              <bitRange>[25:25]</bitRange>
            </field>
            <field>
              <name>WE_core_sleep_req</name>
              <description>Write enable for bit 0 (core_sleep_req)</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>pll3_init_en</name>
              <description>PLL3 auto initialization enable bit.</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL auto initialization</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL auto initialization</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pll2_init_en</name>
              <description>PLL2 auto initialization enable bit.</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable PLL auto initialization</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable PLL auto initialization</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>auto_slp_en</name>
              <description>SoC core auto sleep enable control bit.</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable SoC core auto sleep entering feature</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable SoC core auto sleep entering feature</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core_sleep_req</name>
              <description>SoC core go sleep request bit</description>
              <bitRange>[0:0]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_operation</name>
                  <description>No operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sleep</name>
                  <description>Request SoC core to enter SLEEP mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CLK_STABLE_TIM</name>
          <description>Clock stable timing configuration register</description>
          <addressOffset>0x70</addressOffset>
          <resetValue>0x000A0001</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>pll_stable_time</name>
              <description>The Max allowed time SoC for PLL oscillator stable. The time unit here is a cycle of 32KHz clock.</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>clk_25m_stable_time</name>
              <description>The Max allowed time SoC for 25MHz oscillator stable. The time unit here is a cycle of 32KHz clock.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_WAKUP_TIM</name>
          <description>CPU wake-up timing configuration register</description>
          <addressOffset>0x74</addressOffset>
          <resetValue>0x00000002</resetValue>
          <resetMask>0x0000FFFF</resetMask>
          <fields>
            <field>
              <name>cpu_wakeup_time</name>
              <description>The Max allowed time SoC can stay in WAKECPU mode. Then SoC core will enter Mission mode. The time unit here is a cycle of 32KHz clock.</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_WAKUP_SRC</name>
          <description>SoC wake-up cause status register</description>
          <addressOffset>0x78</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>dslp_wakup_cause</name>
              <description>The cause of SoC waking up from DEEPSLEEP mode.</description>
              <bitRange>[11:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RTC</name>
                  <description>SoC is woken up by RTC generate event</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER</name>
                  <description>SoC is woken up by TIMER generate event</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>SoC is woken up by GPIO key pressing event</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slp1_wakup_cause</name>
              <description>The cause of SoC waking up from SLEEP1 mode.</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RTC</name>
                  <description>SoC is woken up by RTC generate event</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAD</name>
                  <description>SoC is woken up by VAD generate event</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER</name>
                  <description>SoC is woken up by TIMER generate event</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>SoC is woken up by GPIO key pressing event</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>slp0_wakup_cause</name>
              <description>The cause of SoC waking up from SLEEP0 mode.</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RTC</name>
                  <description>SoC is woken up by RTC generate event</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAD</name>
                  <description>SoC is woken up by VAD generate event</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>TIMER</name>
                  <description>SoC is woken up by TIMER generate event</description>
                  <value>0b100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>GPIO</name>
                  <description>SoC is woken up by GPIO key pressing event</description>
                  <value>0b1000</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>CPU_WAKUP_CFG</name>
          <description>CPU wake-up (when SoC core is woken up) configuration register</description>
          <addressOffset>0x7C</addressOffset>
          <resetValue>0x00000003</resetValue>
          <resetMask>03000003</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>m,p</dimIndex>
              <name>WE_soc_wakup_ax25%s_en</name>
              <description>Write enable for bit (soc_wakup_ax25[mp]_en)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>m,p</dimIndex>
              <name>soc_wakup_ax25%s_en</name>
              <description>AX25M/AX25P auto wake-up enable when SoC wakes up.</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Don't wakeup when SoC waks up from SLEEP mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Auto Waking-up when SoC wakes up from SLEEP mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TIMER_PAUSE_CTL</name>
          <description>SoC internal Timer module's timer pause control register</description>
          <addressOffset>0x80</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x003F003F</resetMask>
          <fields>
            <field>
              <dim>6</dim>
              <dimIncrement>1</dimIncrement>
              <name>WE_timer_t%s_pause</name>
              <description>Write enable for bit (timer_t[i]_pause)</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>6</dim>
              <dimIncrement>1</dimIncrement>
              <name>timer_t%s_pause</name>
              <description>SoC Timer module internal timer [i] pause control bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESUME</name>
                  <description>Resume timer [i] counting function</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Pause timer [i] counting function</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT0_RAW</name>
          <description>Sysctl module interrupt 0 raw status register</description>
          <addressOffset>0x90</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x000387FB</resetMask>
          <fields>
            <field>
              <name>pd_usb_pd_raw</name>
              <description>USB power domain go power-off interrupt status bit</description>
              <bitRange>[17:17]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_USB enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pd_raw</name>
              <description>H264 power domain go power-off interrupt status bit</description>
              <bitRange>[16:16]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_H264 enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pd_raw</name>
              <description>DISP power domain go power-off interrupt status bit</description>
              <bitRange>[15:15]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_DISP enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pd_raw</name>
              <description>ISP power domain go power-off interrupt status bit</description>
              <bitRange>[10:10]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_ISP enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pd_raw</name>
              <description>Memory Controller power domain go power-off interrupt status bit</description>
              <bitRange>[9:9]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_MCTL enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pd_raw</name>
              <description>SRAM1 power domain go power-off interrupt status bit</description>
              <bitRange>[8:8]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_RAM1 enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pd_raw</name>
              <description>SRAM0 power domain go power-off interrupt status bit</description>
              <bitRange>[7:7]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_RAM0 enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pd_raw</name>
              <description>Storage power domain go power-off interrupt status bit</description>
              <bitRange>[6:6]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_STOR enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pd_raw</name>
              <description>Peripheral power domain go power-off interrupt status bit</description>
              <bitRange>[5:5]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_PERI enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pd_raw</name>
              <description>Security power domain go power-off interrupt status bit</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_SEC enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pd_raw</name>
              <description>GNNE power domain go power-off interrupt status bit</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_GNNE enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pd_raw</name>
              <description>CPUp (AX25P) power domain go power-off interrupt status bit</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_CPUp enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pd_raw</name>
              <description>CPUM (AX25M) power domain go power-off interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_CPUM enter Power-Off state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT0_EN</name>
          <description>Sysctl module interrupt 0 interrupt enable register</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>pd_usb_pd_ien</name>
              <description>USB power domain go power-off interrupt enable bit</description>
              <bitRange>[17:17]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pd_ien</name>
              <description>H264 power domain go power-off interrupt enable bit</description>
              <bitRange>[16:16]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pd_ien</name>
              <description>DISP power domain go power-off interrupt enable bit</description>
              <bitRange>[15:15]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pd_ien</name>
              <description>ISP power domain go power-off interrupt enable bit</description>
              <bitRange>[10:10]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pd_ien</name>
              <description>Memory Controller power domain go power-off interrupt enable bit</description>
              <bitRange>[9:9]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pd_ien</name>
              <description>SRAM1 power domain go power-off interrupt enable bit</description>
              <bitRange>[8:8]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pd_ien</name>
              <description>SRAM0 power domain go power-off interrupt enable bit</description>
              <bitRange>[7:7]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pd_ien</name>
              <description>Storage power domain go power-off interrupt enable bit</description>
              <bitRange>[6:6]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pd_ien</name>
              <description>Peripheral power domain go power-off interrupt enable bit</description>
              <bitRange>[5:5]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pd_ien</name>
              <description>Security power domain go power-off interrupt enable bit</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pd_ien</name>
              <description>GNNE power domain go power-off interrupt enable bit</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pd_ien</name>
              <description>CPUp (AX25P) power domain go power-off interrupt enable bit</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pd_ien</name>
              <description>CPUm (AX25M) power domain go power-off interrupt enable bit</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT0_STAT</name>
          <description>Sysctl module interrupt 0 interrupt status register</description>
          <addressOffset>0x98</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>pd_usb_pd_stat</name>
              <description>USB power domain go power-off interrupt status bit</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pd_stat</name>
              <description>H264 power domain go power-off interrupt status bit</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pd_stat</name>
              <description>DISP power domain go power-off interrupt status bit</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pd_stat</name>
              <description>ISP power domain go power-off interrupt status bit</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pd_stat</name>
              <description>MCTL power domain go power-off interrupt status bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pd_stat</name>
              <description>SRAM1 power domain go power-off interrupt status bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pd_stat</name>
              <description>SRAM0 power domain go power-off interrupt status bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pd_stat</name>
              <description>STOR power domain go power-off interrupt status bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pd_stat</name>
              <description>Peripheral power domain go power-off interrupt status bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pd_stat</name>
              <description>Security power domain go power-off interrupt status bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pd_stat</name>
              <description>GNNE power domain go power-off interrupt status bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pd_stat</name>
              <description>CPUp (AX25P) power domain go power-off interrupt status bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pd_stat</name>
              <description>CPUm (AX25M) power domain go power-off interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT1_RAW</name>
          <description>Sysctl module interrupt 1 raw status register</description>
          <addressOffset>0xA0</addressOffset>
          <modifiedWriteValues>oneToClear</modifiedWriteValues>
          <fields>
            <field>
              <name>pd_usb_pu_raw</name>
              <description>USB power domain go power-up interrupt status bit</description>
              <bitRange>[17:17]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_USB enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pu_raw</name>
              <description>H264 power domain go power-up interrupt status bit</description>
              <bitRange>[16:16]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_H264 enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pu_raw</name>
              <description>DISP power domain go power-up interrupt status bit</description>
              <bitRange>[15:15]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_DISP enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pu_raw</name>
              <description>ISP power domain go power-up interrupt status bit</description>
              <bitRange>[10:10]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_ISP enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pu_raw</name>
              <description>Memory Controller power domain go power-up interrupt status bit</description>
              <bitRange>[9:9]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_MCTL enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pu_raw</name>
              <description>SRAM1 power domain go power-up interrupt status bit</description>
              <bitRange>[8:8]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_RAM1 enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pu_raw</name>
              <description>SRAM0 power domain go power-up interrupt status bit</description>
              <bitRange>[7:7]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_RAM0 enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pu_raw</name>
              <description>Storage power domain go power-up interrupt status bit</description>
              <bitRange>[6:6]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_STOR enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pu_raw</name>
              <description>Peripheral power domain go power-up interrupt status bit</description>
              <bitRange>[5:5]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_PERI enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pu_raw</name>
              <description>Security power domain go power-up interrupt status bit</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_SEC enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pu_raw</name>
              <description>GNNE power domain go power-up interrupt status bit</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_GNNE enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pu_raw</name>
              <description>CPUp (AX25P) power domain go power-up interrupt status bit</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_CPUp enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pu_raw</name>
              <description>CPUM (AX25M) power domain go power-up interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>PD_CPUM enter Power-On state</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT1_EN</name>
          <description>Sysctl module interrupt 1 interrupt enable register</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>pd_usb_pu_ien</name>
              <description>USB power domain go power-up interrupt enable bit</description>
              <bitRange>[17:17]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pu_ien</name>
              <description>H264 power domain go power-up interrupt enable bit</description>
              <bitRange>[16:16]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pu_ien</name>
              <description>DISP power domain go power-up interrupt enable bit</description>
              <bitRange>[15:15]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pu_ien</name>
              <description>ISP power domain go power-up interrupt enable bit</description>
              <bitRange>[10:10]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pu_ien</name>
              <description>Memory Controller power domain go power-up interrupt enable bit</description>
              <bitRange>[9:9]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pu_ien</name>
              <description>SRAM1 power domain go power-up interrupt enable bit</description>
              <bitRange>[8:8]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pu_ien</name>
              <description>SRAM0 power domain go power-up interrupt enable bit</description>
              <bitRange>[7:7]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pu_ien</name>
              <description>Storage power domain go power-up interrupt enable bit</description>
              <bitRange>[6:6]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pu_ien</name>
              <description>Peripheral power domain go power-up interrupt enable bit</description>
              <bitRange>[5:5]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pu_ien</name>
              <description>Security power domain go power-up interrupt enable bit</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pu_ien</name>
              <description>GNNE power domain go power-up interrupt enable bit</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pu_ien</name>
              <description>CPUp (AX25P) power domain go power-up interrupt enable bit</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pu_ien</name>
              <description>CPUm (AX25M) power domain go power-up interrupt enable bit</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT1_STAT</name>
          <description>Sysctl module interrupt 1 interrupt status register</description>
          <addressOffset>0xA8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>pd_usb_pu_stat</name>
              <description>USB power domain go power-up interrupt status bit</description>
              <bitRange>[17:17]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_h264_pu_stat</name>
              <description>H264 power domain go power-up interrupt status bit</description>
              <bitRange>[16:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_disp_pu_stat</name>
              <description>DISP power domain go power-up interrupt status bit</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_isp_pu_stat</name>
              <description>ISP power domain go power-up interrupt status bit</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_mctl_pu_stat</name>
              <description>MCTL power domain go power-up interrupt status bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram1_pu_stat</name>
              <description>SRAM1 power domain go power-up interrupt status bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_ram0_pu_stat</name>
              <description>SRAM0 power domain go power-up interrupt status bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_stor_pu_stat</name>
              <description>STOR power domain go power-up interrupt status bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_peri_pu_stat</name>
              <description>Peripheral power domain go power-up interrupt status bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_sec_pu_stat</name>
              <description>Security power domain go power-up interrupt status bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_gnne_pu_stat</name>
              <description>GNNE power domain go power-up interrupt status bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpup_pu_stat</name>
              <description>CPUp (AX25P) power domain go power-up interrupt status bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pd_cpum_pu_stat</name>
              <description>CPUm (AX25M) power domain go power-up interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT2_RAW</name>
          <description>Sysctl module interrupt 2 raw status register</description>
          <addressOffset>0xB0</addressOffset>
          <fields>
            <field>
              <name>ddrc_dfs_fail_raw</name>
              <description>ddrc dfs fail interrupt raw status bit</description>
              <bitRange>[7:7]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>ddrc dfs fail</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddrc_dfs_success_raw</name>
              <description>ddrc dfs success interrupt raw status bit</description>
              <bitRange>[6:6]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>ddrc dfs success</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_dslp_wakup_raw</name>
              <description>SoC core wake up from DEEPSLEEP mode interrupt raw status bit</description>
              <bitRange>[5:5]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core wake up from DEEPSLEEP mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp1_wakup_raw</name>
              <description>SoC core wake up from SLEEP1 mode interrupt raw status bit</description>
              <bitRange>[4:4]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core wake up from SLEEP1 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp0_wakup_raw</name>
              <description>SoC core wake up from SLEEP0 mode interrupt raw status bit</description>
              <bitRange>[3:3]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core wake up from SLEEP0 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_dslp_raw</name>
              <description>SoC core entering DEEPSLEEP mode interrupt raw status bit</description>
              <bitRange>[2:2]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core entering DEEPSLEEP mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp1_raw</name>
              <description>SoC core entering SLEEP1 mode interrupt raw status bit</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core entering SLEEP1 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp0_raw</name>
              <description>SoC core entering SLEEP0 mode interrupt raw status bit</description>
              <bitRange>[0:0]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>SoC core entering SLEEP0 mode</description>
                  <value>0b0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT2_EN</name>
          <description>Sysctl module interrupt 2 interrupt enable register</description>
          <addressOffset>0xB4</addressOffset>
          <fields>
            <field>
              <name>ddrc_dfs_fail_ien</name>
              <description>ddrc dfs fail interrupt enable bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddrc_dfs_success_ien</name>
              <description>ddrc dfs success interrupt enable bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_dslp_wakup_ien</name>
              <description>SoC core wake up from DEEPSLEEP mode interrupt enable bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp1_wakup_ien</name>
              <description>SoC core wake up from SLEEP1 mode interrupt enable bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp0_wakup_ien</name>
              <description>SoC core wake up from SLEEP0 mode interrupt enable bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_dslp_ien</name>
              <description>SoC core entering DEEPSLEEP mode interrupt enable bit</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp1_ien</name>
              <description>SoC core entering SLEEP1 mode interrupt enable bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp0_ien</name>
              <description>SoC core entering SLEEP0 mode interrupt enable bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable interrupt</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>SYS_CTL_INT2_STAT</name>
          <description>Sysctl module interrupt 2 interrupt status register</description>
          <addressOffset>0xB8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ddrc_dfs_fail_stat</name>
              <description>ddrc dfs fail interrupt status bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ddrc_dfs_success_stat</name>
              <description>ddrc dfs success interrupt status bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_dslp_wakup_stat</name>
              <description>SoC core wake up from DEEPSLEEP mode interrupt status bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp1_wakup_stat</name>
              <description>SoC core wake up from SLEEP1 mode interrupt status bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_slp0_wakup_stat</name>
              <description>SoC core wake up from SLEEP0 mode interrupt status bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_dslp_stat</name>
              <description>SoC core entering DEEPSLEEP mode interrupt status bit</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp1_stat</name>
              <description>SoC core entering SLEEP1 mode interrupt status bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_go_slp0_stat</name>
              <description>SoC core entering SLEEP0 mode interrupt status bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_INTERRUPT</name>
                  <description>No interrupt</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Interrupt happens</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>AX25M_HART%s_RSTVEC</name>
          <description>AX25M dual-core CPU hart[i] reset vector register.</description>
          <addressOffset>0x100</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>RESET_VECTOR</name>
              <description>AX25M dual-core CPU hart0 reset vector. After releasing reset to AX25M CPU, hart[i] will start program excution from address set here</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>AX25P_CORE_RSTVEC</name>
          <description>AX25P processor CPU core reset vector register.</description>
          <addressOffset>0x108</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>RESET_VECTOR</name>
              <description>AX25P single-core CPU reset vector. After releasing reset to AX25P CPU, the core will start program excution from address set here</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>SOC_SLEEP_MASK</name>
          <description>SoC sleep mode control register</description>
          <addressOffset>0x118</addressOffset>
          <fields>
            <field>
              <name>WE_usb_slp_mask</name>
              <description>Write enable for bit 13 (ub_slp_mask)</description>
              <bitRange>[29:29]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_h264_slp_mask</name>
              <description>Write enable for bit 12 (h264_slp_mask)</description>
              <bitRange>[28:28]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_disp_slp_mask</name>
              <description>Write enable for bit 11 (disp_slp_mask)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_isp_slp_mask</name>
              <description>Write enable for bit 10 (isp_slp_mask)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_sram1_slp_mask</name>
              <description>Write enable for bit 9 (sram1_slp_mask)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_sram0_slp_mask</name>
              <description>Write enable for bit 8 (sram0_slp_mask)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_mctl_slp_mask</name>
              <description>Write enable for bit 7 (mctl_slp_mask)</description>
              <bitRange>[23:23]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_peri_slp_mask</name>
              <description>Write enable for bit 6 (peri_slp_mask)</description>
              <bitRange>[22:22]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_stor_slp_mask</name>
              <description>Write enable for bit 5 (stor_slp_mask)</description>
              <bitRange>[21:21]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_gnne_slp_mask</name>
              <description>Write enable for bit 3 (gnne_slp_mask)</description>
              <bitRange>[19:19]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>usb_slp_mask</name>
              <description>PD_USB sleep mask bit</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_USB sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_USB sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>h264_slp_mask</name>
              <description>PD_H264 sleep mask bit</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_H264 sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_H264 sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>disp_slp_mask</name>
              <description>PD_DISP sleep mask bit</description>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_DISP sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_DISP sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>isp_slp_mask</name>
              <description>PD_ISP sleep mask bit</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_ISP sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_ISP sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sram1_slp_mask</name>
              <description>PD_SRAM1 sleep mask bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_SRAM1 sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_SRAM1 sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sram0_slp_mask</name>
              <description>PD_SRAM0 sleep mask bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_SRAM0 sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_SRAM0 sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mctl_slp_mask</name>
              <description>PD_MCTL sleep mask bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_MCTL sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_MCTL sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>peri_slp_mask</name>
              <description>PD_PERI sleep mask bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_PERI sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_PERI sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stor_slp_mask</name>
              <description>PD_STOR sleep mask bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_STOR sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_STOR sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gnne_slp_mask</name>
              <description>PD_GNNE sleep mask bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>UNMASK</name>
                  <description>Unmask PD_GNNE sleep</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MASK</name>
                  <description>Mask PD_GNNE sleep</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>TEST_PIN_SEL</name>
          <description>Test pin group select register</description>
          <addressOffset>0x11C</addressOffset>
          <fields>
            <field>
              <name>TEST_PIN_GROUP_SEL</name>
              <description>test pin group sel</description>
              <bitRange>[2:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>G0</name>
                  <description>group 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G1</name>
                  <description>group 1</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G2</name>
                  <description>group 2</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G3</name>
                  <description>group 3</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G4</name>
                  <description>group 4</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G5</name>
                  <description>group 5</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>G6</name>
                  <description>group 6</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AX25M_CLK_CFG</name>
          <description>AX25M dual-core RISCV core clock Division configure register</description>
          <addressOffset>0x1000</addressOffset>
          <resetValue>0x00000F61</resetValue>
          <resetMask>0x3F000FF3</resetMask>
          <fields>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <name>WE_ax25m_dcclk%s_en</name>
              <description>Write enable for bit 10/11 (ax25m_dcclk[01]_en)</description>
              <bitRange>[28:28]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <name>WE_ax25m_cclk%s_en</name>
              <description>Write enable for bit 8/9 (ax25m_cclk[01]_en)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_ax25m_cclk_div</name>
              <description>Write enable for bit [7:4] (ax25m_cclk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_ax25m_cclk_sel</name>
              <description>Write enable for bit [1:0] (ax25m_cclk_sel)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <name>ax25m_dcclk%s_en</name>
              <description>AX25M CPU dc clock enable control bit</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable CPU core clock output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable CPU core clock output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>1</dimIncrement>
              <name>ax25m_cclk%s_en</name>
              <description>AX25M CPU core clock enable control bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable CPU core clock output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable CPU core clock output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25m_cclk_div</name>
              <description>AX25M CPU core clock division ratio configure</description>
              <bitRange>[7:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D12</name>
                  <description>12/12 division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D11</name>
                  <description>11/12 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D10</name>
                  <description>10/12 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D9</name>
                  <description>9/12 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>8/12 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>7/12 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>6/12 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>5/12 division</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>4/12 division</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>3/12 division</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>2/12 division</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D1</name>
                  <description>1/12 division</description>
                  <value>0xB</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25m_cclk_sel</name>
              <description>AX25M CPU core clock source selection</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL2_800M</name>
                  <description>800MHz source clock from PLL 2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL0_1G</name>
                  <description>1GHz source clock from PLL 0</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL2_1_2G</name>
                  <description>1.2GHz source clock from PLL 2</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AX25M_MTIMER_CLK_CFG</name>
          <description>AX25M dual-core RISCV core Machine Timer clock Division configure register</description>
          <addressOffset>0x1004</addressOffset>
          <resetValue>0x0000014D</resetValue>
          <resetMask>0x0700017D</resetMask>
          <fields>
            <field>
              <name>WE_ax25m_mtimer_clk_en</name>
              <description>Write enable for bit 8 (ax25m_mtimer_clk_en)</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>WE_ax25m_mtimerclk_div</name>
              <description>Write enable for bit [6:2] (ax25m_mtimerclk_div)</description>
              <bitRange>[25:25]</bitRange>
            </field>
            <field>
              <name>WE_ax25m_mtimerclk_sel</name>
              <description>Write enable for bit 0 (ax25m_mtimerclk_sel)</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>ax25m_mtimer_clk_en</name>
              <description>AX25M Machine Timer clock enable control bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable ax25m Machine Timer clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable ax25m Machine Timer clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25m_mtimerclk_div</name>
              <description>AX25M Machine Timer clock division ratio configure</description>
              <bitRange>[6:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D1</name>
                  <description>no division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>1/2 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>1/3 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>1/4 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>1/5 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>1/7 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>1/8 division</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D9</name>
                  <description>1/9 division</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D10</name>
                  <description>1/10 division</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D11</name>
                  <description>1/11 division</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D12</name>
                  <description>1/12 division</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D13</name>
                  <description>1/13 division</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D14</name>
                  <description>1/14 division</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D15</name>
                  <description>1/15 division</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D16</name>
                  <description>1/16 division</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D17</name>
                  <description>1/17 division</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D18</name>
                  <description>1/18 division</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D19</name>
                  <description>1/19 division</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D20</name>
                  <description>1/20 division</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D21</name>
                  <description>1/21 division</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D22</name>
                  <description>1/22 division</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D23</name>
                  <description>1/23 division</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D24</name>
                  <description>1/24 division</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D25</name>
                  <description>1/25 division</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D26</name>
                  <description>1/26 division</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D27</name>
                  <description>1/27 division</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D28</name>
                  <description>1/28 division</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D29</name>
                  <description>1/29 division</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D30</name>
                  <description>1/30 division</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D31</name>
                  <description>1/31 division</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D32</name>
                  <description>1/32 division</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25m_mtimerclk_sel</name>
              <description>AX25M Machine Timer clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC_32KHz</name>
                  <description>32KHz OSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC_25MHz</name>
                  <description>25MHz OSC</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AX25P_CLK_CFG</name>
          <description>AX25P single-core RISCV core clock Division configure register</description>
          <addressOffset>0x1010</addressOffset>
          <resetValue>0x00000330</resetValue>
          <resetMask>0x0F000371</resetMask>
          <fields>
            <field>
              <name>WE_ax25p_lmclk_en</name>
              <description>Write enable for bit 9 (ax25p_lmclk_en)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_ax25p_cclk_en</name>
              <description>Write enable for bit 8 (ax25p_cclk_en)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_ax25p_cclk_div</name>
              <description>Write enable for bit [6:4] (ax25p_cclk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_ax25p_cclk_sel</name>
              <description>Write enable for bit 0 (ax25p_cclk_sel)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>ax25p_lmclk_en</name>
              <description>AX25P CPU local memory clock enable control bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable CPU core clock output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable CPU core clock output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25p_cclk_en</name>
              <description>AX25P CPU core clock enable control bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable CPU core clock output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable CPU core clock output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25p_cclk_div</name>
              <description>AX25P CPU core clock division ratio configure</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D6</name>
                  <description>6/6 division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>5/6 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>4/6 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>3/6 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>2/6 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D1</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25p_cclk_sel</name>
              <description>AX25P CPU core clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL2_792M</name>
                  <description>792MHz source clock from PLL 2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL0_1G</name>
                  <description>1GHz source clock from PLL 0</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>AX25P_MTIMER_CLK_CFG</name>
          <description>AX25P single-core RISCV core Machine Timer clock Division configure register</description>
          <addressOffset>0x1014</addressOffset>
          <resetValue>0x0000014D</resetValue>
          <resetMask>0x0700017D</resetMask>
          <fields>
            <field>
              <name>WE_ax25p_mtimer_clk_en</name>
              <description>Write enable for bit 8 (ax25p_mtimer_clk_en)</description>
              <bitRange>[26:26]</bitRange>
            </field>
            <field>
              <name>WE_ax25p_mtimerclk_div</name>
              <description>Write enable for bit [6:2] (ax25p_mtimerclk_div)</description>
              <bitRange>[25:25]</bitRange>
            </field>
            <field>
              <name>WE_ax25p_mtimerclk_sel</name>
              <description>Write enable for bit 0 (ax25p_mtimerclk_sel)</description>
              <bitRange>[24:24]</bitRange>
            </field>
            <field>
              <name>ax25p_mtimer_clk_en</name>
              <description>AX25P Machine Timer clock enable control bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable ax25m Machine Timer clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable ax25m Machine Timer clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25p_mtimerclk_div</name>
              <description>AX25P Machine Timer clock division ratio configure</description>
              <bitRange>[6:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D1</name>
                  <description>no division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>1/2 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>1/3 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>1/4 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>1/5 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>1/7 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>1/8 division</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D9</name>
                  <description>1/9 division</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D10</name>
                  <description>1/10 division</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D11</name>
                  <description>1/11 division</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D12</name>
                  <description>1/12 division</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D13</name>
                  <description>1/13 division</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D14</name>
                  <description>1/14 division</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D15</name>
                  <description>1/15 division</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D16</name>
                  <description>1/16 division</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D17</name>
                  <description>1/17 division</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D18</name>
                  <description>1/18 division</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D19</name>
                  <description>1/19 division</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D20</name>
                  <description>1/20 division</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D21</name>
                  <description>1/21 division</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D22</name>
                  <description>1/22 division</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D23</name>
                  <description>1/23 division</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D24</name>
                  <description>1/24 division</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D25</name>
                  <description>1/25 division</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D26</name>
                  <description>1/26 division</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D27</name>
                  <description>1/27 division</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D28</name>
                  <description>1/28 division</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D29</name>
                  <description>1/29 division</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D30</name>
                  <description>1/30 division</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D31</name>
                  <description>1/31 division</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D32</name>
                  <description>1/32 division</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ax25p_mtimerclk_sel</name>
              <description>AX25P Machine Timer clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSC_32KHz</name>
                  <description>32KHz OSC</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OSC_25MHz</name>
                  <description>25MHz OSC</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GNNE_ACLK_CFG</name>
          <description>GNNE axi clock configure register</description>
          <addressOffset>0x1020</addressOffset>
          <fields>
            <field>
              <name>WE_gnne_aclk_en</name>
              <description>Write enable for bit 9 (gnne_aclk_en)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_gnne_aclk_div</name>
              <description>Write enable for bits [6:4] (gnne_aclk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_gnne_aclk_sel</name>
              <description>Write enable for bit 0 (gnne_aclk_sel)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>gnne_aclk_en</name>
              <description>GNNE system axi master clock enable control bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable GNNE system axi master clock output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable GNNE system axi master clock output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gnne_aclk_div</name>
              <description>GNNE axi port clock division ratio configure</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D6</name>
                  <description>6/6 division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>5/6 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>4/6 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>3/6 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>2/6 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D1</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gnne_aclk_sel</name>
              <description>GNNE axi master clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL0_500M</name>
                  <description>500MHz source clock from PLL 0 div2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL1_667M</name>
                  <description>667MHz source clock from PLL 1 div2</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GNNE_SYSCLK_CFG</name>
          <description>GNNE system clock configure register</description>
          <addressOffset>0x1028</addressOffset>
          <fields>
            <field>
              <name>WE_gnne_sys_clk_en</name>
              <description>Write enable for bit 9 (gnne_sys_clk_en)</description>
              <bitRange>[27:27]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_gnne_sys_clk_div</name>
              <description>Write enable for bits [6:4] (gnne_sys_clk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_gnne_sys_clk_sel</name>
              <description>Write enable for bit 0 (gnne_sys_clk_sel)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>gnne_sys_clk_en</name>
              <description>GNNE system main function clock enable control bit</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable GNNE system main function clock output</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable GNNE system main function clock output</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gnne_sys_clk_div</name>
              <description>GNNE system main function clock division ratio configure</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D6</name>
                  <description>6/6 division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>5/6 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>4/6 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>3/6 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>2/6 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D1</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gnne_sys_clk_sel</name>
              <description>GNNE main function clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>PLL0_500M</name>
                  <description>500MHz source clock from PLL 0 div2</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL1_667M</name>
                  <description>667MHz source clock from PLL 1 div2</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2C2AXI_CLK_CFG</name>
          <description>I2C2AXI clock configure register</description>
          <addressOffset>0x103C</addressOffset>
          <resetValue>0x00000001</resetValue>
          <resetMask>0x01000001</resetMask>
          <fields>
            <field>
              <name>WE_para_i2c2axi_clk_en</name>
              <description>Write enable for bit 0 (para_i2c2axi_clk_en)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>para_i2c2axi_clk_en</name>
              <description>I2C2AXI clock enable control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable I2C2AXI clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable I2C2AXI clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>NOC_CLK_CFG</name>
          <description>NOC bus clock Division and configure register</description>
          <addressOffset>0x1040</addressOffset>
          <fields>
            <field>
              <name>WE_noc_clk1_div</name>
              <description>Write enable for bits [10:8] (noc_clk1_div)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_noc_clk0_div</name>
              <description>Write enable for bits [6:4] (noc_clk0_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>2</dim>
              <dimIncrement>4</dimIncrement>
              <name>noc_clk%s_div</name>
              <description>NOC domain[i] bus clock division ratio configure</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D6</name>
                  <description>6/6 division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>5/6 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>4/6 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>3/6 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>2/6 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D1</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PERI_SYS_BUS_CLK_CFG</name>
          <description>Peripheral subsystem modules bus IF clock configure register</description>
          <addressOffset>0x1050</addressOffset>
          <resetValue>0x00000037</resetValue>
          <resetMask>0x0300007F</resetMask>
          <fields>
            <field>
              <name>WE_peri_sys_hclk_div</name>
              <description>Write enable for bits [6:4] (peri_sys_hclk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_peri_sys_pclk_div</name>
              <description>Write enable for bits [3:0] (peri_sys_pclk_div)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>peri_sys_hclk_div</name>
              <description>Peripheral system AHB hclk division ratio configure</description>
              <bitRange>[6:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D2</name>
                  <description>1/2 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>1/3 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>1/4 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>1/5 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>1/7 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>1/8 division</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>peri_sys_pclk_div</name>
              <description>Peripheral system APB pclk division ratio configure</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D4</name>
                  <description>1/4 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>1/5 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>1/7 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>1/8 division</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D9</name>
                  <description>1/9 division</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D10</name>
                  <description>1/10 division</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D11</name>
                  <description>1/11 division</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D12</name>
                  <description>1/12 division</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D13</name>
                  <description>1/13 division</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D14</name>
                  <description>1/14 division</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D15</name>
                  <description>1/15 division</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D16</name>
                  <description>1/16 division</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>PERI_SYS_BUS_CLK_EN</name>
          <description>Peripheral subsystem modules bus IF clock enable register</description>
          <addressOffset>0x1054</addressOffset>
          <resetValue>0x000007EF</resetValue>
          <resetMask>0x07EF07EF</resetMask>
          <fields>
            <field>
              <name>WE_audif_pclk_en</name>
              <description>Write enable for bit 10 (audif_pclk_en)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <name>WE_spi_%s_hclk_en</name>
              <description>Write enable for bit 6-9 (spi_[0-3]_hclk_en)</description>
              <bitRange>[22:22]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_i2s_2_pclk_en</name>
              <description>Write enable for bit 5 (i2s_2_pclk_en)</description>
              <bitRange>[21:21]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <name>WE_uart_%s_pclk_en</name>
              <description>Write enable for bit 0-3 (uart_[0-3]_pclk_en)</description>
              <bitRange>[16:16]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>audif_hclk_en</name>
              <description>Audio data interface slave APB port clock enable control</description>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable AUD_IF slave APB port clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable AUD_IF slave APB port clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <name>spi_%s_hclk_en</name>
              <description>SPI host [i] slave AHB interface clock enable control</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable SPI [i] slave AHB interface clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable SPI [i] slave AHB interface clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i2s_2_pclk_en</name>
              <description>I2S 2 slave APB interface clock enable control</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable I2S 2 slave APB port clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable I2S 2 slave APB port clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <name>uart_%s_pclk_en</name>
              <description>UART host [i] slave APB interface clock enable control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable UART [i] slave APB port clock</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable UART [i] slave APB port clock</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>UART%s_SCLK_CFG</name>
          <description>UART[i] host module serial interface clock configure register</description>
          <addressOffset>0x105C</addressOffset>
          <resetValue>0x00001000</resetValue>
          <resetMask>0x070011F1</resetMask>
          <fields>
            <field>
              <name>WE_uart_sclk_en</name>
              <description>Write enable for bit 12 (uart_sclk_en)</description>
              <bitRange>[26:26]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_uart_sclk_div</name>
              <description>Write enable for bit [8:4] (uart_sclk_div)</description>
              <bitRange>[25:25]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>WE_uart_sclk_sel</name>
              <description>Write enable for bit 0 (uart_sclk_sel)</description>
              <bitRange>[24:24]</bitRange>
              <access>write-only</access>
            </field>
            <field>
              <name>uart_sclk_en</name>
              <description>UART[i] host module serial clock enable control bit</description>
              <bitRange>[12:12]</bitRange>
              <access>write-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable uart_sclk_output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable uart_sclk_output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uart_sclk_div</name>
              <description>UART[i] host module serial clock division ratio configure</description>
              <bitRange>[8:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>D1</name>
                  <description>no division</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D2</name>
                  <description>1/2 division</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D3</name>
                  <description>1/3 division</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D4</name>
                  <description>1/4 division</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D5</name>
                  <description>1/5 division</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D6</name>
                  <description>1/6 division</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D7</name>
                  <description>1/7 division</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D8</name>
                  <description>1/8 division</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D9</name>
                  <description>1/9 division</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D10</name>
                  <description>1/10 division</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D11</name>
                  <description>1/11 division</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D12</name>
                  <description>1/12 division</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D13</name>
                  <description>1/13 division</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D14</name>
                  <description>1/14 division</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D15</name>
                  <description>1/15 division</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D16</name>
                  <description>1/16 division</description>
                  <value>0xF</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D17</name>
                  <description>1/17 division</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D18</name>
                  <description>1/18 division</description>
                  <value>0x11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D19</name>
                  <description>1/19 division</description>
                  <value>0x12</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D20</name>
                  <description>1/20 division</description>
                  <value>0x13</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D21</name>
                  <description>1/21 division</description>
                  <value>0x14</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D22</name>
                  <description>1/22 division</description>
                  <value>0x15</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D23</name>
                  <description>1/23 division</description>
                  <value>0x16</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D24</name>
                  <description>1/24 division</description>
                  <value>0x17</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D25</name>
                  <description>1/25 division</description>
                  <value>0x18</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D26</name>
                  <description>1/26 division</description>
                  <value>0x19</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D27</name>
                  <description>1/27 division</description>
                  <value>0x1A</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D28</name>
                  <description>1/28 division</description>
                  <value>0x1B</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D29</name>
                  <description>1/29 division</description>
                  <value>0x1C</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D30</name>
                  <description>1/30 division</description>
                  <value>0x1D</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D31</name>
                  <description>1/31 division</description>
                  <value>0x1E</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>D32</name>
                  <description>1/32 division</description>
                  <value>0x1F</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uart_sclk_sel</name>
              <description>UART[i] host module serial clock source selection</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OSCILLATOR</name>
                  <description>25MHz clock from oscillator</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PLL</name>
                  <description>25MHz clock from PLL</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S2_SCLK_CFG</name>
          <description>I2S 2 slave module serial interface clock configure register</description>
          <addressOffset>0x1070</addressOffset>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>SPI%s_SCLK_CFG</name>
          <description>SPI[i] host module serial interface clock configure register</description>
          <addressOffset>0x1074</addressOffset>
        </register>
        <register>
          <name>AUDIF_SCLK_CFG</name>
          <description>Audio interface module serial clock configure register</description>
          <addressOffset>0x1088</addressOffset>
        </register>
        <register>
          <name>AUDIF_DEVCLK_CFG</name>
          <description>Audio device clock configure register</description>
          <addressOffset>0x108C</addressOffset>
        </register>
        <register>
          <name>SEC_SYS_BUS_CLK_CFG</name>
          <description>Security Subsystem bus interface clock configure register</description>
          <addressOffset>0x1090</addressOffset>
        </register>
        <register>
          <name>SEC_SYS_BUS_CLK_EN</name>
          <description>Security Subsystem modules bus interface clock control register</description>
          <addressOffset>0x1094</addressOffset>
        </register>
        <register>
          <name>OTP_CLK_EN</name>
          <description>OTP modules clock control register</description>
          <addressOffset>0x1098</addressOffset>
        </register>
        <register>
          <name>SRAM_BUS_CLK_EN</name>
          <description>SRAM block 0/1 bus clock enable control register</description>
          <addressOffset>0x10A0</addressOffset>
        </register>
        <register>
          <name>SOC_CTL_PCLK_EN</name>
          <description>SOC Control Units slave APB clock enable control register</description>
          <addressOffset>0x10B0</addressOffset>
        </register>
        <register>
          <name>SOC_CTL_PCLK_EN1</name>
          <description>SOC Control Units slave APB clock enable control register</description>
          <addressOffset>0x10B4</addressOffset>
        </register>
        <register>
          <dim>7</dim>
          <dimIncrement>4</dimIncrement>
          <name>I2C%s_ICCLK_CFG</name>
          <description>I2C[i] host module serial clock configure register</description>
          <addressOffset>0x10B8</addressOffset>
        </register>
        <register>
          <dim>3</dim>
          <dimIncrement>4</dimIncrement>
          <name>WDT%s_TCLK_CFG</name>
          <description>WDT[i] module tick clock configure register</description>
          <addressOffset>0x10D4</addressOffset>
        </register>
        <register>
          <name>TIMER_TCLK_SRC</name>
          <description>System Timer module tick clocks source configure register</description>
          <addressOffset>0x10E0</addressOffset>
        </register>
        <register>
          <name>TIMER_TCLK_CFG</name>
          <description>System Timer module tick clocks division configure register</description>
          <addressOffset>0x10E4</addressOffset>
        </register>
        <register>
          <name>TIMER_TCLK_CFG1</name>
          <description>System Timer module tick clocks division configure register</description>
          <addressOffset>0x10E8</addressOffset>
        </register>
        <register>
          <name>VAD_SCLK_CFG</name>
          <description>VAD module audio data serial clock configure register</description>
          <addressOffset>0x10EC</addressOffset>
        </register>
        <register>
          <name>STOR_SYS_BUS_CLK_EN</name>
          <description>Storage subsystem modules bus IF clock enable register</description>
          <addressOffset>0x1100</addressOffset>
        </register>
        <register>
          <name>EMAC_TRX_CLK_CFG</name>
          <description>EMAC-PHY interface transceiver clock configure register</description>
          <addressOffset>0x1104</addressOffset>
        </register>
        <register>
          <name>SD_CARD_CLK_CFG</name>
          <description>EMAC-PHY interface transceiver clock configure register</description>
          <addressOffset>0x1108</addressOffset>
        </register>
        <register>
          <name>SENSOR_CLK_EN</name>
          <description>SENSOR clock enable register</description>
          <addressOffset>0x110C</addressOffset>
        </register>
        <register>
          <name>ISP_SYS_PCLK_EN</name>
          <description>ISP system APB clock enable control register</description>
          <addressOffset>0x1110</addressOffset>
        </register>
        <register>
          <name>ISP_SYS_ACLK_EN</name>
          <description>ISP system APB clock enable control register</description>
          <addressOffset>0x1114</addressOffset>
        </register>
        <register>
          <name>DISP_SYS_PCLK_EN</name>
          <description>DISP system APB clock enable control register</description>
          <addressOffset>0x1118</addressOffset>
        </register>
        <register>
          <name>DISP_SYS_ACLK_EN</name>
          <description>DISP system APB clock enable control register</description>
          <addressOffset>0x111C</addressOffset>
        </register>
        <register>
          <name>TPG_PIXEL_CLK_CFG</name>
          <description>VI module tpg pixel clock configure register</description>
          <addressOffset>0x1120</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>CSI%s_PIXEL_CLK_CFG</name>
          <description>CSI[i] module pixel clock configure register</description>
          <addressOffset>0x1124</addressOffset>
        </register>
        <register>
          <name>DISP_PIXEL_CLK_CFG</name>
          <description>DISP module pixel clock configure register</description>
          <addressOffset>0x1134</addressOffset>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>CSI%s_SYS_CLK_CFG</name>
          <description>CSI[i] module system clock configure register</description>
          <addressOffset>0x113C</addressOffset>
        </register>
        <register>
          <name>DSI_SYS_CLK_CFG</name>
          <description>DSI module system clock configure register</description>
          <addressOffset>0x114C</addressOffset>
        </register>
        <register>
          <name>H264_ACLK_EN</name>
          <description>H264 module AXI clock enable control register</description>
          <addressOffset>0x1150</addressOffset>
        </register>
        <register>
          <name>USB_CLK_EN</name>
          <description>USB host module clock enable control register</description>
          <addressOffset>0x1154</addressOffset>
        </register>
        <register>
          <name>TXDPHY_CLK_EN</name>
          <description>MIPI TXDPHY clock enable control register</description>
          <addressOffset>0x1158</addressOffset>
        </register>
        <register>
          <name>RXDPHY_CLK_EN</name>
          <description>MIPI RXDPHY clock enable control register</description>
          <addressOffset>0x115C</addressOffset>
        </register>
        <register>
          <name>MEM_CTL_CMD_FIFO</name>
          <description>Memory Controller DFS Command FIFO</description>
          <addressOffset>0x1160</addressOffset>
        </register>
        <register>
          <name>MEM_CTL_CMD_FIFO_STS</name>
          <description>Memory Controller DFS Command FIFO STATUS</description>
          <addressOffset>0x1164</addressOffset>
        </register>
        <register>
          <name>MEM_CTL_CLK_CFG</name>
          <description>Memory Controller clock configuration register</description>
          <addressOffset>0x1168</addressOffset>
        </register>
        <register>
          <name>MEM_CTL_DFS_CFG</name>
          <description>Memory Controller clock DFS configuration register</description>
          <addressOffset>0x116C</addressOffset>
        </register>
        <register>
          <name>MEM_CTL_CMD_FIFO_FLUSH</name>
          <description>Memory Controller DFS Command FIFO FLUSH</description>
          <addressOffset>0x1170</addressOffset>
        </register>
        <register>
          <name>AX25M_RST_TIM</name>
          <description>AX25M dual-core RISCV reset timing control register</description>
          <addressOffset>0x2000</addressOffset>
        </register>
        <register>
          <name>AX25P_RST_TIM</name>
          <description>AX25P single-core RISCV reset timing control register</description>
          <addressOffset>0x2010</addressOffset>
        </register>
        <register>
          <name>AX25P_RST_CTL</name>
          <description>AX25P single-core RISCV reset control register</description>
          <addressOffset>0x2014</addressOffset>
        </register>
        <register>
          <name>GNNE_RST_TIM</name>
          <description>GNNE reset timing control register</description>
          <addressOffset>0x2028</addressOffset>
        </register>
        <register>
          <name>GNNE_RST_CTL</name>
          <description>GNNE reset control register</description>
          <addressOffset>0x202C</addressOffset>
        </register>
        <register>
          <name>SOC_CTL_RST_CTL</name>
          <description>SOC Control subsystem reseting control register</description>
          <addressOffset>0x2040</addressOffset>
        </register>
        <register>
          <name>SOC_CTL_RST_CTL1</name>
          <description>SOC Control subsystem reseting control register</description>
          <addressOffset>0x2044</addressOffset>
        </register>
        <register>
          <name>PERI_SYS_RST_TIM</name>
          <description>Peripheral subsystem reset timing control register</description>
          <addressOffset>0x2050</addressOffset>
        </register>
        <register>
          <name>UART_RST_TIM</name>
          <description>UART host module reset timing control register</description>
          <addressOffset>0x2054</addressOffset>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>UART%s_RST_CTL</name>
          <description>UART[i] host module reset control register</description>
          <addressOffset>0x2058</addressOffset>
          <resetValue>0x00000000</resetValue>
          <resetMask>0x80000001</resetMask>
          <fields>
            <field>
              <name>uart_rst_done</name>
              <description>UART[i] host module reseting done status bit.\n\nWriting '1' to clear this status bit.</description>
              <bitRange>[31:31]</bitRange>
              <modifiedWriteValues>oneToClear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_EVENT</name>
                  <description>no event</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>DONE</name>
                  <description>module reseting done</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>I2S_RST_TIM</name>
          <description>I2S slave module reset timing control register</description>
          <addressOffset>0x2068</addressOffset>
        </register>
        <register>
          <name>I2S2_RST_CTL</name>
          <description>I2S 2 slave module reset control register</description>
          <addressOffset>0x206C</addressOffset>
        </register>
        <register>
          <name>SPI_RST_TIM</name>
          <description>SPI module reset timing control register</description>
          <addressOffset>0x2070</addressOffset>
        </register>
        <register>
          <name>SPI0_RST_CTL</name>
          <description>SPI 0 host module reset control register</description>
          <addressOffset>0x2074</addressOffset>
        </register>
        <register>
          <name>SPI1_RST_CTL</name>
          <description>SPI 1 host module reset control register</description>
          <addressOffset>0x2078</addressOffset>
        </register>
        <register>
          <name>SPI2_RST_CTL</name>
          <description>SPI 2 host module reset control register</description>
          <addressOffset>0x207C</addressOffset>
        </register>
        <register>
          <name>SPI3_RST_CTL</name>
          <description>SPI 3 slave module reset control register</description>
          <addressOffset>0x2080</addressOffset>
        </register>
        <register>
          <name>AUDIF_RST_TIM</name>
          <description>Audio Interface module reset timing control register</description>
          <addressOffset>0x2084</addressOffset>
        </register>
        <register>
          <name>AUDIF_RST_CTL</name>
          <description>Audio Interface module reset control register</description>
          <addressOffset>0x2088</addressOffset>
        </register>
        <register>
          <name>SEC_SYS_RST_TIM</name>
          <description>Security subsystem reset timing control register</description>
          <addressOffset>0x208C</addressOffset>
        </register>
        <register>
          <name>SHA_RST_TIM</name>
          <description>SHA module reset timing control register</description>
          <addressOffset>0x2090</addressOffset>
        </register>
        <register>
          <name>SHA_RST_CTL</name>
          <description>SHA module reset control register</description>
          <addressOffset>0x2094</addressOffset>
        </register>
        <register>
          <name>AES_RST_TIM</name>
          <description>AES module reset timing control register</description>
          <addressOffset>0x2098</addressOffset>
        </register>
        <register>
          <name>AES_RST_CTL</name>
          <description>AES module reset control register</description>
          <addressOffset>0x209C</addressOffset>
        </register>
        <register>
          <name>RSA_RST_TIM</name>
          <description>RSA module reset timing control register</description>
          <addressOffset>0x20A0</addressOffset>
        </register>
        <register>
          <name>RSA_RST_CTL</name>
          <description>RSA module reset control register</description>
          <addressOffset>0x20A4</addressOffset>
        </register>
        <register>
          <name>ROM_RST_TIM</name>
          <description>ROM module reset timing control register</description>
          <addressOffset>0x20A8</addressOffset>
        </register>
        <register>
          <name>ROM_RST_CTL</name>
          <description>ROM module reset control register</description>
          <addressOffset>0x20AC</addressOffset>
        </register>
        <register>
          <name>OTP_RST_TIM</name>
          <description>OTP module reset timing control register</description>
          <addressOffset>0x20B0</addressOffset>
        </register>
        <register>
          <name>OTP_RST_CTL</name>
          <description>OTP module reset control register</description>
          <addressOffset>0x20B4</addressOffset>
        </register>
        <register>
          <name>STOR_SYS_RST_TIM</name>
          <description>Storage subsystem reset timing control register</description>
          <addressOffset>0x20C0</addressOffset>
        </register>
        <register>
          <name>SDCTL_RST_TIM</name>
          <description>SD host controllers reset timing control register</description>
          <addressOffset>0x20C4</addressOffset>
        </register>
        <register>
          <name>SDC0_RST_CTL</name>
          <description>SD host controller 0 reset control register</description>
          <addressOffset>0x20C8</addressOffset>
        </register>
        <register>
          <name>SDC1_RST_CTL</name>
          <description>SD host controller 1 reset control register</description>
          <addressOffset>0x20CC</addressOffset>
        </register>
        <register>
          <name>SDC2_RST_CTL</name>
          <description>SD host controller 2 reset control register</description>
          <addressOffset>0x20D0</addressOffset>
        </register>
        <register>
          <name>DMAC_RST_TIM</name>
          <description>DMA controllers reset timing control register</description>
          <addressOffset>0x20D4</addressOffset>
        </register>
        <register>
          <name>PERI_DMA_RST_CTL</name>
          <description>Peripheral DMAC reset control register</description>
          <addressOffset>0x20D8</addressOffset>
        </register>
        <register>
          <name>SYS_DMA_RST_CTL</name>
          <description>Memory DMAC reset control register</description>
          <addressOffset>0x20DC</addressOffset>
        </register>
        <register>
          <name>EMAC_RST_TIM</name>
          <description>EMAC host controllers reset timing control register</description>
          <addressOffset>0x20E0</addressOffset>
        </register>
        <register>
          <name>EMAC_RST_CTL</name>
          <description>EMAC host controllers reset control register</description>
          <addressOffset>0x20E4</addressOffset>
        </register>
        <register>
          <name>SDIO_RST_TIM</name>
          <description>SDIO slave controller reset timing control register</description>
          <addressOffset>0x20E8</addressOffset>
        </register>
        <register>
          <name>SDIO_RST_CTL</name>
          <description>SD slave controllers reset control register</description>
          <addressOffset>0x20EC</addressOffset>
        </register>
        <register>
          <name>MCTL_RST_TIM</name>
          <description>Memory controller reset timing control register</description>
          <addressOffset>0x20F0</addressOffset>
        </register>
        <register>
          <name>MCTL_RST_CTL</name>
          <description>Memory controller module reset control register</description>
          <addressOffset>0x20F4</addressOffset>
        </register>
        <register>
          <name>SRAM0_RST_TIM</name>
          <description>SRAM block 0 reset timing control register</description>
          <addressOffset>0x2100</addressOffset>
        </register>
        <register>
          <name>SRAM0_RST_CTL</name>
          <description>SRAM block 0 module reset control register</description>
          <addressOffset>0x2104</addressOffset>
        </register>
        <register>
          <name>SRAM1_RST_TIM</name>
          <description>SRAM block 1 reset timing control register</description>
          <addressOffset>0x2110</addressOffset>
        </register>
        <register>
          <name>SRAM1_RST_CTL</name>
          <description>SRAM block 1 module reset control register</description>
          <addressOffset>0x2114</addressOffset>
        </register>
        <register>
          <name>ISP_SYS_RST_TIM</name>
          <description>Video subsystem reset timing control register</description>
          <addressOffset>0x2118</addressOffset>
        </register>
        <register>
          <name>ISP_RST_TIM</name>
          <description>ISP module reset timing control register</description>
          <addressOffset>0x211C</addressOffset>
        </register>
        <register>
          <name>ISP_F2K_RST_CTL</name>
          <description>ISP_F2K module reset control register</description>
          <addressOffset>0x2124</addressOffset>
        </register>
        <register>
          <name>ISP_R2K_RST_CTL</name>
          <description>ISP_R2K module reset control register</description>
          <addressOffset>0x2128</addressOffset>
        </register>
        <register>
          <name>ISP_TOF_RST_CTL</name>
          <description>ISP_TOF module reset control register</description>
          <addressOffset>0x212C</addressOffset>
        </register>
        <register>
          <name>CSI_RST_TIM</name>
          <description>CSI module reset timing control register</description>
          <addressOffset>0x2130</addressOffset>
        </register>
        <register>
          <name>CSI0_RST_CTL</name>
          <description>CSI0 module reset control register</description>
          <addressOffset>0x2134</addressOffset>
        </register>
        <register>
          <name>CSI1_RST_CTL</name>
          <description>CSI1 module reset control register</description>
          <addressOffset>0x2138</addressOffset>
        </register>
        <register>
          <name>SENSOR_RST_TIM</name>
          <description>SENSOR reset timing control register</description>
          <addressOffset>0x2144</addressOffset>
        </register>
        <register>
          <name>SENSOR_RST_CTL</name>
          <description>SENSOR reset control register</description>
          <addressOffset>0x2148</addressOffset>
        </register>
        <register>
          <name>VI_RST_TIM</name>
          <description>VI module reset timing control register</description>
          <addressOffset>0x214C</addressOffset>
        </register>
        <register>
          <name>VI_RST_CTL</name>
          <description>VI module reset control register</description>
          <addressOffset>0x2150</addressOffset>
        </register>
        <register>
          <name>MFBC_RST_TIM</name>
          <description>MFBC module reset timing control register</description>
          <addressOffset>0x2154</addressOffset>
        </register>
        <register>
          <name>MFBC_RST_CTL</name>
          <description>MFBC module reset control register</description>
          <addressOffset>0x2158</addressOffset>
        </register>
        <register>
          <name>DISP_SYS_RST_TIM</name>
          <description>Display subsystem reset timing control register</description>
          <addressOffset>0x215C</addressOffset>
        </register>
        <register>
          <name>DSI_RST_TIM</name>
          <description>DSI module reset timing control register</description>
          <addressOffset>0x2160</addressOffset>
        </register>
        <register>
          <name>DSI_RST_CTL</name>
          <description>DSI module reset control register</description>
          <addressOffset>0x2164</addressOffset>
        </register>
        <register>
          <name>BT1120_RST_TIM</name>
          <description>BT1120 module reset timing control register</description>
          <addressOffset>0x2168</addressOffset>
        </register>
        <register>
          <name>BT1120_RST_CTL</name>
          <description>BT1120 module reset control register</description>
          <addressOffset>0x216C</addressOffset>
        </register>
        <register>
          <name>TWOD_RST_TIM</name>
          <description>TWOD module reset timing control register</description>
          <addressOffset>0x2170</addressOffset>
        </register>
        <register>
          <name>TWOD_RST_CTL</name>
          <description>TWOD module reset control register</description>
          <addressOffset>0x2174</addressOffset>
        </register>
        <register>
          <name>VO_RST_TIM</name>
          <description>VO module reset timing control register</description>
          <addressOffset>0x2178</addressOffset>
        </register>
        <register>
          <name>VO_RST_CTL</name>
          <description>VO module reset control register</description>
          <addressOffset>0x217C</addressOffset>
        </register>
        <register>
          <name>H264_RST_TIM</name>
          <description>H264 module reset timing control register</description>
          <addressOffset>0x2180</addressOffset>
        </register>
        <register>
          <name>H264_RST_CTL</name>
          <description>H264 module reset control register</description>
          <addressOffset>0x2184</addressOffset>
        </register>
        <register>
          <name>USB_RST_TIM</name>
          <description>USB module reset timing control register</description>
          <addressOffset>0x2188</addressOffset>
        </register>
        <register>
          <name>USB_RST_CTL</name>
          <description>USB module reset control register</description>
          <addressOffset>0x218C</addressOffset>
        </register>
        <register>
          <name>MIPI_CORNER_RST_TIM</name>
          <description>MIPI CORNER module reset timing control register</description>
          <addressOffset>0x2190</addressOffset>
        </register>
        <register>
          <name>MIPI_CORNER_RST_CTL</name>
          <description>MIPI CORNER module reset control register</description>
          <addressOffset>0x2194</addressOffset>
        </register>
        <register>
          <name>DDR_PHY_RST_CTL</name>
          <description>DDR PHY reset control register</description>
          <addressOffset>0x2198</addressOffset>
        </register>
        <register>
          <name>AX25M_PWR_TIM</name>
          <description>AX25M dual-core processor power controller timing register</description>
          <addressOffset>0x3000</addressOffset>
        </register>
        <register>
          <name>AX25M_LPI_TIM</name>
          <description>AX25M domain NOC power controller LPI timing register</description>
          <addressOffset>0x3004</addressOffset>
        </register>
        <register>
          <name>AX25M_LPI_CTL</name>
          <description>AX25M NOC power controller low-power interface control register</description>
          <addressOffset>0x3008</addressOffset>
        </register>
        <register>
          <name>AX25M_PWR_CTL</name>
          <description>AX25M power domain power status control register</description>
          <addressOffset>0x300C</addressOffset>
        </register>
        <register>
          <name>AX25M_LPI_STAT</name>
          <description>AX25M NOC power controller low-power interface status register</description>
          <addressOffset>0x3010</addressOffset>
        </register>
        <register>
          <name>AX25M_PWR_STAT</name>
          <description>AX25M power domain current power status register</description>
          <addressOffset>0x3014</addressOffset>
        </register>
        <register>
          <name>AX25M_WFI_TIM</name>
          <description>AX25M dual-core processor WFI signal waiting timeout configure register</description>
          <addressOffset>0x3018</addressOffset>
        </register>
        <register>
          <name>AX25P_PWR_TIM</name>
          <description>AX25P single-core processor power controller timing register</description>
          <addressOffset>0x3020</addressOffset>
        </register>
        <register>
          <name>AX25P_LPI_TIM</name>
          <description>AX25P domain NOC power controller LPI timing register</description>
          <addressOffset>0x3024</addressOffset>
        </register>
        <register>
          <name>AX25P_LPI_CTL</name>
          <description>AX25P NOC power controller low-power interface control register</description>
          <addressOffset>0x3028</addressOffset>
        </register>
        <register>
          <name>AX25P_PWR_CTL</name>
          <description>AX25P power domain power state control register</description>
          <addressOffset>0x302C</addressOffset>
        </register>
        <register>
          <name>AX25P_LPI_STAT</name>
          <description>AX25P NOC power controller low-power interface status register</description>
          <addressOffset>0x3030</addressOffset>
        </register>
        <register>
          <name>AX25P_PWR_STAT</name>
          <description>AX25P power domain current power status register</description>
          <addressOffset>0x3034</addressOffset>
        </register>
        <register>
          <name>AX25P_WFI_TIM</name>
          <description>AX25P processor WFI signal waiting timeout configure register</description>
          <addressOffset>0x3038</addressOffset>
        </register>
        <register>
          <name>GNNE_PWR_TIM</name>
          <description>GNNE power controller timing register</description>
          <addressOffset>0x3060</addressOffset>
        </register>
        <register>
          <name>GNNE_LPI_TIM</name>
          <description>GNNE power domain NOC power controller LPI timing register</description>
          <addressOffset>0x3064</addressOffset>
        </register>
        <register>
          <name>GNNE_LPI_CTL</name>
          <description>GNNE power domain NOC power controller low- power interface control register</description>
          <addressOffset>0x3068</addressOffset>
        </register>
        <register>
          <name>GNNE_PWR_CTL</name>
          <description>GNNE power domain power state control register</description>
          <addressOffset>0x306C</addressOffset>
        </register>
        <register>
          <name>GNNE_LPI_STAT</name>
          <description>GNNE NOC power controller low-power interface status register</description>
          <addressOffset>0x3070</addressOffset>
        </register>
        <register>
          <name>GNNE_PWR_STAT</name>
          <description>GNNE power domain current power status register</description>
          <addressOffset>0x3074</addressOffset>
        </register>
        <register>
          <name>SEC_PWR_TIM</name>
          <description>Security subsystem domain power controller timing register</description>
          <addressOffset>0x3080</addressOffset>
        </register>
        <register>
          <name>SEC_LPI_TIM</name>
          <description>Security subsystem domain NOC power controller LPI timing register</description>
          <addressOffset>0x3084</addressOffset>
        </register>
        <register>
          <name>SEC_LPI_CTL</name>
          <description>Security subsystem NOC power controller low- power interface control register</description>
          <addressOffset>0x3088</addressOffset>
        </register>
        <register>
          <name>SEC_PWR_CTL</name>
          <description>Security subsys power domain power state control register</description>
          <addressOffset>0x308C</addressOffset>
        </register>
        <register>
          <name>SEC_LPI_STAT</name>
          <description>Security subsystem NOC power controller low- power interface status register</description>
          <addressOffset>0x3090</addressOffset>
        </register>
        <register>
          <name>SEC_PWR_STAT</name>
          <description>Security subsystem power domain current power status register</description>
          <addressOffset>0x3094</addressOffset>
        </register>
        <register>
          <name>STOR_PWR_TIM</name>
          <description>Storage subsystem domain power controller timing register</description>
          <addressOffset>0x30A0</addressOffset>
        </register>
        <register>
          <name>STOR_LPI_TIM</name>
          <description>Storage subsystem domain NOC power controller LPI timing register</description>
          <addressOffset>0x30A4</addressOffset>
        </register>
        <register>
          <name>STOR_LPI_CTL</name>
          <description>Storage subsystem NOC power controller low- power interface control register</description>
          <addressOffset>0x30A8</addressOffset>
        </register>
        <register>
          <name>STOR_PWR_CTL</name>
          <description>Storage subsystem power domain power state control register</description>
          <addressOffset>0x30AC</addressOffset>
        </register>
        <register>
          <name>STOR_LPI_STAT</name>
          <description>Storage subsystem NOC power controller low- power interface status register</description>
          <addressOffset>0x30B0</addressOffset>
        </register>
        <register>
          <name>STOR_PWR_STAT</name>
          <description>Storage subsystem power domain current power status register</description>
          <addressOffset>0x30B4</addressOffset>
        </register>
        <register>
          <name>PERI_PWR_TIM</name>
          <description>Peripheral subsystem domain power controller timing register</description>
          <addressOffset>0x30C0</addressOffset>
        </register>
        <register>
          <name>PERI_LPI_TIM</name>
          <description>Peripheral subsystem domain NOC power controller LPI timing register</description>
          <addressOffset>0x30C4</addressOffset>
        </register>
        <register>
          <name>PERI_LPI_CTL</name>
          <description>Peripheral subsystem NOC power controller low- power interface control register</description>
          <addressOffset>0x30C8</addressOffset>
        </register>
        <register>
          <name>PERI_PWR_CTL</name>
          <description>Peripheral subsystem power domain power state control register</description>
          <addressOffset>0x30CC</addressOffset>
        </register>
        <register>
          <name>PERI_LPI_STAT</name>
          <description>Peripheral subsystem NOC power controller low- power interface status register</description>
          <addressOffset>0x30D0</addressOffset>
        </register>
        <register>
          <name>PERI_PWR_STAT</name>
          <description>Peripheral subsystem power domain current power status register</description>
          <addressOffset>0x30D4</addressOffset>
        </register>
        <register>
          <name>MCTL_PWR_TIM0</name>
          <description>System Memory contorller power controller timing register</description>
          <addressOffset>0x30E0</addressOffset>
        </register>
        <register>
          <name>MCTL_PWR_TIM1</name>
          <description>System Memory contorller power controller timing register</description>
          <addressOffset>0x30E4</addressOffset>
        </register>
        <register>
          <name>MCTL_LPI_TIM</name>
          <description>Memory Controller domain NOC power controller LPI timing register</description>
          <addressOffset>0x30E8</addressOffset>
        </register>
        <register>
          <name>MCTL_LPI_CTL</name>
          <description>Memory Controller domain NOC power controller low-power interface control register</description>
          <addressOffset>0x30EC</addressOffset>
        </register>
        <register>
          <name>MCTL_PWR_CTL</name>
          <description>Memory Controller power domain power status control register</description>
          <addressOffset>0x30F0</addressOffset>
        </register>
        <register>
          <name>MCTL_LPI_STAT</name>
          <description>Memory Controller NOC power controller low- power interface status register</description>
          <addressOffset>0x30F4</addressOffset>
        </register>
        <register>
          <name>MCTL_PWR_STAT</name>
          <description>Memory Controller power domain current power status register</description>
          <addressOffset>0x30F8</addressOffset>
        </register>
        <register>
          <name>SRAM0_PWR_TIM</name>
          <description>System SRAM block 0 power controller timing register</description>
          <addressOffset>0x3100</addressOffset>
        </register>
        <register>
          <name>SRAM0_LPI_TIM</name>
          <description>System SRAM block 0 domain NOC power controller LPI timing register</description>
          <addressOffset>0x3104</addressOffset>
        </register>
        <register>
          <name>SRAM0_LPI_CTL</name>
          <description>System SRAM block 0 domain NOC power controller low-power interface control register</description>
          <addressOffset>0x3108</addressOffset>
        </register>
        <register>
          <name>SRAM0_PWR_CTL</name>
          <description>System SRAM block 0 power domain power status control register</description>
          <addressOffset>0x310C</addressOffset>
        </register>
        <register>
          <name>SRAM0_LPI_STAT</name>
          <description>System SRAM block 0 NOC power controller low- power interface status register</description>
          <addressOffset>0x3110</addressOffset>
        </register>
        <register>
          <name>SRAM0_PWR_STAT</name>
          <description>System SRAM block 0 power domain current power status register</description>
          <addressOffset>0x3114</addressOffset>
        </register>
        <register>
          <name>SRAM1_PWR_TIM</name>
          <description>System SRAM block 1 power controller timing register</description>
          <addressOffset>0x3120</addressOffset>
        </register>
        <register>
          <name>SRAM1_LPI_TIM</name>
          <description>System SRAM block 1 domain NOC power controller LPI timing register</description>
          <addressOffset>0x3124</addressOffset>
        </register>
        <register>
          <name>SRAM1_LPI_CTL</name>
          <description>System SRAM block 1 domain NOC power controller low-power interface control register</description>
          <addressOffset>0x3128</addressOffset>
        </register>
        <register>
          <name>SRAM1_PWR_CTL</name>
          <description>System SRAM block 1 power domain power status control register</description>
          <addressOffset>0x312C</addressOffset>
        </register>
        <register>
          <name>SRAM1_LPI_STAT</name>
          <description>System SRAM block 1 NOC power controller low- power interface status register</description>
          <addressOffset>0x3130</addressOffset>
        </register>
        <register>
          <name>SRAM1_PWR_STAT</name>
          <description>System SRAM block 1 power domain current power status register</description>
          <addressOffset>0x3134</addressOffset>
        </register>
        <register>
          <name>DISP_PWR_TIM</name>
          <description>Display System power controller timing register</description>
          <addressOffset>0x3160</addressOffset>
        </register>
        <register>
          <name>DISP_LPI_TIM</name>
          <description>System DISP domain NOC power controller LPI timing register</description>
          <addressOffset>0x3164</addressOffset>
        </register>
        <register>
          <name>DISP_LPI_CTL</name>
          <description>System DISP domain NOC power controller low- power interface control register</description>
          <addressOffset>0x3168</addressOffset>
        </register>
        <register>
          <name>DISP_PWR_CTL</name>
          <description>System DISP power domain power status control register</description>
          <addressOffset>0x316C</addressOffset>
        </register>
        <register>
          <name>DISP_LPI_STAT</name>
          <description>System DISP NOC power controller low-power interface status register</description>
          <addressOffset>0x3170</addressOffset>
        </register>
        <register>
          <name>DISP_PWR_STAT</name>
          <description>System DISP power domain current power status register</description>
          <addressOffset>0x3174</addressOffset>
        </register>
        <register>
          <name>H264_PWR_TIM</name>
          <description>System H264 power controller timing register</description>
          <addressOffset>0x3180</addressOffset>
        </register>
        <register>
          <name>H264_LPI_TIM</name>
          <description>System H264 domain NOC power controller LPI timing register</description>
          <addressOffset>0x3184</addressOffset>
        </register>
        <register>
          <name>H264_LPI_CTL</name>
          <description>System H264 domain NOC power controller low- power interface control register</description>
          <addressOffset>0x3188</addressOffset>
        </register>
        <register>
          <name>H264_PWR_CTL</name>
          <description>System H264 power domain power status control register</description>
          <addressOffset>0x318C</addressOffset>
        </register>
        <register>
          <name>H264_LPI_STAT</name>
          <description>System H264 NOC power controller low-power interface status register</description>
          <addressOffset>0x3190</addressOffset>
        </register>
        <register>
          <name>H264_PWR_STAT</name>
          <description>System H264 power domain current power status register</description>
          <addressOffset>0x3194</addressOffset>
        </register>
        <register>
          <name>USB_PWR_TIM</name>
          <description>System USB power controller timing register</description>
          <addressOffset>0x31A0</addressOffset>
        </register>
        <register>
          <name>USB_LPI_TIM</name>
          <description>System USB domain NOC power controller LPI timing register</description>
          <addressOffset>0x31A4</addressOffset>
        </register>
        <register>
          <name>USB_LPI_CTL</name>
          <description>System USB domain NOC power controller low- power interface control register</description>
          <addressOffset>0x31A8</addressOffset>
        </register>
        <register>
          <name>USB_PWR_CTL</name>
          <description>System USB power domain power status control register</description>
          <addressOffset>0x31AC</addressOffset>
        </register>
        <register>
          <name>USB_LPI_STAT</name>
          <description>System USB NOC power controller low-power interface status register</description>
          <addressOffset>0x31B0</addressOffset>
        </register>
        <register>
          <name>USB_PWR_STAT</name>
          <description>System USB power domain current power status register</description>
          <addressOffset>0x31B4</addressOffset>
        </register>
        <register>
          <name>ISP_PWR_TIM</name>
          <description>System ISP power controller timing register</description>
          <addressOffset>0x31C0</addressOffset>
        </register>
        <register>
          <name>ISP_LPI_TIM</name>
          <description>System ISP domain NOC power controller LPI timing register</description>
          <addressOffset>0x31C4</addressOffset>
        </register>
        <register>
          <name>ISP_LPI_CTL</name>
          <description>System ISP domain NOC power controller low- power interface control register</description>
          <addressOffset>0x31C8</addressOffset>
        </register>
        <register>
          <name>ISP_PWR_CTL</name>
          <description>System ISP power domain power status control register</description>
          <addressOffset>0x31CC</addressOffset>
        </register>
        <register>
          <name>ISP_LPI_STAT</name>
          <description>ISP NOC power controller low-power interface status register</description>
          <addressOffset>0x31D0</addressOffset>
        </register>
        <register>
          <name>ISP_PWR_STAT</name>
          <description>ISP power domain current power status register</description>
          <addressOffset>0x31D4</addressOffset>
        </register>
        <register>
          <name>PWR_DOM_GRP_EN</name>
          <description>power domain group repair en</description>
          <addressOffset>0x3258</addressOffset>
        </register>
        <register>
          <name>REPAIR_STATUS</name>
          <description>power domain group repair status</description>
          <addressOffset>0x325C</addressOffset>
        </register>
        <register>
          <name>AX25M_REPAIR_TIM</name>
          <description>AX25M power domain repair timer register</description>
          <addressOffset>0x3260</addressOffset>
        </register>
        <register>
          <name>AX25P_REPAIR_TIM</name>
          <description>AX25P power domain repair timer register</description>
          <addressOffset>0x3264</addressOffset>
        </register>
        <register>
          <name>GNNE_REPAIR_TIM</name>
          <description>GNNE power domain repair timer register</description>
          <addressOffset>0x3268</addressOffset>
        </register>
        <register>
          <name>SRAM0_REPAIR_TIM</name>
          <description>SRAM0 power domain repair timer register</description>
          <addressOffset>0x326C</addressOffset>
        </register>
        <register>
          <name>SRAM1_REPAIR_TIM</name>
          <description>SRAM1 power domain repair timer register</description>
          <addressOffset>0x3270</addressOffset>
        </register>
        <register>
          <name>ISP_SYS_REPAIR_TIM</name>
          <description>ISP_SYS power domain repair timer register</description>
          <addressOffset>0x3274</addressOffset>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <dim>4</dim>
      <dimIncrement>0x10000</dimIncrement>
      <name>UART%s</name>
      <description>Universal Asynchronous Receivers/Transmitters</description>
      <groupName>Peripheral</groupName>
      <baseAddress>0x96000000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>UART0</name>
        <value>1</value>
      </interrupt>
      <interrupt>
        <name>UART1</name>
        <value>2</value>
      </interrupt>
      <interrupt>
        <name>UART2</name>
        <value>3</value>
      </interrupt>
      <interrupt>
        <name>UART3</name>
        <value>4</value>
      </interrupt>
      <registers>
        <register>
          <name>UART_RBR</name>
          <description>Receive Buffer Register</description>
          <addressOffset>0x0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>RBR</name>
              <description>Receive Buffer Register</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLL</name>
          <description>Divisor Latch (Low) Register</description>
          <addressOffset>0x0</addressOffset>
          <access>read-write</access>
          <fields>
            <field>
              <name>DLL</name>
              <description>Divisor Latch Low</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_THR</name>
          <description>Transmit Holding Register</description>
          <addressOffset>0x0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>THR</name>
              <description>Transmit Holding Register</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLH</name>
          <description>Divisor Latch (High) Register</description>
          <addressOffset>0x4</addressOffset>
          <access>read-write</access>
          <fields>
            <field>
              <name>DLH</name>
              <description>Divisor Latch High</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IER</name>
          <description>Interrupt Enable Register</description>
          <addressOffset>0x4</addressOffset>
          <fields>
            <field>
              <name>PTIME</name>
              <description>Programmable THRE Interrupt Mode Enable</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELCOLR</name>
              <bitRange>[4:4]</bitRange>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EDSSI</name>
              <description>Enable Modem Status Interrupt</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ELSI</name>
              <description>Enable Receiver Line Status Interrupt</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ETBEI</name>
              <description>Enable Transmit Holding Register Empty Interrupt</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ERBFI</name>
              <description>Enable Receive Data Available Interrupt</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FCR</name>
          <description>FIFO Control Register</description>
          <addressOffset>0x8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>RT</name>
              <description>RCVR Trigger</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_CHAR_1</name>
                  <description>1 character in FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_QUARTER_FULL</name>
                  <description>FIFO 1/4 full</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_HALF_FULL</name>
                  <description>FIFO 1/2 full</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_FULL_2</name>
                  <description>FIFO 2 less than full</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TET</name>
              <description>TX Empty Trigger</description>
              <bitRange>[5:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_EMPTY</name>
                  <description>FIFO empty</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_CHAR_2</name>
                  <description>2 characters in FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_QUARTER_FULL</name>
                  <description>FIFO 1/4 full</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_HALF_FULL</name>
                  <description>FIFO 1/2 full</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMAM</name>
              <description>DMA Mode</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Mode 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Mode 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>XFIFOR</name>
              <description>XMIT FIFO Reset</description>
              <bitRange>[2:2]</bitRange>
              <modifiedWriteValues>clear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>reset</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFIFOR</name>
              <description>RCVR FIFO Reset</description>
              <bitRange>[1:1]</bitRange>
              <modifiedWriteValues>clear</modifiedWriteValues>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>reset</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFOE</name>
              <description>FIFO Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_IIR</name>
          <description>Interrupt Identification Register</description>
          <addressOffset>0x8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>FIFOSE</name>
              <description>FIFOs Enabled</description>
              <bitRange>[7:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ID</name>
              <description>Interrupt ID</description>
              <bitRange>[3:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODEM_STATUS</name>
                  <description>modem status</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NO_INTERRUPT_PENDING</name>
                  <description>no interrupt pending</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>THR_EMPTY</name>
                  <description>THR empty</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVED_DATA_AVAILABLE</name>
                  <description>received data available</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RECEIVER_LINE_STATUS</name>
                  <description>receiver line status</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY_DETECT</name>
                  <description>busy detect</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHARACTER_TIMEOUT</name>
                  <description>character timeout</description>
                  <value>0xC</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR</name>
          <description>Line Control Register</description>
          <addressOffset>0xC</addressOffset>
          <fields>
            <field>
              <name>DLAB</name>
              <description>Divisor Latch Access Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BC</name>
              <description>Break Control Bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SP</name>
              <description>Stick Parity</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>EPS</name>
              <description>Even Parity Select</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ODD_PARITY</name>
                  <description>an odd parity is transmitted or checked</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EVEN_PARITY</name>
                  <description>an even parity is transmitted or checked</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PEN</name>
              <description>Parity Enable</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>STOP</name>
              <description>Number of stop bits</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>STOP_1BIT</name>
                  <description>1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>STOP_1_5BIT_OR_2BIT</name>
                  <description>1.5 stop bits or 2 stop bits</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS</name>
              <description>Data Length Select</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CHAR_5BITS</name>
                  <description>5 data bits per character</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAR_6BITS</name>
                  <description>6 data bits per character</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAR_7BITS</name>
                  <description>7 data bits per character</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHAR_8BITS</name>
                  <description>8 data bits per character</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MCR</name>
          <description>Modem Control Register</description>
          <addressOffset>0x10</addressOffset>
          <fields>
            <field>
              <name>SIRE</name>
              <description>SIR Mode Enable</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE</name>
              <description>Automatic Flow Control Enable</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>LOOPBACK</name>
              <description>Loopback Bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT2</name>
              <description>Out2</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT2_0</name>
                  <description>out2_n de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUT2_1</name>
                  <description>out2_n asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OUT1</name>
              <description>Out1</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>OUT1_0</name>
                  <description>out1_n de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUT1_1</name>
                  <description>out1_n asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RTS</name>
              <description>Request to Send</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INACTIVE</name>
                  <description>Request to Send rts_n de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Request to Send rts_n asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DTR</name>
              <description>Data Terminal Ready</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INACTIVE</name>
                  <description>Data Terminal Ready dtr_n de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Data Terminal Ready dtr_n asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LSR</name>
          <description>Line Status Register</description>
          <addressOffset>0x14</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ADDR_RCVD</name>
              <description>Address Received Bit</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DATA</name>
                  <description>the character is data</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDR</name>
                  <description>the character is an address</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFE</name>
              <description>Receive FIFO Error Bit</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_RX_FIFO_ERROR</name>
                  <description>no error in RX FIFO</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>RX_FIFO_ERROR</name>
                  <description>error in RX FIFO</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TEMT</name>
              <description>Transmitter Empty Bit</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>transmitter is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>transmitter is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>THRE</name>
              <description>Transmit Holding Register Empty Bit</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>transmitter is not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>transmitter is empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BI</name>
              <description>Break Interrupt Bit</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_BREAK</name>
                  <description>no break detected</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BREAK</name>
                  <description>break detected</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FE</name>
              <description>Framing Error Bit</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_FRAMING_ERROR</name>
                  <description>no framing error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FRAMING_ERROR</name>
                  <description>framing error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PE</name>
              <description>Parity Error Bit</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_PARITY_ERROR</name>
                  <description>no parity error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PARITY_ERROR</name>
                  <description>parity error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>OE</name>
              <description>Overrun Error Bit</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_OVERRUN_ERROR</name>
                  <description>no overrun error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OVERRUN_ERROR</name>
                  <description>overrun error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DR</name>
              <description>Data Ready Bit</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_READY</name>
                  <description>data not ready</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>READY</name>
                  <description>data ready</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_MSR</name>
          <description>Modem Status Register</description>
          <addressOffset>0x18</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>DCD</name>
              <description>Data Carrier Detect</description>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <description>dcd_n input is de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <description>dcd_n input is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RI</name>
              <description>Ring Indicator</description>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <description>ri_n input is de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <description>ri_n input is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DSR</name>
              <description>Data Set Ready</description>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <description>dsr_n input is de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <description>dsr_n input is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CTS</name>
              <description>Clear To Send</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <description>cts_n input is de-asserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <description>cts_n input is asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDCD</name>
              <description>Delta Data Carrier Detect</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <description>no change on dcd_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <description>change on dcd_n since last read of MSR</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TERI</name>
              <description>Trailing Edge of Ring Indicator</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <description>no change on ri_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <description>change on ri_n since last read of MSR</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DDST</name>
              <description>Delta Data Set Ready</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <description>no change on dsr_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <description>change on dsr_n since last read of MSR</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DCTS</name>
              <description>Delta Clear To Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_CHANGE</name>
                  <description>no change on cts_n since last read of MSR</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>CHANGE</name>
                  <description>change on cts_n since last read of MSR</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SCR</name>
          <description>Scratch Pad Register</description>
          <addressOffset>0x1C</addressOffset>
          <fields>
            <field>
              <name>SCR</name>
              <description>Scratch Pad Register</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LPDLL</name>
          <description>Low Power Divisor Latch Low Register</description>
          <addressOffset>0x20</addressOffset>
          <fields>
            <field>
              <name>LPDLL</name>
              <description>Low Power Divisor Latch Low Register</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LPDLH</name>
          <description>Low Power Divisor Latch High Register</description>
          <addressOffset>0x24</addressOffset>
          <fields>
            <field>
              <name>LPDLH</name>
              <description>Low Power Divisor Latch High Register</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>UART_SRBR%s</name>
          <description>Shadow Receive Buffer Register</description>
          <addressOffset>0x30</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>SRBR</name>
              <description>Shadow Receive Buffer Register</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>16</dim>
          <dimIncrement>4</dimIncrement>
          <name>UART_STHR%s</name>
          <description>Shadow Transmit Holding Register</description>
          <addressOffset>0x30</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>STHR</name>
              <description>Shadow Transmit Holding Register</description>
              <bitRange>[8:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_FAR</name>
          <description>FIFO Access Register</description>
          <addressOffset>0x70</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>FAR</name>
              <description>FIFO Access</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO access mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO access mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFR</name>
          <description>Transmit FIFO Read</description>
          <addressOffset>0x74</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>TFR</name>
              <description>Transmit FIFO Read</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFW</name>
          <description>Receive FIFO control</description>
          <addressOffset>0x78</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>RFFE</name>
              <description>Receive FIFO Framing Error</description>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Receive FIFO framing error disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Receive FIFO framing error enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFPE</name>
              <description>Receive FIFO Parity Error</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Receive FIFO parity error disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Receive FIFO parity error enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFWD</name>
              <description>Receive FIFO Write Data</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_USR</name>
          <description>UART Status Register</description>
          <addressOffset>0x7C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>RFF</name>
              <description>Receive FIFO Full</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>Receive FIFO not full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>Receive FIFO full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RFNE</name>
              <description>Receive FIFO Not Empty</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>Receive FIFO empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>Receive FIFO not empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFE</name>
              <description>Transmit FIFO Empty</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_EMPTY</name>
                  <description>Transmit FIFO not empty</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EMPTY</name>
                  <description>Transmit FIFO empty</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>TFNF</name>
              <description>Transmit FIFO Not Full</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FULL</name>
                  <description>Transmit FIFO full</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NOT_FULL</name>
                  <description>Transmit FIFO not full</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BUSY</name>
              <description>UART Busy</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>IDLE</name>
                  <description>uart is idle or inactive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BUSY</name>
                  <description>uart is busy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TFL</name>
          <description>Transmit FIFO Level</description>
          <addressOffset>0x80</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>TFL</name>
              <description>Transmit FIFO Level</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RFL</name>
          <description>Receive FIFO Level</description>
          <addressOffset>0x84</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>RFL</name>
              <description>Receive FIFO Level</description>
              <bitRange>[5:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SRR</name>
          <addressOffset>0x88</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>XFR</name>
              <description>XMIT FIFO Reset</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>RFR</name>
              <description>RCVR FIFO Reset</description>
              <bitRange>[1:1]</bitRange>
            </field>
            <field>
              <name>UR</name>
              <description>UART Reset</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>RESET</name>
                  <description>Reset UART</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SRTS</name>
          <addressOffset>0x8C</addressOffset>
          <fields>
            <field>
              <name>SRTS</name>
              <description>Shadow Request to Send</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DEASSERTED</name>
                  <description>Deasserted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ASSERTED</name>
                  <description>Asserted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SBCR</name>
          <addressOffset>0x90</addressOffset>
          <fields>
            <field>
              <name>SBCR</name>
              <description>Shadow Break Control</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_BREAK</name>
                  <description>No spacing on serial output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BREAK</name>
                  <description>Serial output forced to the spacing</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SDMAM</name>
          <description>Shadow DMA Mode</description>
          <addressOffset>0x94</addressOffset>
          <fields>
            <field>
              <name>SDMAM</name>
              <description>Shadow DMA Mode</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Mode 0</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Mode 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SFE</name>
          <description>Shadow FIFO Enable</description>
          <addressOffset>0x98</addressOffset>
          <fields>
            <field>
              <name>SFE</name>
              <description>Shadow FIFO Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_SRT</name>
          <description>Shadow Receive Trigger</description>
          <addressOffset>0x9C</addressOffset>
          <fields>
            <field>
              <name>SRT</name>
              <description>Shadow RCVR Trigger</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_CHAR_1</name>
                  <description>1 character in FIFO</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_QUARTER_FULL</name>
                  <description>FIFO 1/4 full</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_HALF_FULL</name>
                  <description>FIFO 1/2 full</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_FULL_2</name>
                  <description>FIFO 2 less than full</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_STET</name>
          <description>Shadow Transmit Empty Trigger</description>
          <addressOffset>0xA0</addressOffset>
          <fields>
            <field>
              <name>STET</name>
              <description>Shadow TX Empty Trigger</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_EMPTY</name>
                  <description>FIFO empty</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_CHAR_2</name>
                  <description>2 characters in FIFO</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_QUARTER_FULL</name>
                  <description>FIFO 1/4 full</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_HALF_FULL</name>
                  <description>FIFO 1/2 full</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_HTX</name>
          <description>Halt Tx</description>
          <addressOffset>0xA4</addressOffset>
          <fields>
            <field>
              <name>HTX</name>
              <description>Halt Tx</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Halt Transmission disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Halt Transmission enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DMASA</name>
          <description>DMA Software Acknowledge Register</description>
          <addressOffset>0xA8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>DMASA</name>
              <description>DMA Software Acknowledge Register</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SOFT_ACK</name>
                  <description>DMA software acknowledge</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TCR</name>
          <description>enable or disable RS485 mode</description>
          <addressOffset>0xAC</addressOffset>
          <resetValue>0x4</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>XFER_MODE</name>
              <description>Transfer Mode</description>
              <bitRange>[4:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <description>Mode 0</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <description>Mode 1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE2</name>
                  <description>Mode 2</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DE_POL</name>
              <description>Driver Enable Polarity</description>
              <bitRange>[2:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE_LOW</name>
                  <description>Driver Enable active low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE_HIGH</name>
                  <description>Driver Enable active high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RE_POL</name>
              <description>Receiver Enable Polarity</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE_LOW</name>
                  <description>Receiver Enable active low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE_HIGH</name>
                  <description>Receiver Enable active high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RS485_EN</name>
              <description>RS485 Transfer Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>RS485 transfer disable</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>RS485 transfer enable</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DE_EN</name>
          <description>The Driver Output Enable Register</description>
          <addressOffset>0xB0</addressOffset>
          <fields>
            <field>
              <name>DE_EN</name>
              <description>DE Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>De-assert 'de' signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Assert 'de' signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RE_EN</name>
          <description>The Receiver Output Enable Register</description>
          <addressOffset>0xB4</addressOffset>
          <fields>
            <field>
              <name>RE_EN</name>
              <description>RE Enable</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>De-assert 're' signal</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Assert 're' signal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DET</name>
          <description>The Driver Output Enable Timing Register</description>
          <addressOffset>0xB8</addressOffset>
          <fields>
            <field>
              <name>DE_DEASSERTION_TIME</name>
              <description>DE Deassertion Time</description>
              <bitRange>[23:16]</bitRange>
            </field>
            <field>
              <name>DE_ASSERTION_TIME</name>
              <description>DE Assertion Time</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TAT</name>
          <description>The Turn Around Timing Register</description>
          <addressOffset>0xBC</addressOffset>
          <fields>
            <field>
              <name>RE_TO_DE</name>
              <description>Receiver Enable to Driver Enable Turn Around Time</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>DE_TO_RE</name>
              <description>Driver Enable to Receiver Enable Turn Around Time</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_DLF</name>
          <description>Fractional Baud rate Divisor</description>
          <addressOffset>0xC0</addressOffset>
          <fields>
            <field>
              <name>DLF</name>
              <description>Fractional part of divisor</description>
              <bitRange>[3:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_RAR</name>
          <description>Receive Address Register</description>
          <addressOffset>0xC4</addressOffset>
          <fields>
            <field>
              <name>RAR</name>
              <description>Receive Address</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_TAR</name>
          <description>Transmit Address Register</description>
          <addressOffset>0xC8</addressOffset>
          <fields>
            <field>
              <name>TAR</name>
              <description>Transmit Address</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_LCR_EXT</name>
          <description>Line Control Register Extended</description>
          <addressOffset>0xCC</addressOffset>
          <fields>
            <field>
              <name>TRANSMIT_MODE</name>
              <description>Transmit Mode Control</description>
              <bitRange>[3:3]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>MODE0</name>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>MODE1</name>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SEND_ADDR</name>
              <description>Send Address Control</description>
              <bitRange>[2:2]</bitRange>
            </field>
            <field>
              <name>ADDR_MATCH</name>
              <description>Address Match Mode</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NORMAL_MODE</name>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDRESS_MATCH_MODE</name>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DLS_E</name>
              <description>Extension for DLS</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_CPR</name>
          <description>Component Parameter Register</description>
          <addressOffset>0xF4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>FIFO_MODE</name>
              <description>FIFO Mode</description>
              <bitRange>[23:16]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>FIFO_MODE_0</name>
                  <description>FIFO mode is 0</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_16</name>
                  <description>FIFO mode is 16</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_32</name>
                  <description>FIFO mode is 32</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_64</name>
                  <description>FIFO mode is 64</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_128</name>
                  <description>FIFO mode is 128</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_256</name>
                  <description>FIFO mode is 256</description>
                  <value>0x10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_512</name>
                  <description>FIFO mode is 512</description>
                  <value>0x20</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_1024</name>
                  <description>FIFO mode is 1024</description>
                  <value>0x40</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>FIFO_MODE_2048</name>
                  <description>FIFO mode is 2048</description>
                  <value>0x80</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DMA_EXTRA</name>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>DMA_EXTRA disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>DMA_EXTRA enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>UART_ADD_ENCODED_PARAMS</name>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>UART_ADD_ENCODED_PARAMS disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>UART_ADD_ENCODED_PARAMS enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SHADOW</name>
              <bitRange>[11:11]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>SHADOW disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>SHADOW enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_STAT</name>
              <bitRange>[10:10]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO_STAT disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO_STAT enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>FIFO_ACCESS</name>
              <bitRange>[9:9]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>FIFO_ACCESS disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>FIFO_ACCESS enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADDITIONAL_FEATURES</name>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>ADDITIONAL_FEATURES disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>ADDITIONAL_FEATURES enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_LP_MODE</name>
              <bitRange>[7:7]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>SIR_LP_MODE disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>SIR_LP_MODE enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>SIR_MODE</name>
              <bitRange>[6:6]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>SIR_MODE disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>SIR_MODE enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>THRE_MODE</name>
              <bitRange>[5:5]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>THRE_MODE disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>THRE_MODE enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>AFCE_MODE</name>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>AFCE_MODE disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>AFCE_MODE enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APB_DATA_WIDTH</name>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>APB_8BITS</name>
                  <description>APB data width is 8 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB_16BITS</name>
                  <description>APB data width is 16 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB_32BITS</name>
                  <description>APB data width is 32 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_UCV</name>
          <addressOffset>0xF8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>UART_COMPONENT_VERSION</name>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>UART_CTR</name>
          <addressOffset>0xFC</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>PERIPHERAL_ID</name>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>GPIO</name>
      <description>General Purpose I/O</description>
      <groupName>Peripheral</groupName>
      <baseAddress>0x97050000</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x1000</size>
        <usage>registers</usage>
      </addressBlock>
      <interrupt>
        <name>GPIO</name>
        <value>19</value>
      </interrupt>
      <registers>
        <register>
          <name>GPIO_SWPORTA_DR</name>
          <description>data register</description>
          <addressOffset>0x00</addressOffset>
          <fields>
            <field>
              <name>GPIO_SWPORTA_DR</name>
              <description>Values written to this register are output on the I/O signals for Port A if the corresponding data direction bits for Port A are set to Output mode and the corresponding control bit for Port A is set to Software mode. The value read back is equal to the last value written to this register.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_SWPORTA_DDR</name>
          <description>data direction</description>
          <addressOffset>0x04</addressOffset>
          <fields>
            <field>
              <name>GPIO_SWPORTA_DDR</name>
              <description>Values written to this register independently control the direction of the corresponding data bit in Port A. The default direction can be configured as input or output after system reset through the GPIO_DFLT_DIR_A parameter.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INPUT</name>
                  <description>Input Direction</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>OUTPUT</name>
                  <description>Output Direction</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_SWPORTA_CTL</name>
          <description>data source control</description>
          <addressOffset>0x08</addressOffset>
          <fields>
            <field>
              <name>GPIO_SWPORTA_CTL</name>
              <description>The data and control source for a signal can come from either software or hardware; this bit selects between them.</description>
              <bitRange>[0:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INTEN</name>
          <description>interrupt enable</description>
          <addressOffset>0x30</addressOffset>
          <fields>
            <field>
              <name>GPIO_INTEN</name>
              <description>Allows each bit of Port A to be configured for interrupts. By default the generation of interrupts is disabled. Whenever a 1 is written to a bit of this register, it configures the corresponding bit on Port A to become an interrupt; otherwise, Port A operates as a normal GPIO signal. Interrupts are disabled on the corresponding bits of Port A if the corresponding data direction register is set to Output or if Port A mode is set to Hardware.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Interrupt is disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Interrupt is enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INTMASK</name>
          <description>interrupt mask</description>
          <addressOffset>0x34</addressOffset>
          <fields>
            <field>
              <name>GPIO_INTMASK</name>
              <description>Controls whether an interrupt on Port A can create an interrupt for the interrupt controller by not masking it. By default, all interrupts bits are unmasked. Whenever a 1 is written to a bit in this register, it masks the interrupt generation capability for this signal; otherwise interrupts are allowed through. The unmasked status can be read as well as the resultant status after masking.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Interrupt bits are unmasked</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Mask interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INTTYPE_LEVEL</name>
          <description>interrupt level</description>
          <addressOffset>0x38</addressOffset>
          <fields>
            <field>
              <name>GPIO_INTTYPE_LEVEL</name>
              <description>Controls the type of interrupt that can occur on Port A. Whenever a 0 is written to a bit of this register, it configures the interrupt type to be level- sensitive; otherwise, it is edgesensitive.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEVEL_SENSITIVE</name>
                  <description>Interrupt is level sensitive</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE_SENSITIVE</name>
                  <description>Interrupt is edge sensitive</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INT_POLARITY</name>
          <description>interrupt polarity</description>
          <addressOffset>0x3C</addressOffset>
          <fields>
            <field>
              <name>GPIO_INT_POLARITY</name>
              <description>Controls the polarity of edge or level sensitivity that can occur on input of Port A. Whenever a 0 is written to a bit of this register, it configures the interrupt type to falling-edge or active-low sensitive; otherwise, it is rising-edge or active-high sensitive.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>ACTIVE_LOW</name>
                  <description>Active Low polarity</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE_HIGH</name>
                  <description>Active High polarity</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INTSTATUS</name>
          <description>interrupt status</description>
          <addressOffset>0x40</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>GPIO_INTSTATUS</name>
              <description>Interrupt status of Port A.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INACTIVE</name>
                  <description>Inactive</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Active</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_RAW_INTSTATUS</name>
          <description>raw interrupt status</description>
          <addressOffset>0x44</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>GPIO_RAW_INTSTATUS</name>
              <description>Raw interrupt status of Port A (premasking bits).</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>INACTIVE</name>
                  <description>Inactive</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ACTIVE</name>
                  <description>Active</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_DEBOUNCE</name>
          <description>debounce enable</description>
          <addressOffset>0x48</addressOffset>
          <fields>
            <field>
              <name>GPIO_DEBOUNCE</name>
              <description>Controls whether an external signal that is the source of an interrupt needs to be debounced to remove any spurious glitches. Writing a 1 to a bit in this register enables the debouncing circuitry. A signal must be valid for two periods of an external clock before it is internally processed.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLE</name>
                  <description>Disable debounce</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLE</name>
                  <description>Enable debounce</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_PORTA_EOI</name>
          <description>end of interrupt</description>
          <addressOffset>0x4C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>GPIO_PORTA_EOI</name>
              <description>Controls the clearing of edge type interrupts from Port A. When a 1 is written into a corresponding bit of this register, the interrupt is cleared. All interrupts are cleared when Port A is not configured for interrupts.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>CLEAR</name>
                  <description>Clear interrupt</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_EXT_PORTA</name>
          <description>external port</description>
          <addressOffset>0x50</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>GPIO_EXT_PORTA</name>
              <description>This register always reflects the signals value on the External Port A.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_LS_SYNC</name>
          <description>synchronization level</description>
          <addressOffset>0x60</addressOffset>
        </register>
        <register>
          <name>GPIO_ID_CODE</name>
          <description>ID info</description>
          <addressOffset>0x64</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>GPIO_ID_CODE</name>
              <description>This is a user-specified code that a system can read. It can be used for chip identification, and so on.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_INT_BOTHEDGE</name>
          <description>interrupt edge type</description>
          <addressOffset>0x68</addressOffset>
          <fields>
            <field>
              <name>GPIO_INT_BOTHEDGE</name>
              <description>Controls the edge type of interrupt that can occur on Port A. Whenever a particular bit is programmed to 1, it enables the generation of interrupts on both the rising edge and the falling edge of an external input signal corresponding to that bit on port A. - The values programmed in the registers gpio_intype_level and gpio_int_polarity for this particular bit are not considered when the corresponding bit of this register is set to 1. - Whenever a particular bit is programmed to 0, the interrupt type depends on the value of the corresponding bits in the gpio_inttype_level and gpio_int_polarity registers.</description>
              <bitRange>[31:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE_EDGE</name>
                  <description>Single Edge sensitive</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH_EDGE</name>
                  <description>Both Edge sensitive</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_VER_ID_CODE</name>
          <description>version info</description>
          <addressOffset>0x6C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>GPIO_VER_ID_CODE</name>
              <description>ASCII value for each number in the version, followed by *. For example 32_31_32_2A represents the version 2.12*.</description>
              <bitRange>[31:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_CONFIG_REG2</name>
          <description>parameters info</description>
          <addressOffset>0x70</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ENCODED_ID_PWIDTH_A</name>
              <description>The value of this register is derived from the GPIO_PWIDTH_A configuration parameter</description>
              <bitRange>[4:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>GPIO_CONFIG_REG1</name>
          <description>parameters info</description>
          <addressOffset>0x74</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>INTERRUPT_BOTH_EDGE_TYPE</name>
              <description>The value of this register is derived from the GPIO_INT_BOTHEDGE configuration parameter</description>
              <bitRange>[21:21]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>SINGLE_EDGE</name>
                  <description>Interrupt generation on rising or falling edge</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>BOTH_EDGE</name>
                  <description>Interrupt generation on both rising and falling edge</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ENCODED_ID_WIDTH</name>
              <description>The value of this register is derived from the GPIO_ID_WIDTH configuration parameter.</description>
              <bitRange>[20:16]</bitRange>
            </field>
            <field>
              <name>GPIO_ID</name>
              <description>The value of this register is derived from the GPIO_ID configuration parameter.</description>
              <bitRange>[15:15]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_INCLUDED</name>
                  <description>GPIO_ID not included</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCLUDED</name>
                  <description>GPIO_ID included</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ADD_ENCODED_PARAMS</name>
              <description>The value of this register is derived from the GPIO_ADD_ENCODED_PARAMS configuration parameter.</description>
              <bitRange>[14:14]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_ADDED</name>
                  <description>Encoded parameters not added</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ADDED</name>
                  <description>Encoded parameters added</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEBOUNCE</name>
              <description>The value of this register is derived from the GPIO_DEBOUNCE configuration parameter.</description>
              <bitRange>[13:13]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXCLUDE</name>
                  <description>Exclude debounce capability</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCLUDE</name>
                  <description>Include debounce capability</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>PORTA_INTR</name>
              <description>The value of this register is derived from the GPIO_PORTA_INTR configuration parameter.</description>
              <bitRange>[12:12]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>PORT A is not used as an interrupt source</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>PORT A is used as an interrupt source</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>A,B,C,D</dimIndex>
              <name>HW_PORT%s</name>
              <description>The value of this register is derived from the GPIO_HW_PORT[ABCD] configuration parameter.</description>
              <bitRange>[8:8]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXCLUDED</name>
                  <description>PORT has external, auxiliary hardware signals excluded</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>INCLUDED</name>
                  <description>PORT has external, auxiliary hardware signals included</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <dim>4</dim>
              <dimIncrement>1</dimIncrement>
              <dimIndex>A,B,C,D</dimIndex>
              <name>PORT%s_SINGLE_CTL</name>
              <description>The value of this register is derived from the GPIO_PORT[ABCD]_SINGLE_CTL configuration parameter.</description>
              <bitRange>[4:4]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_SINGLE</name>
                  <description>PORT is not controlled from a single source</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SINGLE</name>
                  <description>PORT is controlled from a single source</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <!-- 
              3:2 NUM_PORTS
              1:0 APB_DATA_WIDTH
             -->
            <field>
              <name>NUM_PORTS</name>
              <description>The value of this register is derived from the GPIO_NUM_PORT configuration parameter.</description>
              <bitRange>[3:2]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NUM_PORTS_1</name>
                  <description>One port</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NUM_PORTS_2</name>
                  <description>Two ports</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NUM_PORTS_3</name>
                  <description>Three ports</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>NUM_PORTS_4</name>
                  <description>Four ports</description>
                  <value>0x3</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>APB_DATA_WIDTH</name>
              <description>The value of this register is derived from the GPIO_APB_DATA_WIDTH configuration parameter.</description>
              <bitRange>[1:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>APB_8BITS</name>
                  <description>APB DATA WIDTH is 8 bits</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB_16BITS</name>
                  <description>APB DATA WIDTH is 16 bits</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>APB_32BITS</name>
                  <description>APB DATA WIDTH is 32 bits</description>
                  <value>0x2</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>MTIMER</name>
      <description>Machine Timer</description>
      <groupName>CPU</groupName>
      <baseAddress>0x9E000000</baseAddress>
      <registers>
        <register>
          <name>MTIME</name>
          <description>real-time counter register\n\nA constant frequency real-time counter. A timer interrupt is generated when mtime >= mtimecmp</description>
          <addressOffset>0x0</addressOffset>
          <size>64</size>
        </register>
        <register>
          <dim>2</dim>
          <dimIncrement>0x8</dimIncrement>
          <name>MTIMECMP%s</name>
          <description>stores a 64-bit value for comparing with mtime for generate core[i] timer interrupt\n\nstores a 64-bit value for comparing with mtime for generate core[i] timer interrupt when mtime >= mtimecmp[i]</description>
          <addressOffset>0x8</addressOffset>
          <size>64</size>
          <resetValue>0xFFFFFFFFFFFFFFFF</resetValue>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>PLIC_SW</name>
      <description>software Platform-Level Interrupt Controller</description>
      <groupName>CPU</groupName>
      <baseAddress>0x9E400000</baseAddress>
      <registers>
        <register>
          <name>FEATURE_ENABLE</name>
          <description>Feature Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>PREEMPTIVE_PRIORITY_INTERRUPT_ENABLE</name>
              <description>Preemptive Priority Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Preemptive priority interrupt feature is Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Preemptive priority interrupt feature is Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VECTORED_MODE_ENABLE</name>
              <description>Enable Vectored Mode for PLIC\n\nAX25MP not support vector mode</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Vectored mode is Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Vectored mode is Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>127</dim>
          <dimIncrement>0x4</dimIncrement>
          <dimIndex>1-127</dimIndex>
          <name>SOURCE%s_PRIORITY</name>
          <description>Priority Register for Source[i]</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>PRIORITY</name>
              <description>Interrupt Source Priority</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>PENDING%s</name>
          <description>Souce[i:i+31] interrupt pending</description>
          <addressOffset>0x1000</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>SOURCE%s</name>
              <description>Source[i] interrupt pending status</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PENDING</name>
                  <description>Source[i] interrupt is not pending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Source[i] interrupt is pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>TRIGGER%s</name>
          <description>Souce[i:i+31] interrupt trigger type</description>
          <addressOffset>0x1080</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>SOURCE%s</name>
              <description>Source[i] interrupt trigger type</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEVEL</name>
                  <description>Level Triggered</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE</name>
                  <description>Edge Triggered</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <cluster>
          <dim>2</dim>
          <dimIncrement>128</dimIncrement>
          <name>TARGET%s_ENABLE</name>
          <description>Target[M] enable registers</description>
          <addressOffset>0x2000</addressOffset>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>ENABLE%s</name>
            <description>Target[i:i+31] enable registers</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <dim>32</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>SOURCE%s</name>
                <description>SOURCE[i] enable status</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLED</name>
                    <description>Target[i] is disabled</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLED</name>
                    <description>Target[i] is enabled</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <dim>2</dim>
          <dimIncrement>0x1000</dimIncrement>
          <name>CONTEXT%s</name>
          <description>Target[M]'s context: priority threshold, claim and complete, preempted priority</description>
          <addressOffset>0x200000</addressOffset>
          <register>
            <name>THRESHOLD</name>
            <description>Target[M]'s priority threshold register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>THRESHOLD</name>
                <description>Target[M]'s priority threshold</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>CLAIM_COMPLETE</name>
            <description>Target[M]'s claim and complete register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>CLAIM_COMPLETE</name>
                <description>Target[M]'s claim and complete</description>
                <bitRange>[15:0]</bitRange>
                <writeConstraint>
                  <range>
                    <minimum>0</minimum>
                    <maximum>127</maximum>
                  </range>
                </writeConstraint>
              </field>
            </fields>
          </register>
          <register>
            <name>PREEMPTED_PRIORITY</name>
            <description>Target[M]'s preempted priority register\n\nprovide the preempted priority stack information for each target</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <dim>16</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>PREEMPTED_PRIORITY%s</name>
                <description>Target[M]'s preempted priority[P]</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_PREEMPTED</name>
                    <description>This priority no preempted by a higher priority interrupt</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PREEMPTED</name>
                    <description>This priority has been preempted by a higher priority interrupt</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>NUMBER_INTERRUPT_TARGET</name>
          <description>Number of interrupt and target configuration register</description>
          <addressOffset>0x1100</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>TARGET</name>
              <description>Number of supported target</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>INTERRUPT</name>
              <description>Number of supported interrupt</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>VERSION_MAX_PRIORITY_CONFIGURATION</name>
          <description>Version and Maximum priority configuration register</description>
          <addressOffset>0x1104</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>MAX_PRIORITY</name>
              <description>The maximum priority supported</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>VERSION</name>
              <description>The version of the AndeStar V5 PLIC design</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

    <peripheral>
      <name>PLIC</name>
      <description>Platform-Level Interrupt Controller</description>
      <groupName>CPU</groupName>
      <baseAddress>0x9EC00000</baseAddress>
      <registers>
        <register>
          <name>FEATURE_ENABLE</name>
          <description>Feature Enable Register</description>
          <addressOffset>0x0</addressOffset>
          <fields>
            <field>
              <name>PREEMPTIVE_PRIORITY_INTERRUPT_ENABLE</name>
              <description>Preemptive Priority Interrupt Enable</description>
              <bitRange>[1:1]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Preemptive priority interrupt feature is Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Preemptive priority interrupt feature is Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>VECTORED_MODE_ENABLE</name>
              <description>Enable Vectored Mode for PLIC\n\nAX25MP not support vector mode</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>DISABLED</name>
                  <description>Vectored mode is Disabled</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>ENABLED</name>
                  <description>Vectored mode is Enabled</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>127</dim>
          <dimIncrement>0x4</dimIncrement>
          <dimIndex>1-127</dimIndex>
          <name>SOURCE%s_PRIORITY</name>
          <description>Priority Register for Source[i]</description>
          <addressOffset>0x4</addressOffset>
          <resetValue>0x1</resetValue>
          <resetMask>0xF</resetMask>
          <fields>
            <field>
              <name>PRIORITY</name>
              <description>Interrupt Source Priority</description>
              <bitRange>[7:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>PENDING%s</name>
          <description>Souce[i:i+31] interrupt pending</description>
          <addressOffset>0x1000</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>SOURCE%s</name>
              <description>Source[i] interrupt pending status</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NOT_PENDING</name>
                  <description>Source[i] interrupt is not pending</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>PENDING</name>
                  <description>Source[i] interrupt is pending</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <dim>4</dim>
          <dimIncrement>0x4</dimIncrement>
          <name>TRIGGER%s</name>
          <description>Souce[i:i+31] interrupt trigger type</description>
          <addressOffset>0x1080</addressOffset>
          <fields>
            <field>
              <dim>32</dim>
              <dimIncrement>0x1</dimIncrement>
              <name>SOURCE%s</name>
              <description>Source[i] interrupt trigger type</description>
              <bitRange>[0:0]</bitRange>
              <enumeratedValues>
                <enumeratedValue>
                  <name>LEVEL</name>
                  <description>Level Triggered</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>EDGE</name>
                  <description>Edge Triggered</description>
                  <value>0x1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <cluster>
          <dim>4</dim>
          <dimIncrement>128</dimIncrement>
          <name>TARGET%s_ENABLE</name>
          <description>Target[M] enable registers</description>
          <addressOffset>0x2000</addressOffset>
          <register>
            <dim>4</dim>
            <dimIncrement>0x4</dimIncrement>
            <name>ENABLE%s</name>
            <description>Target[i:i+31] enable registers</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <dim>32</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>SOURCE%s</name>
                <description>SOURCE[i] enable status</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>DISABLED</name>
                    <description>Target[i] is disabled</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>ENABLED</name>
                    <description>Target[i] is enabled</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <cluster>
          <dim>4</dim>
          <dimIncrement>0x1000</dimIncrement>
          <name>CONTEXT%s</name>
          <description>Target[M]'s context: priority threshold, claim and complete, preempted priority</description>
          <addressOffset>0x200000</addressOffset>
          <register>
            <name>THRESHOLD</name>
            <description>Target[M]'s priority threshold register</description>
            <addressOffset>0x0</addressOffset>
            <fields>
              <field>
                <name>THRESHOLD</name>
                <description>Target[M]'s priority threshold</description>
                <bitRange>[15:0]</bitRange>
              </field>
            </fields>
          </register>
          <register>
            <name>CLAIM_COMPLETE</name>
            <description>Target[M]'s claim and complete register</description>
            <addressOffset>0x4</addressOffset>
            <fields>
              <field>
                <name>CLAIM_COMPLETE</name>
                <description>Target[M]'s claim and complete</description>
                <bitRange>[15:0]</bitRange>
                <writeConstraint>
                  <range>
                    <minimum>0</minimum>
                    <maximum>127</maximum>
                  </range>
                </writeConstraint>
              </field>
            </fields>
          </register>
          <register>
            <name>PREEMPTED_PRIORITY</name>
            <description>Target[M]'s preempted priority register\n\nprovide the preempted priority stack information for each target</description>
            <addressOffset>0x8</addressOffset>
            <fields>
              <field>
                <dim>16</dim>
                <dimIncrement>0x1</dimIncrement>
                <name>PREEMPTED_PRIORITY%s</name>
                <description>Target[M]'s preempted priority[P]</description>
                <bitRange>[0:0]</bitRange>
                <enumeratedValues>
                  <enumeratedValue>
                    <name>NO_PREEMPTED</name>
                    <description>This priority no preempted by a higher priority interrupt</description>
                    <value>0x0</value>
                  </enumeratedValue>
                  <enumeratedValue>
                    <name>PREEMPTED</name>
                    <description>This priority has been preempted by a higher priority interrupt</description>
                    <value>0x1</value>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
        </cluster>
        <register>
          <name>NUMBER_INTERRUPT_TARGET</name>
          <description>Number of interrupt and target configuration register</description>
          <addressOffset>0x1100</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>TARGET</name>
              <description>Number of supported target</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>INTERRUPT</name>
              <description>Number of supported interrupt</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
        <register>
          <name>VERSION_MAX_PRIORITY_CONFIGURATION</name>
          <description>Version and Maximum priority configuration register</description>
          <addressOffset>0x1104</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>MAX_PRIORITY</name>
              <description>The maximum priority supported</description>
              <bitRange>[31:16]</bitRange>
            </field>
            <field>
              <name>VERSION</name>
              <description>The version of the AndeStar V5 PLIC design</description>
              <bitRange>[15:0]</bitRange>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>

  </peripherals>
</device>