Analysis & Synthesis report for CPUProject
Wed Feb 23 22:45:15 2022
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "bus:bus_module|BusMux_32_1:busmux"
 10. Port Connectivity Checks: "bus:bus_module"
 11. Port Connectivity Checks: "register_MDR:MDR"
 12. Port Connectivity Checks: "register_32:MAR"
 13. Port Connectivity Checks: "register_32:IR"
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 23 22:45:15 2022            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPUProject                                       ;
; Top-level Entity Name              ; datapath                                         ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; 0                                                ;
;     Total combinational functions  ; 0                                                ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 91                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; datapath           ; CPUProject         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------+---------+
; div.v                            ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/div.v          ;         ;
; busmux_32_1.v                    ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/busmux_32_1.v  ;         ;
; register_32.v                    ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_32.v  ;         ;
; encoder.v                        ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/encoder.v      ;         ;
; datapath.v                       ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/datapath.v     ;         ;
; boothmul.v                       ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/boothmul.v     ;         ;
; alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/alu.v          ;         ;
; register_64.v                    ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_64.v  ;         ;
; register_PC.v                    ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_PC.v  ;         ;
; register_MDR.v                   ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/register_MDR.v ;         ;
; bus.v                            ; yes             ; User Verilog HDL File  ; C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/bus.v          ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 91    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 91    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |datapath                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 91   ; 0            ; |datapath           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_module|BusMux_32_1:busmux"                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_module"                                                                                                                                                     ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                   ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_sign_extended ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "C_sign_extended[31..1]" will be connected to GND. ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_MDR:MDR"                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; read ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "read[31..1]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_32:MAR"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; output_Q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_32:IR"                                                                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; output_Q ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "output_Q[31..1]" have no fanouts ;
; output_Q ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Feb 23 22:45:10 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPUProject -c CPUProject
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: datapath_tb
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: division
Info (12021): Found 1 design units, including 1 entities, in source file busmux_32_1.v
    Info (12023): Found entity 1: BusMux_32_1
Info (12021): Found 1 design units, including 1 entities, in source file register_32.v
    Info (12023): Found entity 1: register_32
Info (12021): Found 1 design units, including 1 entities, in source file encoder.v
    Info (12023): Found entity 1: encoder_32_5
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file boothmul.v
    Info (12023): Found entity 1: boothmul
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file register_64.v
    Info (12023): Found entity 1: register_64
Info (12021): Found 1 design units, including 1 entities, in source file register_pc.v
    Info (12023): Found entity 1: register_PC
Info (12021): Found 1 design units, including 1 entities, in source file register_mdr.v
    Info (12023): Found entity 1: register_MDR
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: bus
Warning (10236): Verilog HDL Implicit Net warning at datapath.v(79): created implicit net for "C_sign_extended"
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at datapath.v(38): object "ready" assigned a value but never read
Info (12128): Elaborating entity "register_32" for hierarchy "register_32:R0"
Info (12128): Elaborating entity "register_PC" for hierarchy "register_PC:PC"
Info (12128): Elaborating entity "register_MDR" for hierarchy "register_MDR:MDR"
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU"
Info (12128): Elaborating entity "boothmul" for hierarchy "alu:ALU|boothmul:multiplication"
Warning (10199): Verilog HDL Case Statement warning at boothmul.v(20): case item expression never matches the case expression
Info (10264): Verilog HDL Case Statement information at boothmul.v(18): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "division" for hierarchy "alu:ALU|division:divisionModule"
Info (12128): Elaborating entity "register_64" for hierarchy "register_64:Z"
Info (12128): Elaborating entity "bus" for hierarchy "bus:bus_module"
Warning (10036): Verilog HDL or VHDL warning at bus.v(8): object "ready" assigned a value but never read
Info (12128): Elaborating entity "encoder_32_5" for hierarchy "bus:bus_module|encoder_32_5:encoder"
Warning (10762): Verilog HDL Case Statement warning at encoder.v(13): can't check case statement for completeness because the case expression has too many possible states
Info (10264): Verilog HDL Case Statement information at encoder.v(13): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "BusMux_32_1" for hierarchy "bus:bus_module|BusMux_32_1:busmux"
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(19): variable "BusMuxIn_R0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(20): variable "BusMuxIn_R1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(21): variable "BusMuxIn_R2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(22): variable "BusMuxIn_R3" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(23): variable "BusMuxIn_R4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(24): variable "BusMuxIn_R5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(25): variable "BusMuxIn_R6" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(26): variable "BusMuxIn_R7" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(27): variable "BusMuxIn_R8" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(28): variable "BusMuxIn_R9" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(29): variable "BusMuxIn_R10" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(30): variable "BusMuxIn_R11" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(31): variable "BusMuxIn_R12" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(32): variable "BusMuxIn_R13" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(33): variable "BusMuxIn_R14" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(34): variable "BusMuxIn_R15" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(35): variable "BusMuxIn_HI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(36): variable "BusMuxIn_LO" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(37): variable "BusMuxIn_ZHI" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(38): variable "BusMuxIn_ZLOW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(39): variable "BusMuxIn_PC" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(40): variable "BusMuxIn_MDR" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(41): variable "BusMuxIn_InPort" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at busmux_32_1.v(42): variable "C_sign_extended" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 91 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "clr"
    Warning (15610): No output dependent on input pin "r0_in"
    Warning (15610): No output dependent on input pin "r1_in"
    Warning (15610): No output dependent on input pin "r2_in"
    Warning (15610): No output dependent on input pin "r3_in"
    Warning (15610): No output dependent on input pin "r4_in"
    Warning (15610): No output dependent on input pin "r5_in"
    Warning (15610): No output dependent on input pin "r6_in"
    Warning (15610): No output dependent on input pin "r7_in"
    Warning (15610): No output dependent on input pin "r8_in"
    Warning (15610): No output dependent on input pin "r9_in"
    Warning (15610): No output dependent on input pin "r10_in"
    Warning (15610): No output dependent on input pin "r11_in"
    Warning (15610): No output dependent on input pin "r12_in"
    Warning (15610): No output dependent on input pin "r13_in"
    Warning (15610): No output dependent on input pin "r14_in"
    Warning (15610): No output dependent on input pin "r15_in"
    Warning (15610): No output dependent on input pin "PC_in"
    Warning (15610): No output dependent on input pin "Inc_PC"
    Warning (15610): No output dependent on input pin "IR_in"
    Warning (15610): No output dependent on input pin "Y_in"
    Warning (15610): No output dependent on input pin "Z_in"
    Warning (15610): No output dependent on input pin "HI_in"
    Warning (15610): No output dependent on input pin "LO_in"
    Warning (15610): No output dependent on input pin "MAR_in"
    Warning (15610): No output dependent on input pin "MDR_in"
    Warning (15610): No output dependent on input pin "read"
    Warning (15610): No output dependent on input pin "inPort_in"
    Warning (15610): No output dependent on input pin "r0out"
    Warning (15610): No output dependent on input pin "r1out"
    Warning (15610): No output dependent on input pin "r2out"
    Warning (15610): No output dependent on input pin "r3out"
    Warning (15610): No output dependent on input pin "r4out"
    Warning (15610): No output dependent on input pin "r5out"
    Warning (15610): No output dependent on input pin "r6out"
    Warning (15610): No output dependent on input pin "r7out"
    Warning (15610): No output dependent on input pin "r8out"
    Warning (15610): No output dependent on input pin "r9out"
    Warning (15610): No output dependent on input pin "r10out"
    Warning (15610): No output dependent on input pin "r11out"
    Warning (15610): No output dependent on input pin "r12out"
    Warning (15610): No output dependent on input pin "r13out"
    Warning (15610): No output dependent on input pin "r14out"
    Warning (15610): No output dependent on input pin "r15out"
    Warning (15610): No output dependent on input pin "PCout"
    Warning (15610): No output dependent on input pin "ZLOWout"
    Warning (15610): No output dependent on input pin "ZHIout"
    Warning (15610): No output dependent on input pin "LOout"
    Warning (15610): No output dependent on input pin "HIout"
    Warning (15610): No output dependent on input pin "MDRout"
    Warning (15610): No output dependent on input pin "IRout"
    Warning (15610): No output dependent on input pin "inPortout"
    Warning (15610): No output dependent on input pin "Cout"
    Warning (15610): No output dependent on input pin "ALU_select[0]"
    Warning (15610): No output dependent on input pin "ALU_select[1]"
    Warning (15610): No output dependent on input pin "ALU_select[2]"
    Warning (15610): No output dependent on input pin "ALU_select[3]"
    Warning (15610): No output dependent on input pin "ALU_select[4]"
    Warning (15610): No output dependent on input pin "MdataIn[0]"
    Warning (15610): No output dependent on input pin "MdataIn[1]"
    Warning (15610): No output dependent on input pin "MdataIn[2]"
    Warning (15610): No output dependent on input pin "MdataIn[3]"
    Warning (15610): No output dependent on input pin "MdataIn[4]"
    Warning (15610): No output dependent on input pin "MdataIn[5]"
    Warning (15610): No output dependent on input pin "MdataIn[6]"
    Warning (15610): No output dependent on input pin "MdataIn[7]"
    Warning (15610): No output dependent on input pin "MdataIn[8]"
    Warning (15610): No output dependent on input pin "MdataIn[9]"
    Warning (15610): No output dependent on input pin "MdataIn[10]"
    Warning (15610): No output dependent on input pin "MdataIn[11]"
    Warning (15610): No output dependent on input pin "MdataIn[12]"
    Warning (15610): No output dependent on input pin "MdataIn[13]"
    Warning (15610): No output dependent on input pin "MdataIn[14]"
    Warning (15610): No output dependent on input pin "MdataIn[15]"
    Warning (15610): No output dependent on input pin "MdataIn[16]"
    Warning (15610): No output dependent on input pin "MdataIn[17]"
    Warning (15610): No output dependent on input pin "MdataIn[18]"
    Warning (15610): No output dependent on input pin "MdataIn[19]"
    Warning (15610): No output dependent on input pin "MdataIn[20]"
    Warning (15610): No output dependent on input pin "MdataIn[21]"
    Warning (15610): No output dependent on input pin "MdataIn[22]"
    Warning (15610): No output dependent on input pin "MdataIn[23]"
    Warning (15610): No output dependent on input pin "MdataIn[24]"
    Warning (15610): No output dependent on input pin "MdataIn[25]"
    Warning (15610): No output dependent on input pin "MdataIn[26]"
    Warning (15610): No output dependent on input pin "MdataIn[27]"
    Warning (15610): No output dependent on input pin "MdataIn[28]"
    Warning (15610): No output dependent on input pin "MdataIn[29]"
    Warning (15610): No output dependent on input pin "MdataIn[30]"
    Warning (15610): No output dependent on input pin "MdataIn[31]"
Info (21057): Implemented 91 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 122 warnings
    Info: Peak virtual memory: 381 megabytes
    Info: Processing ended: Wed Feb 23 22:45:15 2022
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/prana/OneDrive/Desktop/Personal/QueensU/3rd Year/Sem 2/ELEC 374/374/output_files/CPUProject.map.smsg.


