INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.sim/sim_4/synth/func/xsim/PartD_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AutoRotate
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_4/new/PartD_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartD_tb
