verilog work "../rtl/ustcpv.v"
verilog work "../rtl/top.v"
verilog work "../sim/test.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
