;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMN -96, @-20
	ADD @121, 106
	SUB @126, 109
	SUB @126, 109
	JMP -1, @-20
	CMP @-124, 106
	DJN -1, @-20
	SPL 3, 10
	JMZ 50, 640
	CMP #9, 2
	SUB @121, 103
	SUB @121, 106
	SLT 269, 91
	SUB -0, <14
	CMP 12, @10
	SPL -96, @-20
	SUB @3, 0
	MOV -1, <-20
	ADD @121, 103
	CMP 3, 20
	CMP @121, 106
	SLT 30, 9
	SUB @-127, 100
	SLT 30, 9
	SUB 3, 20
	ADD -0, -0
	CMP @3, 0
	CMP @126, 109
	SUB @3, 0
	MOV -1, <-20
	MOV -1, <-20
	JMN -96, @-20
	JMN -96, @-20
	JMN -96, @-20
	CMP @121, 103
	ADD 700, 100
	CMP @121, 103
	JMP -1, @-20
	ADD @121, 106
	MOV -1, <-20
	ADD 3, 29
	MOV -1, <-20
	CMP -207, <-120
	SPL 0, <402
	CMP -207, <-120
