
===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _132_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003781    0.022274    0.012363    2.512363 v rst (in)
                                                         rst (net)
                      0.022274    0.000000    2.512363 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.021547    0.248943    0.290755    2.803117 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.249049    0.002530    2.805647 v fanout85/A (sky130_fd_sc_hd__buf_6)
    23    0.117596    0.187131    0.412150    3.217798 v fanout85/X (sky130_fd_sc_hd__buf_6)
                                                         net85 (net)
                      0.187304    0.005012    3.222810 v fanout84/A (sky130_fd_sc_hd__buf_6)
    31    0.101345    0.169275    0.374901    3.597710 v fanout84/X (sky130_fd_sc_hd__buf_6)
                                                         net84 (net)
                      0.169357    0.003652    3.601362 v _107_/A (sky130_fd_sc_hd__inv_2)
     1    0.005335    0.069364    0.121172    3.722534 ^ _107_/Y (sky130_fd_sc_hd__inv_2)
                                                         _037_ (net)
                      0.069364    0.000325    3.722859 ^ _132_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.722859   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.076423    0.551688    0.396455    5.396455 ^ clk (in)
                                                         clk (net)
                      0.554215    0.000000    5.396455 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.136848    0.232468    0.554098    5.950553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.234199    0.015390    5.965943 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064172    0.126615    0.348873    6.314816 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127116    0.005370    6.320187 ^ _132_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    6.270187   clock uncertainty
                                  0.000000    6.270187   clock reconvergence pessimism
                                  0.463212    6.733399   library recovery time
                                              6.733399   data required time
---------------------------------------------------------------------------------------------
                                              6.733399   data required time
                                             -3.722859   data arrival time
---------------------------------------------------------------------------------------------
                                              3.010541   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.075485    0.326390    0.244301    2.744301 v clk (in)
                                                         clk (net)
                      0.330542    0.000000    2.744301 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.133044    0.164557    0.474438    3.218740 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.167917    0.018316    3.237056 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.107657    0.139279    0.376848    3.613904 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.188637    0.013890    3.627794 v mem_i1/clk1 (ram256x16)
     1    0.004453    0.003585    0.308325    3.936119 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002689    0.000192    3.936311 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.146789    1.004369    0.802268    4.738578 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      1.012172    0.072498    4.811077 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.023361    0.284496    1.275330    6.086407 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.284534    0.003355    6.089762 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.089762   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.076423    0.551688    0.396455    5.396455 ^ clk (in)
                                                         clk (net)
                      0.554215    0.000000    5.396455 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.136848    0.232468    0.554098    5.950553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.234199    0.015390    5.965943 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064172    0.126615    0.348873    6.314816 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127484    0.007595    6.322411 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.272411   clock uncertainty
                                  0.000000    6.272411   clock reconvergence pessimism
                                 -0.350624    5.921788   library setup time
                                              5.921788   data required time
---------------------------------------------------------------------------------------------
                                              5.921788   data required time
                                             -6.089762   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.167974   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.075485    0.326390    0.244301    2.744301 v clk (in)
                                                         clk (net)
                      0.330542    0.000000    2.744301 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.133044    0.164557    0.474438    3.218740 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.167917    0.018316    3.237056 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.107657    0.139279    0.376848    3.613904 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.188637    0.013890    3.627794 v mem_i1/clk1 (ram256x16)
     1    0.004453    0.003585    0.308325    3.936119 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002689    0.000192    3.936311 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.146789    1.004369    0.802268    4.738578 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      1.012172    0.072498    4.811077 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.023361    0.284496    1.275330    6.086407 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.284534    0.003355    6.089762 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              6.089762   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.076423    0.551688    0.396455    5.396455 ^ clk (in)
                                                         clk (net)
                      0.554215    0.000000    5.396455 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.136848    0.232468    0.554098    5.950553 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.234199    0.015390    5.965943 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.064172    0.126615    0.348873    6.314816 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.127484    0.007595    6.322411 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.272411   clock uncertainty
                                  0.000000    6.272411   clock reconvergence pessimism
                                 -0.350624    5.921788   library setup time
                                              5.921788   data required time
---------------------------------------------------------------------------------------------
                                              5.921788   data required time
                                             -6.089762   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.167974   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__070__A1/DIODE                  0.750000    1.262577   -0.512577 (VIOLATED)
_070_/A1                                0.750000    1.262577   -0.512577 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.256264   -0.506265 (VIOLATED)
wire70/X                                0.750000    1.256250   -0.506250 (VIOLATED)
_071_/A1                                0.750000    1.228839   -0.478839 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    1.228836   -0.478836 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.222377   -0.472377 (VIOLATED)
wire69/X                                0.750000    1.222363   -0.472363 (VIOLATED)
_072_/A1                                0.750000    1.177656   -0.427656 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.177644   -0.427644 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.171845   -0.421845 (VIOLATED)
wire68/X                                0.750000    1.171831   -0.421831 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.859409   -0.359409 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.851903   -0.351903 (VIOLATED)
_073_/A1                                0.750000    1.101566   -0.351566 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.101565   -0.351565 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.096483   -0.346484 (VIOLATED)
_074_/A1                                0.750000    1.096484   -0.346484 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.095798   -0.345798 (VIOLATED)
wire82/X                                0.750000    1.095785   -0.345785 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.091529   -0.341529 (VIOLATED)
wire81/X                                0.750000    1.091517   -0.341517 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    1.088341   -0.338341 (VIOLATED)
_066_/A1                                0.750000    1.088341   -0.338341 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    1.083551   -0.333551 (VIOLATED)
wire74/X                                0.750000    1.083540   -0.333540 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.801025   -0.301025 (VIOLATED)
_075_/A1                                0.750000    1.049935   -0.299935 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    1.049935   -0.299935 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.798661   -0.298661 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    1.044887   -0.294887 (VIOLATED)
wire80/X                                0.750000    1.044875   -0.294875 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.789247   -0.289247 (VIOLATED)
_067_/A1                                0.750000    0.993388   -0.243388 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.993388   -0.243388 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.989577   -0.239577 (VIOLATED)
wire73/X                                0.750000    0.989567   -0.239567 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.975524   -0.225524 (VIOLATED)
_068_/A1                                0.750000    0.975524   -0.225524 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.971401   -0.221401 (VIOLATED)
wire72/X                                0.750000    0.971391   -0.221391 (VIOLATED)
_076_/A1                                0.750000    0.959443   -0.209443 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.959443   -0.209443 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.955601   -0.205601 (VIOLATED)
wire79/X                                0.750000    0.955590   -0.205590 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.683266   -0.183266 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.677899   -0.177899 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.652655   -0.152655 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.647957   -0.147957 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.625864   -0.125864 (VIOLATED)
_064_/A1                                0.750000    0.873910   -0.123910 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.873909   -0.123909 (VIOLATED)
_078_/A1                                0.750000    0.871478   -0.121478 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.871478   -0.121478 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.621102   -0.121102 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.870444   -0.120444 (VIOLATED)
wire76/X                                0.750000    0.870435   -0.120435 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.867804   -0.117804 (VIOLATED)
wire77/X                                0.750000    0.867794   -0.117794 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.593811   -0.093811 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.593453   -0.093453 (VIOLATED)
_077_/A1                                0.750000    0.837756   -0.087756 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.837756   -0.087756 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.834852   -0.084852 (VIOLATED)
wire78/X                                0.750000    0.834843   -0.084843 (VIOLATED)
_069_/A1                                0.750000    0.831705   -0.081705 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.831704   -0.081704 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.827041   -0.077041 (VIOLATED)
wire71/X                                0.750000    0.827032   -0.077032 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.573885   -0.073885 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.573683   -0.073683 (VIOLATED)
_065_/A1                                0.750000    0.758021   -0.008021 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.758020   -0.008020 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.755782   -0.005782 (VIOLATED)
wire75/X                                0.750000    0.755774   -0.005774 (VIOLATED)
mem_i0/addr1[3]                         0.500000    0.503484   -0.003484 (VIOLATED)
mem_i1/addr1[3]                         0.500000    0.503047   -0.003047 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               15     31    -16 (VIOLATED)
fanout84/X                               15     31    -16 (VIOLATED)
fanout85/X                               15     23     -8 (VIOLATED)
clkbuf_2_0__f_clk/X                      15     21     -6 (VIOLATED)
clkbuf_2_1__f_clk/X                      15     19     -4 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.083032   -0.055472 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_86/HI
 mem_i1_87/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 77
max fanout violation count 5
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
