// Seed: 2769264546
module module_0 (
    input tri0 id_0
    , id_22,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4
    , id_23, id_24,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri0 id_10,
    output uwire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input wire id_15,
    output wand id_16,
    input wand id_17,
    output tri1 id_18,
    output supply0 id_19,
    output wire id_20
);
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    output uwire id_3,
    input  uwire id_4,
    output tri   id_5
);
  struct packed {logic id_7;} id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_1,
      id_3,
      id_1,
      id_5,
      id_2,
      id_0,
      id_0,
      id_3,
      id_5,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_5
  );
  assign modCall_1.id_11 = 0;
  always id_8.id_7 = id_8.id_7;
endmodule
