-- generated by newgenasym Mon Mar 19 10:40:01 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity OVETGLJTNF_50MHz is
    port (    
	GND:       IN     STD_LOGIC;    
	\out\:     OUT    STD_LOGIC;    
	\tris/nc\: INOUT  STD_LOGIC;    
	VDD:       IN     STD_LOGIC);
end OVETGLJTNF_50MHz;
