import Flapjack.Compiler.Backend.StackAlloc.Proofs.CodeThm.GcMoveBitmap
import Flapjack.Compiler.Backend.StackAlloc.Proofs.GcBitmaps

/-!
# `stack_allocProof` `word_gc_move_bitmaps_code_thm`

`word_gc_move_bitmaps_code_thm` of
`cakeml/compiler/backend/proofs/stack_allocProofScript.sml` (1323-1437): the
stackLang `word_gc_move_bitmaps_code` loop run by the exact StackSem `evaluate`
simulates the shallow `word_gc_move_bitmaps` over the bitmap words starting at
index `w - 1`. As in HOL, the proof is a complete induction on
`LENGTH bitmaps - w2n (w - 1w)`; each bitmap word is processed by
`word_gc_move_bitmap_code_thm`, composed with the induction hypothesis through
`evaluate_add_clock`, and the loop continues while the word's top bit is set.
-/

namespace Flapjack.Compiler.Backend.StackAlloc

open Flapjack Flapjack.StackSemEvaluate Flapjack.StackSemStateOps Flapjack.StackSemControl
open Flapjack.Compiler.Backend.StackLang Flapjack.Compiler.Encoders.Asm
open Flapjack.Compiler.Backend.DataToWord Flapjack.Compiler.Backend.WordGcFunctions
open Flapjack.Compiler.Backend.StackRemove (loadInst storeInst leftShiftInst rightShiftInst)

theorem bitmapLoad_eval {width : Nat} [NeZero width] {C F : Type}
    (S : StackSemStateFiniteExact width C F) (r v : Nat) (k y : BitVec width)
    (hu : S.useStack = true) (hrv : r ≠ v) (h : S.regs.lookup v = some (.word k))
    (hk : k.toNat < S.bitmaps.length) (hy : S.bitmaps[k.toNat] = y) :
    evaluate (.bitmapLoad r v, S) = (none, setVar r (.word y) S) := by
  rw [evaluate_bitmapLoad]
  have hk' : ¬ S.bitmaps.length ≤ k.toNat := by omega
  simp [hu, hrv, getVar, h, hk', hy]

/-- The `word_gc_move_bitmaps_code` loop entry: the `While` test on register 0. -/
theorem wordGcMoveBitmapsCode_eq {width : Nat} [NeZero width] (conf : Config) :
    (wordGcMoveBitmapsCode conf : HolProg width) =
      .loop (.ite .notTest 0 (.reg 0)
        (.seq (.bitmapLoad 7 9) (.seq (wordGcMoveBitmapCode conf) (.seq (.bitmapLoad 0 9)
          (.seq (add1Inst 9) (rightShiftInst 0 (width - 1))))))
        (.break 0)) := rfl

/-- HOL's complete induction on `LENGTH bitmaps - w2n (w - 1w)`, with the source
hypotheses. -/
theorem wordGcMoveBitmapsCode_run {width : Nat} [NeZero width] {C F : Type} {conf : Config}
    (hsl : shiftLength conf < width) (hws : wordShiftAmount width < width) (hw2 : 2 < width)
    (hlen : conf.lenSize ≠ 0) (hg : goodDimindex width)
    (hshift : ∀ x : BitVec width, x <<< wordShiftAmount width = x * wordSemBytesInWord)
    (init : List (WordLocW width)) :
    ∀ (d : Nat) (w : BitVec width) (stack old new stack1 : List (WordLocW width))
      (i pa curr i1 pa1 z : BitVec width) (m1 : BitVec width → WordLocW width)
      (s : StackSemStateFiniteExact width C F),
      s.bitmaps.length - (w - 1).toNat = d →
      wordGcMoveBitmaps conf (.word w, stack, s.bitmaps, i, pa, curr, s.memory, s.mdomain) =
        some (new, stack1, i1, pa1, m1, true) →
      s.bitmaps.length < 2 ^ width - 1 →
      s.store.lookup .currHeap = some (.word curr) → s.useStore = true → s.useStack = true →
      s.regs.lookup 0 = some (.word z) → z ≠ 0 →
      (s.regs.lookup 1).isSome = true → (s.regs.lookup 2).isSome = true →
      s.regs.lookup 3 = some (.word pa) → s.regs.lookup 4 = some (.word i) →
      (s.regs.lookup 5).isSome = true → (s.regs.lookup 6).isSome = true →
      (s.regs.lookup 7).isSome = true →
      s.regs.lookup 8 = some (.word (wordSemBytesInWord * BitVec.ofNat width old.length)) →
      s.regs.lookup 9 = some (.word (w - 1)) →
      s.stack = init ++ old ++ stack → s.stackSpace = init.length →
      (width / 8) * s.stack.length < 2 ^ width →
      ∃ ck r0 r1 r2 r5 r6 r7 r9,
        evaluate (wordGcMoveBitmapsCode conf, { s with clock := s.clock + ck }) =
          (none, { s with
            memory := m1
            stack := init ++ old ++ new ++ stack1
            regs := s.regs.updateListEq [(0, r0), (1, r1), (2, r2), (3, .word pa1),
              (4, .word i1), (5, r5), (6, r6), (7, r7),
              (8, .word (wordSemBytesInWord * BitVec.ofNat width (old ++ new).length)),
              (9, r9)] }) := by
  intro d
  induction d using Nat.strong_induction_on with
  | _ d ih =>
  intro w stack old new stack1 i pa curr i1 pa1 z m1 s hd hm hblen hcurr huse hus h0 hz h1 h2
    h3 h4 h5 h6 h7 h8 h9 hst hsp hbound
  have hm0 := hm
  rw [wordGcMoveBitmaps_unroll ⟨hm, hblen, hg⟩] at hm
  generalize hdr : s.bitmaps.drop (w - 1).toNat = D at hm
  rcases D with _ | ⟨y, ys⟩
  · simp at hm
  have hidx : (w - 1).toNat < s.bitmaps.length := by
    by_contra hc
    rw [List.drop_eq_nil_of_le (by omega)] at hdr
    simp at hdr
  have hy : s.bitmaps[(w - 1).toNat] = y := by
    rw [List.drop_eq_getElem_cons hidx] at hdr
    simp only [List.cons.injEq] at hdr
    exact hdr.1
  simp only at hm
  generalize hbm : wordGcMoveBitmap conf (y, stack, i, pa, curr, s.memory, s.mdomain) = R at hm
  rcases R with _ | ⟨hd1, ws, i2, pa2, m2, c2⟩
  · simp at hm
  simp only at hm
  have hc2 : c2 = true := by
    by_cases hmsb : y.msb = true
    · simp only [hmsb, not_true_eq_false, if_false] at hm
      split at hm
      · simp at hm
      · simp only [Option.some.injEq, Prod.mk.injEq, Bool.and_eq_true] at hm
        exact hm.2.2.2.2.2.1
    · simp only [hmsb, Bool.false_eq_true, not_false_eq_true, if_true, Option.some.injEq,
        Prod.mk.injEq] at hm
      exact hm.2.2.2.2.2
  subst hc2
  -- one `word_gc_move_bitmap_code` run on the loaded bitmap word
  let s2 : StackSemStateFiniteExact width C F := setVar 7 (.word y) s
  obtain ⟨ckB, q0, q1, q2, q5, q6, q7, hB⟩ := word_gc_move_bitmap_code_thm (init := init) y stack
    s2 i pa curr s.memory s.mdomain hd1 ws pa i2 pa2 m2 old
    ⟨hbm, hsl, hws, hw2, hlen, hg, hshift, hcurr, huse, rfl, rfl, hus,
      by simp [s2, setVar, FUPDATE_HOL, h0], by simpa [s2, setVar, FUPDATE_HOL] using h1,
      by simpa [s2, setVar, FUPDATE_HOL] using h2, by simp [s2, getVar, setVar, FUPDATE_HOL, h3],
      by simp [s2, getVar, setVar, FUPDATE_HOL, h4], by simpa [s2, setVar, FUPDATE_HOL] using h5,
      by simpa [s2, setVar, FUPDATE_HOL] using h6, by simp [s2, getVar, setVar, FUPDATE_HOL],
      by simp [s2, getVar, setVar, FUPDATE_HOL, h8], by simp [s2, setVar, hst], hsp,
      by simpa [s2, setVar] using hbound⟩
  let s3 : StackSemStateFiniteExact width C F :=
    { s2 with
      memory := m2
      stack := init ++ old ++ hd1 ++ ws
      regs := s2.regs.updateListEq [(0, q0), (1, q1), (2, q2), (3, .word pa2), (4, .word i2),
        (5, q5), (6, q6), (7, q7),
        (8, .word (wordSemBytesInWord * BitVec.ofNat width (old ++ hd1).length))] }
  -- the state after one loop body
  let t : StackSemStateFiniteExact width C F :=
    setVar 0 (.word (y >>> (width - 1))) (setVar 9 (.word (w - 1 + 1)) (setVar 0 (.word y) s3))
  have h9c : s3.regs.lookup 9 = some (.word (w - 1)) := by
    simp [s3, s2, setVar, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, FUPDATE_HOL, h9]
  have hpow : width < 2 ^ width := Nat.lt_two_pow_self
  have hm1 : (width - 1) % 2 ^ width = width - 1 := Nat.mod_eq_of_lt (by omega)
  have hl1 : ¬ width ≤ width - 1 := by omega
  have hbody : ∀ e, evaluate (.seq (.bitmapLoad 7 9) (.seq (wordGcMoveBitmapCode conf)
      (.seq (.bitmapLoad 0 9) (.seq (add1Inst 9) (rightShiftInst 0 (width - 1))))),
      { s with clock := s.clock + (ckB + e) }) = (none, { t with clock := t.clock + e }) := by
    intro e
    have hadd := StackProps.evaluateAddClock e _ _ _ _ ⟨hB, by simp⟩
    have hs2 : setVar 7 (.word y) { s with clock := s.clock + (ckB + e) } =
        { { s2 with clock := s2.clock + ckB } with
          clock := { s2 with clock := s2.clock + ckB }.clock + e } := by
      simp only [s2, setVar]
      congr 1
      omega
    rw [evaluate_seq_none _ _ _ _ (bitmapLoad_eval { s with clock := s.clock + (ckB + e) } 7 9
        (w - 1) y hus (by decide) h9 hidx hy) le_rfl,
      hs2, evaluate_seq_none _ _ _ _ hadd (by simp [s2, setVar]),
      evaluate_seq_none _ _ _ _ (bitmapLoad_eval { s3 with clock := s3.clock + e } 0 9 (w - 1) y
        hus (by decide) h9c hidx hy) le_rfl]
    simp [evaluate_seq, evaluate_inst, add1Inst, rightShiftInst, StackSemInst.instHOL,
      StackSemIntegerInstructions.instInteger, StackSemExpressions.assign,
      StackSemExpressions.wordExp, setVar, wordOpHOL, wordOp, fixClock,
      HolFiniteMapExact.lookup_updateEq, FUPDATE_HOL, wordShiftHOL, hm1, hl1, t, s3, s2,
      HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, h9]
  have hzz : (AndOp.and z z != (0 : BitVec width)) = true := by
    have : ¬ AndOp.and z z = (0 : BitVec width) := by
      change ¬ z &&& z = 0
      simpa using hz
    simpa [bne] using this
  have htc : t.clock = s.clock := rfl
  by_cases hmsb : y.msb = true
  · simp only [hmsb, not_true_eq_false, if_false] at hm
    generalize hrec : wordGcMoveBitmaps conf (.word (w + 1), ws, s.bitmaps, i2, pa2, curr, m2,
      s.mdomain) = R3 at hm
    rcases R3 with _ | ⟨hd3, st3, i3, pa3, m3, c3⟩
    · simp at hm
    simp only [Option.some.injEq, Prod.mk.injEq, Bool.and_eq_true] at hm
    obtain ⟨rfl, rfl, rfl, rfl, rfl, -, rfl⟩ := hm
    have hz' : y >>> (width - 1) ≠ 0 := word_msb_IFF_lsr_EQ_0.1 hmsb
    have hlenA := wordGcMoveBitmaps_LENGTH hm0
    have hlenB := wordGcMoveBitmaps_LENGTH hrec
    have hwn : w.toNat = (w - 1).toNat + 1 := by
      have h := BitVec.toNat_add (w - 1) 1
      rw [BitVec.sub_add_cancel] at h
      rw [h]
      have h1 : (1 : BitVec width).toNat = 1 := by
        simp [Nat.mod_eq_of_lt (show 1 < 2 ^ width by omega)]
      rw [h1]
      exact Nat.mod_eq_of_lt (by omega)
    have hdec : t.bitmaps.length - (w + 1 - 1).toNat < d := by
      simp only [t, s3, s2, setVar, BitVec.add_sub_cancel]
      omega
    obtain ⟨ck', r0, r1, r2, r5, r6, r7, r9, hr⟩ := ih _ hdec (w + 1) ws (old ++ hd1) hd3 st3 i2
      pa2 curr i3 pa3 (y >>> (width - 1)) m3 t rfl hrec hblen hcurr huse hus
      (by simp [t, setVar, FUPDATE_HOL]) hz'
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, s3, setVar, FUPDATE_HOL, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL])
      (by simp [t, setVar, FUPDATE_HOL, BitVec.sub_add_cancel, BitVec.add_sub_cancel])
      (by simp [t, s3, setVar]) hsp
      (by
        have hl : (init ++ old ++ hd1 ++ ws).length = s.stack.length := by
          simp only [hst, List.length_append] at hlenA hlenB ⊢
          omega
        simp only [t, s3, s2, setVar]
        rw [hl]
        exact hbound)
    refine ⟨ckB + ck' + 1, r0, r1, r2, r5, r6, r7, r9, ?_⟩
    rw [wordGcMoveBitmapsCode_eq, evaluate_loop, evaluate_ite]
    simp only [getVar, HolRegImm.toWordRegImm, h0, StackSemStateOps.getVarImm, wordSemWordCmp,
      wordCmpHOL, hzz]
    rw [show ckB + ck' + 1 = ckB + (ck' + 1) by omega, hbody (ck' + 1)]
    have hmin : min (s.clock + (ckB + (ck' + 1))) (t.clock + (ck' + 1)) = t.clock + (ck' + 1) := by
      omega
    have hck : t.clock + (ck' + 1) ≠ 0 := by omega
    simp only [fixClock, contLoop, hmin, if_true, hck, if_false, decClock,
      ← wordGcMoveBitmapsCode_eq]
    refine (congrArg (fun st => evaluate (wordGcMoveBitmapsCode conf, st)) ?_).trans (hr.trans ?_)
    · congr 1
    · simp only [t, s3, s2, setVar, Prod.mk.injEq, true_and]
      congr 1
      · apply regs_ext
        intro k
        simp only [HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl,
          FUPDATE_HOL, HolFiniteMapExact.lookup_updateEq]
        by_cases k0 : k = 0
        · subst k0; simp
        by_cases k1 : k = 1
        · subst k1; simp
        by_cases k2 : k = 2
        · subst k2; simp
        by_cases k3 : k = 3
        · subst k3; simp
        by_cases k4 : k = 4
        · subst k4; simp
        by_cases k5 : k = 5
        · subst k5; simp
        by_cases k6 : k = 6
        · subst k6; simp
        by_cases k7 : k = 7
        · subst k7; simp
        by_cases k8 : k = 8
        · subst k8; simp
        by_cases k9 : k = 9
        · subst k9; simp
        simp [k0, k1, k2, k3, k4, k5, k6, k7, k8, k9]
      · simp
  · simp only [hmsb, Bool.false_eq_true, not_false_eq_true, if_true, Option.some.injEq,
      Prod.mk.injEq] at hm
    obtain ⟨rfl, rfl, rfl, rfl, rfl, -⟩ := hm
    have hz0 : y >>> (width - 1) = 0 := by
      by_contra hne
      exact hmsb (word_msb_IFF_lsr_EQ_0.2 hne)
    refine ⟨ckB + 1, .word (y >>> (width - 1)), q1, q2, q5, q6, q7, .word (w - 1 + 1), ?_⟩
    rw [wordGcMoveBitmapsCode_eq, evaluate_loop, evaluate_ite]
    simp only [getVar, HolRegImm.toWordRegImm, h0, StackSemStateOps.getVarImm, wordSemWordCmp,
      wordCmpHOL, hzz]
    rw [hbody 1]
    have hmin : min (s.clock + (ckB + 1)) (t.clock + 1) = t.clock + 1 := by omega
    have hck : t.clock + 1 ≠ 0 := by omega
    simp only [fixClock, contLoop, hmin, if_true, hck, if_false, decClock]
    have h00 : (AndOp.and (0#width) (0#width) != (0#width)) = false := by
      change (0#width &&& 0#width != 0#width) = false
      simp
    rw [evaluate_loop, evaluate_ite, evaluate_break]
    simp [getVar, StackSemStateOps.getVarImm, HolRegImm.toWordRegImm, wordSemWordCmp, wordCmpHOL,
      fixClock, contLoop, StackSemControl.exitLoop, t, setVar, FUPDATE_HOL,
      HolFiniteMapExact.lookup_updateEq, hz0, h00]
    refine ⟨?_, by simp [s3, s2, setVar]⟩
    apply regs_ext
    intro k
    simp only [s3, s2, setVar, HolFiniteMapExact.lookup_updateListEq, FUPDATE_LIST_HOL, List.foldl,
      FUPDATE_HOL, HolFiniteMapExact.lookup_updateEq]
    by_cases k0 : k = 0
    · subst k0; simp
    by_cases k1 : k = 1
    · subst k1; simp
    by_cases k2 : k = 2
    · subst k2; simp
    by_cases k3 : k = 3
    · subst k3; simp
    by_cases k4 : k = 4
    · subst k4; simp
    by_cases k5 : k = 5
    · subst k5; simp
    by_cases k6 : k = 6
    · subst k6; simp
    by_cases k7 : k = 7
    · subst k7; simp
    by_cases k8 : k = 8
    · subst k8; simp
    by_cases k9 : k = 9
    · subst k9; simp
    simp [k0, k1, k2, k3, k4, k5, k6, k7, k8, k9]

namespace GcMoveBitmapsSupport

/-- Canonical finite-support codec of the owning StackSem state carrier, required
by the `fmap_as_finite_support` qualifier of `word_gc_move_bitmaps_code_thm`. -/
theorem holFmapAsFiniteSupportWitness {width : Nat} [NeZero width] {C F : Type} :
    (∀ (state : StackSemStateBroad width C F) (h : state.FiniteSupport),
        (StackSemStateBroad.ofBroad state h).toBroad = state) ∧
    (∀ state : StackSemStateFiniteExact width C F,
        StackSemStateBroad.ofBroad state.toBroad state.toBroad_finiteSupport = state) :=
  StackSemStateOps.holFmapAsFiniteSupportWitness

end GcMoveBitmapsSupport

/-- Exact HOL `word_gc_move_bitmaps_code_thm` (`stack_allocProofScript.sml:1323-1437`),
with HOL's binder order; HOL's free `conf` and `init` are implicit, and its
quantified `a1`, which the statement never mentions, is kept. HOL's duplicated
`good_dimindex` premise and its explicit `clock := s.clock` update are kept.
`FLOOKUP s.store CurrHeap`, `k IN FDOM s.regs`, `|++` and `get_var` are the
canonical carrier's lookups, `updateListEq` and `getVar`; `dimindex (:'a) DIV 8`
and `dimword (:'a)` are `width / 8` and `2 ^ width`; the existentials
`ck r0 r1 r2 r5 r6 r7 r9` are kept. -/
-- riscv-mi: depends on reduced integer-only carriers; not an exact full-HOL port.
theorem word_gc_move_bitmaps_code_thm {width : Nat} [NeZero width] {C F : Type} {conf : Config}
    {init : List (WordLocW width)} :
    ∀ (w : BitVec width) (bitmaps : List (BitVec width)) (z : BitVec width)
      (stack : List (WordLocW width)) (s : StackSemStateFiniteExact width C F)
      (i pa curr : BitVec width) (m : BitVec width → WordLocW width) (dm : BitVec width → Bool)
      (new stack1 : List (WordLocW width)) (_a1 i1 pa1 : BitVec width)
      (m1 : BitVec width → WordLocW width) (old : List (WordLocW width)),
      wordGcMoveBitmaps conf (.word w, stack, bitmaps, i, pa, curr, m, dm) =
          some (new, stack1, i1, pa1, m1, true) ∧
        bitmaps.length < 2 ^ width - 1 ∧ goodDimindex width ∧
        shiftLength conf < width ∧ wordShiftAmount width < width ∧ 2 < width ∧
        conf.lenSize ≠ 0 ∧ goodDimindex width ∧
        (∀ w : BitVec width, w <<< wordShiftAmount width = w * wordSemBytesInWord) ∧
        s.store.lookup .currHeap = some (.word curr) ∧ s.useStore = true ∧
        s.memory = m ∧ s.mdomain = dm ∧ s.bitmaps = bitmaps ∧ s.useStack = true ∧
        getVar 0 s = some (.word z) ∧ z ≠ 0 ∧
        (s.regs.lookup 1).isSome = true ∧ (s.regs.lookup 2).isSome = true ∧
        getVar 3 s = some (.word pa) ∧ getVar 4 s = some (.word i) ∧
        (s.regs.lookup 5).isSome = true ∧ (s.regs.lookup 6).isSome = true ∧
        (s.regs.lookup 7).isSome = true ∧
        getVar 8 s = some (.word (wordSemBytesInWord * BitVec.ofNat width old.length)) ∧
        getVar 9 s = some (.word (w - 1)) ∧
        s.stack = init ++ old ++ stack ∧ s.stackSpace = init.length ∧
        (width / 8) * s.stack.length < 2 ^ width →
      ∃ ck r0 r1 r2 r5 r6 r7 r9,
        evaluate (wordGcMoveBitmapsCode conf, { s with clock := s.clock + ck }) =
          (none, { s with
            memory := m1
            stack := init ++ old ++ new ++ stack1
            clock := s.clock
            regs := s.regs.updateListEq [(0, r0), (1, r1), (2, r2), (3, .word pa1),
              (4, .word i1), (5, r5), (6, r6), (7, r7),
              (8, .word (wordSemBytesInWord * BitVec.ofNat width (old ++ new).length)),
              (9, r9)] }) := by
  rintro w bitmaps z stack s i pa curr m dm new stack1 _ i1 pa1 m1 old
    ⟨hm, hblen, hg, hsl, hws, hw2, hlen, -, hshift, hcurr, huse, rfl, rfl, rfl, hus, h0, hz, h1,
      h2, h3, h4, h5, h6, h7, h8, h9, hst, hsp, hbound⟩
  exact wordGcMoveBitmapsCode_run hsl hws hw2 hlen hg hshift init _ w stack old new stack1 i pa
    curr i1 pa1 z m1 s rfl hm hblen hcurr huse hus (by simpa [getVar] using h0) hz h1 h2
    (by simpa [getVar] using h3) (by simpa [getVar] using h4) h5 h6 h7
    (by simpa [getVar] using h8) (by simpa [getVar] using h9) hst hsp hbound

end Flapjack.Compiler.Backend.StackAlloc
