// Seed: 2967783197
module module_0 #(
    parameter id_1 = 32'd35
) (
    output tri   id_0,
    output wire  _id_1,
    output uwire id_2,
    input  wire  id_3
);
  assign id_1 = id_3;
  logic [id_1 : -1] id_5;
  wire id_6;
  parameter id_7 = 1 | 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd40,
    parameter id_2 = 32'd22,
    parameter id_8 = 32'd11
) (
    output wand _id_0,
    input wor id_1,
    input wor _id_2,
    output tri id_3,
    output supply0 id_4,
    output wand id_5,
    output supply1 id_6
);
  parameter id_8 = 1;
  wire [id_8 : 1 'd0] id_9;
  wire [id_2 : -1] id_10;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_5 = -1 + id_9;
  logic id_11 = 1;
  logic id_12;
  logic id_13;
  ;
  wire id_14;
  wire id_15;
  logic [id_0 : -1 'b0] id_16;
  wire id_17;
endmodule
