
;; Function main (main, funcdef_no=2, decl_uid=7853, cgraph_uid=2, symbol_order=3)

Partition 10: size 212 align 16
	in
Partition 11: size 204 align 16
	out
Partition 7: size 8 align 8
	keyPassword_27
Partition 6: size 8 align 8
	z2Filename_24
Partition 5: size 8 align 8
	z1Filename_21
Partition 4: size 8 align 8
	counterFilename_18
Partition 3: size 8 align 8
	qebFilename_15
Partition 2: size 8 align 8
	qsbFilename_12
Partition 21: size 8 align 8
	num
Partition 20: size 8 align 8
	submsg
Partition 19: size 8 align 8
	msg
Partition 9: size 8 align 8
	tssContext
Partition 8: size 4 align 4
	rc1_317
Partition 1: size 4 align 4
	i_10
Partition 0: size 4 align 4
	rc_1
Partition 18: size 4 align 4
	sessionAttributes2
Partition 17: size 4 align 4
	sessionHandle2
Partition 16: size 4 align 4
	sessionAttributes1
Partition 15: size 4 align 4
	sessionHandle1
Partition 14: size 4 align 4
	sessionAttributes0
Partition 13: size 4 align 4
	sessionHandle0
Partition 12: size 4 align 4
	keyHandle

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20

;; Generating RTL for gimple basic block 21

;; Generating RTL for gimple basic block 22

;; Generating RTL for gimple basic block 23

;; Generating RTL for gimple basic block 24

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; Generating RTL for gimple basic block 27

;; Generating RTL for gimple basic block 28

;; Generating RTL for gimple basic block 29

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; Generating RTL for gimple basic block 32

;; Generating RTL for gimple basic block 33

;; Generating RTL for gimple basic block 34

;; Generating RTL for gimple basic block 35

;; Generating RTL for gimple basic block 36

;; Generating RTL for gimple basic block 37

;; Generating RTL for gimple basic block 38

;; Generating RTL for gimple basic block 39

;; Generating RTL for gimple basic block 40

;; Generating RTL for gimple basic block 41

;; Generating RTL for gimple basic block 42

;; Generating RTL for gimple basic block 43

;; Generating RTL for gimple basic block 44

;; Generating RTL for gimple basic block 45

;; Generating RTL for gimple basic block 46

;; Generating RTL for gimple basic block 47

;; Generating RTL for gimple basic block 48

;; Generating RTL for gimple basic block 49

;; Generating RTL for gimple basic block 50

;; Generating RTL for gimple basic block 51

;; Generating RTL for gimple basic block 52

;; Generating RTL for gimple basic block 53

;; Generating RTL for gimple basic block 54

;; Generating RTL for gimple basic block 55

;; Generating RTL for gimple basic block 56

;; Generating RTL for gimple basic block 57

;; Generating RTL for gimple basic block 58

;; Generating RTL for gimple basic block 59

;; Generating RTL for gimple basic block 60

;; Generating RTL for gimple basic block 61

;; Generating RTL for gimple basic block 62

;; Generating RTL for gimple basic block 63

;; Generating RTL for gimple basic block 64

;; Generating RTL for gimple basic block 65

;; Generating RTL for gimple basic block 66

;; Generating RTL for gimple basic block 67

;; Generating RTL for gimple basic block 68

;; Generating RTL for gimple basic block 69

;; Generating RTL for gimple basic block 70

;; Generating RTL for gimple basic block 71

;; Generating RTL for gimple basic block 72

;; Generating RTL for gimple basic block 73

;; Generating RTL for gimple basic block 74

;; Generating RTL for gimple basic block 75

;; Generating RTL for gimple basic block 76

;; Generating RTL for gimple basic block 77

;; Generating RTL for gimple basic block 78

;; Generating RTL for gimple basic block 79

;; Generating RTL for gimple basic block 80

;; Generating RTL for gimple basic block 81

;; Generating RTL for gimple basic block 82

;; Generating RTL for gimple basic block 83

;; Generating RTL for gimple basic block 84

;; Generating RTL for gimple basic block 85

;; Generating RTL for gimple basic block 86

;; Generating RTL for gimple basic block 87

;; Generating RTL for gimple basic block 88

;; Generating RTL for gimple basic block 89

;; Generating RTL for gimple basic block 90

;; Generating RTL for gimple basic block 91

;; Generating RTL for gimple basic block 92

;; Generating RTL for gimple basic block 93

;; Generating RTL for gimple basic block 94

;; Generating RTL for gimple basic block 95

;; Generating RTL for gimple basic block 96

;; Generating RTL for gimple basic block 97

;; Generating RTL for gimple basic block 98

;; Generating RTL for gimple basic block 99

;; Generating RTL for gimple basic block 100

;; Generating RTL for gimple basic block 101

;; Generating RTL for gimple basic block 102

;; Generating RTL for gimple basic block 103

;; Generating RTL for gimple basic block 104

;; Generating RTL for gimple basic block 105

;; Generating RTL for gimple basic block 106

;; Generating RTL for gimple basic block 107

;; Generating RTL for gimple basic block 108

;; Generating RTL for gimple basic block 109

;; Generating RTL for gimple basic block 110

;; Generating RTL for gimple basic block 111

;; Generating RTL for gimple basic block 112

;; Generating RTL for gimple basic block 113

;; Generating RTL for gimple basic block 114

;; Generating RTL for gimple basic block 115

;; Generating RTL for gimple basic block 116

;; Generating RTL for gimple basic block 117

;; Generating RTL for gimple basic block 118


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 68 from 8 to 82.
Merging block 8 into block 7...
Merged blocks 7 and 8.
Merged 7 and 8 without moving.
Redirecting jump 106 from 13 to 82.
Merging block 13 into block 12...
Merged blocks 12 and 13.
Merged 12 and 13 without moving.
Redirecting jump 144 from 18 to 82.
Merging block 18 into block 17...
Merged blocks 17 and 18.
Merged 17 and 18 without moving.
Edge 20->26 redirected to 82
Redirecting jump 189 from 26 to 82.
Redirecting jump 207 from 26 to 82.
Merging block 26 into block 25...
Merged blocks 25 and 26.
Merged 25 and 26 without moving.
Redirecting jump 253 from 31 to 82.
Merging block 31 into block 30...
Merged blocks 30 and 31.
Merged 30 and 31 without moving.
Redirecting jump 291 from 36 to 82.
Merging block 36 into block 35...
Merged blocks 35 and 36.
Merged 35 and 36 without moving.
Redirecting jump 329 from 41 to 82.
Merging block 41 into block 40...
Merged blocks 40 and 41.
Merged 40 and 41 without moving.
Redirecting jump 367 from 46 to 82.
Merging block 46 into block 45...
Merged blocks 45 and 46.
Merged 45 and 46 without moving.
Edge 52->54 redirected to 82
Merging block 54 into block 53...
Merged blocks 53 and 54.
Merged 53 and 54 without moving.
Redirecting jump 445 from 56 to 82.
Merging block 56 into block 55...
Merged blocks 55 and 56.
Merged 55 and 56 without moving.
Edge 62->64 redirected to 82
Merging block 64 into block 63...
Merged blocks 63 and 64.
Merged 63 and 64 without moving.
Redirecting jump 523 from 66 to 82.
Merging block 66 into block 65...
Merged blocks 65 and 66.
Merged 65 and 66 without moving.
Edge 72->74 redirected to 82
Merging block 74 into block 73...
Merged blocks 73 and 74.
Merged 73 and 74 without moving.
Redirecting jump 601 from 76 to 82.
Merging block 76 into block 75...
Merged blocks 75 and 76.
Merged 75 and 76 without moving.
Edge 114->116 redirected to 118
Merging block 116 into block 115...
Merged blocks 115 and 116.
Merged 115 and 116 without moving.
Merging block 119 into block 118...
Merged blocks 118 and 119.
Merged 118 and 119 without moving.
Removing jump 903.
Merging block 120 into block 118...
Merged blocks 118 and 120.
Merged 118 and 120 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32])
        (reg:SI 5 di [ argc ])) zgen2phase.c:61 -1
     (nil))
(insn 3 2 4 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
        (reg:DI 4 si [ argv ])) zgen2phase.c:61 -1
     (nil))
(note 4 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 4 8 2 (parallel [
            (set (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -8 [0xfffffffffffffff8])) [0 D.8172+0 S8 A64])
                (unspec:DI [
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_SET))
            (set (scratch:DI)
                (const_int 0 [0]))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:61 -1
     (nil))
(insn 8 5 9 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (const_int 0 [0])) zgen2phase.c:62 -1
     (nil))
(insn 9 8 10 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -512 [0xfffffffffffffe00])) [0 tssContext+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:64 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -552 [0xfffffffffffffdd8])) [0 keyHandle+0 S4 A64])
        (const_int 0 [0])) zgen2phase.c:67 -1
     (nil))
(insn 11 10 12 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -480 [0xfffffffffffffe20])) [0 qsbFilename+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:68 -1
     (nil))
(insn 12 11 13 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -472 [0xfffffffffffffe28])) [0 qebFilename+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:69 -1
     (nil))
(insn 13 12 14 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -464 [0xfffffffffffffe30])) [0 counterFilename+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:70 -1
     (nil))
(insn 14 13 15 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -456 [0xfffffffffffffe38])) [0 z1Filename+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:71 -1
     (nil))
(insn 15 14 16 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -448 [0xfffffffffffffe40])) [0 z2Filename+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:72 -1
     (nil))
(insn 16 15 17 2 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -440 [0xfffffffffffffe48])) [0 keyPassword+0 S8 A64])
        (const_int 0 [0])) zgen2phase.c:73 -1
     (nil))
(insn 17 16 18 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -548 [0xfffffffffffffddc])) [0 sessionHandle0+0 S4 A32])
        (const_int 1073741833 [0x40000009])) zgen2phase.c:74 -1
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -544 [0xfffffffffffffde0])) [0 sessionAttributes0+0 S4 A64])
        (const_int 0 [0])) zgen2phase.c:75 -1
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -540 [0xfffffffffffffde4])) [0 sessionHandle1+0 S4 A32])
        (const_int 1073741831 [0x40000007])) zgen2phase.c:76 -1
     (nil))
(insn 20 19 21 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -536 [0xfffffffffffffde8])) [0 sessionAttributes1+0 S4 A64])
        (const_int 0 [0])) zgen2phase.c:77 -1
     (nil))
(insn 21 20 22 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -532 [0xfffffffffffffdec])) [0 sessionHandle2+0 S4 A32])
        (const_int 1073741831 [0x40000007])) zgen2phase.c:78 -1
     (nil))
(insn 22 21 23 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -528 [0xfffffffffffffdf0])) [0 sessionAttributes2+0 S4 A64])
        (const_int 0 [0])) zgen2phase.c:79 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:DI 87 [ D.8164 ])
        (mem/f/c:DI (symbol_ref:DI ("stdout") [flags 0x40]  <var_decl 0x7fe5e0cd55a0 stdout>) [0 stdout+0 S8 A64])) zgen2phase.c:81 -1
     (nil))
(insn 24 23 25 2 (set (reg:DI 2 cx)
        (const_int 0 [0])) zgen2phase.c:81 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 1 dx)
        (const_int 2 [0x2])) zgen2phase.c:81 -1
     (nil))
(insn 26 25 27 2 (set (reg:DI 4 si)
        (const_int 0 [0])) zgen2phase.c:81 -1
     (nil))
(insn 27 26 28 2 (set (reg:DI 5 di)
        (reg/f:DI 87 [ D.8164 ])) zgen2phase.c:81 -1
     (nil))
(call_insn 28 27 29 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("setvbuf") [flags 0x41]  <function_decl 0x7fe5e0d151b0 setvbuf>) [0 setvbuf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:81 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:SI (use (reg:SI 1 dx))
                (expr_list:DI (use (reg:DI 2 cx))
                    (nil))))))
(insn 29 28 30 2 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC0") [flags 0x2]  <var_decl 0x7fe5e08e47e0 *.LC0>)) zgen2phase.c:82 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 4 si)
        (const_int 1 [0x1])) zgen2phase.c:82 -1
     (nil))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (const_int 0 [0])) zgen2phase.c:82 -1
     (nil))
(call_insn 32 31 33 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_SetProperty") [flags 0x41]  <function_decl 0x7fe5e0b89000 TSS_SetProperty>) [0 TSS_SetProperty S1 A8])
            (const_int 0 [0]))) zgen2phase.c:82 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 33 32 34 2 (set (mem/j/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 in.inScheme+0 S2 A64])
        (const_int 25 [0x19])) zgen2phase.c:85 -1
     (nil))
(insn 34 33 35 2 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
        (const_int 1 [0x1])) zgen2phase.c:87 -1
     (nil))
(jump_insn 35 34 36 2 (set (pc)
        (label_ref 668)) zgen2phase.c:87 -1
     (nil)
 -> 668)
(barrier 36 35 674)
(code_label 674 36 37 4 50 "" [1 uses])
(note 37 674 38 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 39 4 (set (reg:SI 236)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:88 -1
     (nil))
(insn 39 38 40 4 (set (reg:DI 88 [ D.8165 ])
        (sign_extend:DI (reg:SI 236))) zgen2phase.c:88 -1
     (nil))
(insn 40 39 41 4 (parallel [
            (set (reg:DI 89 [ D.8165 ])
                (ashift:DI (reg:DI 88 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:88 -1
     (nil))
(insn 41 40 42 4 (set (reg/f:DI 237)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:88 -1
     (nil))
(insn 42 41 43 4 (parallel [
            (set (reg/f:DI 90 [ D.8166 ])
                (plus:DI (reg:DI 89 [ D.8165 ])
                    (reg/f:DI 237)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:88 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 89 [ D.8165 ]))
        (nil)))
(insn 43 42 44 4 (set (reg/f:DI 91 [ D.8167 ])
        (mem/f:DI (reg/f:DI 90 [ D.8166 ]) [0 *_88+0 S8 A64])) zgen2phase.c:88 -1
     (nil))
(insn 44 43 45 4 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC1") [flags 0x2]  <var_decl 0x7fe5e08e4870 *.LC1>)) zgen2phase.c:88 -1
     (nil))
(insn 45 44 46 4 (set (reg:DI 5 di)
        (reg/f:DI 91 [ D.8167 ])) zgen2phase.c:88 -1
     (nil))
(call_insn/i 46 45 47 4 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:88 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 47 46 48 4 (set (reg:SI 92 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:88 -1
     (nil))
(insn 48 47 49 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 92 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:88 -1
     (nil))
(jump_insn 49 48 50 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) zgen2phase.c:88 -1
     (nil)
 -> 79)
(note 50 49 51 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 51 50 52 5 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:89 -1
     (nil))
(insn 52 51 53 5 (set (reg:SI 238)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:90 -1
     (nil))
(insn 53 52 54 5 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 238)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:90 -1
     (nil))
(jump_insn 54 53 55 5 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 70)
            (pc))) zgen2phase.c:90 -1
     (nil)
 -> 70)
(note 55 54 56 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 56 55 57 6 (set (reg:SI 239)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:91 -1
     (nil))
(insn 57 56 58 6 (set (reg:DI 93 [ D.8165 ])
        (sign_extend:DI (reg:SI 239))) zgen2phase.c:91 -1
     (nil))
(insn 58 57 59 6 (parallel [
            (set (reg:DI 94 [ D.8165 ])
                (ashift:DI (reg:DI 93 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:91 -1
     (nil))
(insn 59 58 60 6 (set (reg/f:DI 240)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:91 -1
     (nil))
(insn 60 59 61 6 (parallel [
            (set (reg/f:DI 95 [ D.8166 ])
                (plus:DI (reg:DI 94 [ D.8165 ])
                    (reg/f:DI 240)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:91 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 94 [ D.8165 ]))
        (nil)))
(insn 61 60 62 6 (set (reg/f:DI 96 [ D.8167 ])
        (mem/f:DI (reg/f:DI 95 [ D.8166 ]) [0 *_94+0 S8 A64])) zgen2phase.c:91 -1
     (nil))
(insn 62 61 63 6 (parallel [
            (set (reg:DI 241)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -552 [0xfffffffffffffdd8])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:91 -1
     (nil))
(insn 63 62 64 6 (set (reg:DI 1 dx)
        (reg:DI 241)) zgen2phase.c:91 -1
     (nil))
(insn 64 63 65 6 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:91 -1
     (nil))
(insn 65 64 66 6 (set (reg:DI 5 di)
        (reg/f:DI 96 [ D.8167 ])) zgen2phase.c:91 -1
     (nil))
(insn 66 65 67 6 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:91 -1
     (nil))
(call_insn 67 66 68 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:91 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 68 67 69 6 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 69 68 70)
(code_label 70 69 71 7 4 "" [1 uses])
(note 71 70 72 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 72 71 73 7 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC3") [flags 0x2]  <var_decl 0x7fe5e08e4990 *.LC3>)) zgen2phase.c:94 -1
     (nil))
(call_insn 73 72 74 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:94 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 74 73 77 7 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:95 -1
     (nil)
    (nil))
(jump_insn 77 74 78 7 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 78 77 79)
(code_label 79 78 80 9 3 "" [1 uses])
(note 80 79 81 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 9 (set (reg:SI 242)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:98 -1
     (nil))
(insn 82 81 83 9 (set (reg:DI 97 [ D.8165 ])
        (sign_extend:DI (reg:SI 242))) zgen2phase.c:98 -1
     (nil))
(insn 83 82 84 9 (parallel [
            (set (reg:DI 98 [ D.8165 ])
                (ashift:DI (reg:DI 97 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:98 -1
     (nil))
(insn 84 83 85 9 (set (reg/f:DI 243)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:98 -1
     (nil))
(insn 85 84 86 9 (parallel [
            (set (reg/f:DI 99 [ D.8166 ])
                (plus:DI (reg:DI 98 [ D.8165 ])
                    (reg/f:DI 243)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:98 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 98 [ D.8165 ]))
        (nil)))
(insn 86 85 87 9 (set (reg/f:DI 100 [ D.8167 ])
        (mem/f:DI (reg/f:DI 99 [ D.8166 ]) [0 *_101+0 S8 A64])) zgen2phase.c:98 -1
     (nil))
(insn 87 86 88 9 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC4") [flags 0x2]  <var_decl 0x7fe5e08e4a20 *.LC4>)) zgen2phase.c:98 -1
     (nil))
(insn 88 87 89 9 (set (reg:DI 5 di)
        (reg/f:DI 100 [ D.8167 ])) zgen2phase.c:98 -1
     (nil))
(call_insn/i 89 88 90 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:98 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 90 89 91 9 (set (reg:SI 101 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:98 -1
     (nil))
(insn 91 90 92 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 101 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:98 -1
     (nil))
(jump_insn 92 91 93 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) zgen2phase.c:98 -1
     (nil)
 -> 117)
(note 93 92 94 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 94 93 95 10 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:99 -1
     (nil))
(insn 95 94 96 10 (set (reg:SI 244)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:100 -1
     (nil))
(insn 96 95 97 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 244)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:100 -1
     (nil))
(jump_insn 97 96 98 10 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 108)
            (pc))) zgen2phase.c:100 -1
     (nil)
 -> 108)
(note 98 97 99 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 99 98 100 11 (set (reg:SI 245)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:101 -1
     (nil))
(insn 100 99 101 11 (set (reg:DI 102 [ D.8165 ])
        (sign_extend:DI (reg:SI 245))) zgen2phase.c:101 -1
     (nil))
(insn 101 100 102 11 (parallel [
            (set (reg:DI 103 [ D.8165 ])
                (ashift:DI (reg:DI 102 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:101 -1
     (nil))
(insn 102 101 103 11 (set (reg/f:DI 246)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:101 -1
     (nil))
(insn 103 102 104 11 (parallel [
            (set (reg/f:DI 104 [ D.8166 ])
                (plus:DI (reg:DI 103 [ D.8165 ])
                    (reg/f:DI 246)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:101 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 103 [ D.8165 ]))
        (nil)))
(insn 104 103 105 11 (set (reg/f:DI 247)
        (mem/f:DI (reg/f:DI 104 [ D.8166 ]) [0 *_107+0 S8 A64])) zgen2phase.c:101 -1
     (nil))
(insn 105 104 106 11 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -480 [0xfffffffffffffe20])) [0 qsbFilename+0 S8 A64])
        (reg/f:DI 247)) zgen2phase.c:101 -1
     (nil))
(jump_insn 106 105 107 11 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 107 106 108)
(code_label 108 107 109 12 8 "" [1 uses])
(note 109 108 110 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 110 109 111 12 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC5") [flags 0x2]  <var_decl 0x7fe5e08e4ab0 *.LC5>)) zgen2phase.c:104 -1
     (nil))
(call_insn 111 110 112 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:104 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 112 111 115 12 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:105 -1
     (nil)
    (nil))
(jump_insn 115 112 116 12 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 116 115 117)
(code_label 117 116 118 14 7 "" [1 uses])
(note 118 117 119 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 14 (set (reg:SI 248)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:108 -1
     (nil))
(insn 120 119 121 14 (set (reg:DI 105 [ D.8165 ])
        (sign_extend:DI (reg:SI 248))) zgen2phase.c:108 -1
     (nil))
(insn 121 120 122 14 (parallel [
            (set (reg:DI 106 [ D.8165 ])
                (ashift:DI (reg:DI 105 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:108 -1
     (nil))
(insn 122 121 123 14 (set (reg/f:DI 249)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:108 -1
     (nil))
(insn 123 122 124 14 (parallel [
            (set (reg/f:DI 107 [ D.8166 ])
                (plus:DI (reg:DI 106 [ D.8165 ])
                    (reg/f:DI 249)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:108 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 106 [ D.8165 ]))
        (nil)))
(insn 124 123 125 14 (set (reg/f:DI 108 [ D.8167 ])
        (mem/f:DI (reg/f:DI 107 [ D.8166 ]) [0 *_113+0 S8 A64])) zgen2phase.c:108 -1
     (nil))
(insn 125 124 126 14 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC6") [flags 0x2]  <var_decl 0x7fe5e08e4b40 *.LC6>)) zgen2phase.c:108 -1
     (nil))
(insn 126 125 127 14 (set (reg:DI 5 di)
        (reg/f:DI 108 [ D.8167 ])) zgen2phase.c:108 -1
     (nil))
(call_insn/i 127 126 128 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:108 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 128 127 129 14 (set (reg:SI 109 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:108 -1
     (nil))
(insn 129 128 130 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 109 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:108 -1
     (nil))
(jump_insn 130 129 131 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 155)
            (pc))) zgen2phase.c:108 -1
     (nil)
 -> 155)
(note 131 130 132 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 132 131 133 15 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:109 -1
     (nil))
(insn 133 132 134 15 (set (reg:SI 250)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:110 -1
     (nil))
(insn 134 133 135 15 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 250)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:110 -1
     (nil))
(jump_insn 135 134 136 15 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) zgen2phase.c:110 -1
     (nil)
 -> 146)
(note 136 135 137 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 137 136 138 16 (set (reg:SI 251)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:111 -1
     (nil))
(insn 138 137 139 16 (set (reg:DI 110 [ D.8165 ])
        (sign_extend:DI (reg:SI 251))) zgen2phase.c:111 -1
     (nil))
(insn 139 138 140 16 (parallel [
            (set (reg:DI 111 [ D.8165 ])
                (ashift:DI (reg:DI 110 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:111 -1
     (nil))
(insn 140 139 141 16 (set (reg/f:DI 252)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:111 -1
     (nil))
(insn 141 140 142 16 (parallel [
            (set (reg/f:DI 112 [ D.8166 ])
                (plus:DI (reg:DI 111 [ D.8165 ])
                    (reg/f:DI 252)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:111 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 111 [ D.8165 ]))
        (nil)))
(insn 142 141 143 16 (set (reg/f:DI 253)
        (mem/f:DI (reg/f:DI 112 [ D.8166 ]) [0 *_119+0 S8 A64])) zgen2phase.c:111 -1
     (nil))
(insn 143 142 144 16 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -472 [0xfffffffffffffe28])) [0 qebFilename+0 S8 A64])
        (reg/f:DI 253)) zgen2phase.c:111 -1
     (nil))
(jump_insn 144 143 145 16 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 145 144 146)
(code_label 146 145 147 17 11 "" [1 uses])
(note 147 146 148 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 17 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC7") [flags 0x2]  <var_decl 0x7fe5e08e4bd0 *.LC7>)) zgen2phase.c:114 -1
     (nil))
(call_insn 149 148 150 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:114 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 150 149 153 17 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:115 -1
     (nil)
    (nil))
(jump_insn 153 150 154 17 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 154 153 155)
(code_label 155 154 156 19 10 "" [1 uses])
(note 156 155 157 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 19 (set (reg:SI 254)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:118 -1
     (nil))
(insn 158 157 159 19 (set (reg:DI 113 [ D.8165 ])
        (sign_extend:DI (reg:SI 254))) zgen2phase.c:118 -1
     (nil))
(insn 159 158 160 19 (parallel [
            (set (reg:DI 114 [ D.8165 ])
                (ashift:DI (reg:DI 113 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:118 -1
     (nil))
(insn 160 159 161 19 (set (reg/f:DI 255)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:118 -1
     (nil))
(insn 161 160 162 19 (parallel [
            (set (reg/f:DI 115 [ D.8166 ])
                (plus:DI (reg:DI 114 [ D.8165 ])
                    (reg/f:DI 255)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:118 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 114 [ D.8165 ]))
        (nil)))
(insn 162 161 163 19 (set (reg/f:DI 116 [ D.8167 ])
        (mem/f:DI (reg/f:DI 115 [ D.8166 ]) [0 *_125+0 S8 A64])) zgen2phase.c:118 -1
     (nil))
(insn 163 162 164 19 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC8") [flags 0x2]  <var_decl 0x7fe5e08e4c60 *.LC8>)) zgen2phase.c:118 -1
     (nil))
(insn 164 163 165 19 (set (reg:DI 5 di)
        (reg/f:DI 116 [ D.8167 ])) zgen2phase.c:118 -1
     (nil))
(call_insn/i 165 164 166 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:118 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 166 165 167 19 (set (reg:SI 117 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:118 -1
     (nil))
(insn 167 166 168 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 117 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:118 -1
     (nil))
(jump_insn 168 167 169 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 226)
            (pc))) zgen2phase.c:118 -1
     (nil)
 -> 226)
(note 169 168 170 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 170 169 171 20 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:119 -1
     (nil))
(insn 171 170 172 20 (set (reg:SI 256)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:120 -1
     (nil))
(insn 172 171 173 20 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 256)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:120 -1
     (nil))
(jump_insn 173 172 174 20 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 665)
            (pc))) zgen2phase.c:120 612 {*jcc_1}
     (nil)
 -> 665)
(note 174 173 175 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 175 174 176 21 (set (reg:SI 257)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:121 -1
     (nil))
(insn 176 175 177 21 (set (reg:DI 118 [ D.8165 ])
        (sign_extend:DI (reg:SI 257))) zgen2phase.c:121 -1
     (nil))
(insn 177 176 178 21 (parallel [
            (set (reg:DI 119 [ D.8165 ])
                (ashift:DI (reg:DI 118 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:121 -1
     (nil))
(insn 178 177 179 21 (set (reg/f:DI 258)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:121 -1
     (nil))
(insn 179 178 180 21 (parallel [
            (set (reg/f:DI 120 [ D.8166 ])
                (plus:DI (reg:DI 119 [ D.8165 ])
                    (reg/f:DI 258)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:121 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 119 [ D.8165 ]))
        (nil)))
(insn 180 179 181 21 (set (reg/f:DI 121 [ D.8167 ])
        (mem/f:DI (reg/f:DI 120 [ D.8166 ]) [0 *_131+0 S8 A64])) zgen2phase.c:121 -1
     (nil))
(insn 181 180 182 21 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC9") [flags 0x2]  <var_decl 0x7fe5e08e4cf0 *.LC9>)) zgen2phase.c:121 -1
     (nil))
(insn 182 181 183 21 (set (reg:DI 5 di)
        (reg/f:DI 121 [ D.8167 ])) zgen2phase.c:121 -1
     (nil))
(call_insn/i 183 182 184 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:121 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 184 183 185 21 (set (reg:SI 122 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:121 -1
     (nil))
(insn 185 184 186 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 122 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:121 -1
     (nil))
(jump_insn 186 185 187 21 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 191)
            (pc))) zgen2phase.c:121 -1
     (nil)
 -> 191)
(note 187 186 188 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 22 (set (mem/j/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 in.inScheme+0 S2 A64])
        (const_int 25 [0x19])) zgen2phase.c:122 -1
     (nil))
(jump_insn 189 188 190 22 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 190 189 191)
(code_label 191 190 192 23 15 "" [1 uses])
(note 192 191 193 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 193 192 194 23 (set (reg:SI 259)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:129 -1
     (nil))
(insn 194 193 195 23 (set (reg:DI 123 [ D.8165 ])
        (sign_extend:DI (reg:SI 259))) zgen2phase.c:129 -1
     (nil))
(insn 195 194 196 23 (parallel [
            (set (reg:DI 124 [ D.8165 ])
                (ashift:DI (reg:DI 123 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:129 -1
     (nil))
(insn 196 195 197 23 (set (reg/f:DI 260)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:129 -1
     (nil))
(insn 197 196 198 23 (parallel [
            (set (reg/f:DI 125 [ D.8166 ])
                (plus:DI (reg:DI 124 [ D.8165 ])
                    (reg/f:DI 260)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:129 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 124 [ D.8165 ]))
        (nil)))
(insn 198 197 199 23 (set (reg/f:DI 126 [ D.8167 ])
        (mem/f:DI (reg/f:DI 125 [ D.8166 ]) [0 *_137+0 S8 A64])) zgen2phase.c:129 -1
     (nil))
(insn 199 198 200 23 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC10") [flags 0x2]  <var_decl 0x7fe5e08e4d80 *.LC10>)) zgen2phase.c:129 -1
     (nil))
(insn 200 199 201 23 (set (reg:DI 5 di)
        (reg/f:DI 126 [ D.8167 ])) zgen2phase.c:129 -1
     (nil))
(call_insn/i 201 200 202 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:129 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 202 201 203 23 (set (reg:SI 127 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:129 -1
     (nil))
(insn 203 202 204 23 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 127 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:129 -1
     (nil))
(jump_insn 204 203 205 23 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 209)
            (pc))) zgen2phase.c:129 -1
     (nil)
 -> 209)
(note 205 204 206 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 206 205 207 24 (set (mem/j/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 in.inScheme+0 S2 A64])
        (const_int 27 [0x1b])) zgen2phase.c:130 -1
     (nil))
(jump_insn 207 206 208 24 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 208 207 209)
(code_label 209 208 210 25 16 "" [1 uses])
(note 210 209 211 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 211 210 212 25 (set (reg:SI 261)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:133 -1
     (nil))
(insn 212 211 213 25 (set (reg:DI 128 [ D.8165 ])
        (sign_extend:DI (reg:SI 261))) zgen2phase.c:133 -1
     (nil))
(insn 213 212 214 25 (parallel [
            (set (reg:DI 129 [ D.8165 ])
                (ashift:DI (reg:DI 128 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:133 -1
     (nil))
(insn 214 213 215 25 (set (reg/f:DI 262)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:133 -1
     (nil))
(insn 215 214 216 25 (parallel [
            (set (reg/f:DI 130 [ D.8166 ])
                (plus:DI (reg:DI 129 [ D.8165 ])
                    (reg/f:DI 262)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:133 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 129 [ D.8165 ]))
        (nil)))
(insn 216 215 217 25 (set (reg/f:DI 131 [ D.8167 ])
        (mem/f:DI (reg/f:DI 130 [ D.8166 ]) [0 *_143+0 S8 A64])) zgen2phase.c:133 -1
     (nil))
(insn 217 216 218 25 (set (reg:DI 4 si)
        (reg/f:DI 131 [ D.8167 ])) zgen2phase.c:133 -1
     (nil))
(insn 218 217 219 25 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC11") [flags 0x2]  <var_decl 0x7fe5e08e4e10 *.LC11>)) zgen2phase.c:133 -1
     (nil))
(insn 219 218 220 25 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:133 -1
     (nil))
(call_insn 220 219 221 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fe5e0c23ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:133 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(call_insn 221 220 224 25 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:134 -1
     (nil)
    (nil))
(jump_insn 224 221 225 25 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 225 224 226)
(code_label 226 225 227 27 13 "" [1 uses])
(note 227 226 228 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 228 227 229 27 (set (reg:SI 263)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:138 -1
     (nil))
(insn 229 228 230 27 (set (reg:DI 132 [ D.8165 ])
        (sign_extend:DI (reg:SI 263))) zgen2phase.c:138 -1
     (nil))
(insn 230 229 231 27 (parallel [
            (set (reg:DI 133 [ D.8165 ])
                (ashift:DI (reg:DI 132 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:138 -1
     (nil))
(insn 231 230 232 27 (set (reg/f:DI 264)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:138 -1
     (nil))
(insn 232 231 233 27 (parallel [
            (set (reg/f:DI 134 [ D.8166 ])
                (plus:DI (reg:DI 133 [ D.8165 ])
                    (reg/f:DI 264)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:138 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 133 [ D.8165 ]))
        (nil)))
(insn 233 232 234 27 (set (reg/f:DI 135 [ D.8167 ])
        (mem/f:DI (reg/f:DI 134 [ D.8166 ]) [0 *_149+0 S8 A64])) zgen2phase.c:138 -1
     (nil))
(insn 234 233 235 27 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC12") [flags 0x2]  <var_decl 0x7fe5e08e4ea0 *.LC12>)) zgen2phase.c:138 -1
     (nil))
(insn 235 234 236 27 (set (reg:DI 5 di)
        (reg/f:DI 135 [ D.8167 ])) zgen2phase.c:138 -1
     (nil))
(call_insn/i 236 235 237 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:138 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 237 236 238 27 (set (reg:SI 136 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:138 -1
     (nil))
(insn 238 237 239 27 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 136 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:138 -1
     (nil))
(jump_insn 239 238 240 27 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 264)
            (pc))) zgen2phase.c:138 -1
     (nil)
 -> 264)
(note 240 239 241 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 241 240 242 28 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:139 -1
     (nil))
(insn 242 241 243 28 (set (reg:SI 265)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:140 -1
     (nil))
(insn 243 242 244 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 265)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:140 -1
     (nil))
(jump_insn 244 243 245 28 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 255)
            (pc))) zgen2phase.c:140 -1
     (nil)
 -> 255)
(note 245 244 246 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 246 245 247 29 (set (reg:SI 266)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:141 -1
     (nil))
(insn 247 246 248 29 (set (reg:DI 137 [ D.8165 ])
        (sign_extend:DI (reg:SI 266))) zgen2phase.c:141 -1
     (nil))
(insn 248 247 249 29 (parallel [
            (set (reg:DI 138 [ D.8165 ])
                (ashift:DI (reg:DI 137 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:141 -1
     (nil))
(insn 249 248 250 29 (set (reg/f:DI 267)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:141 -1
     (nil))
(insn 250 249 251 29 (parallel [
            (set (reg/f:DI 139 [ D.8166 ])
                (plus:DI (reg:DI 138 [ D.8165 ])
                    (reg/f:DI 267)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:141 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 138 [ D.8165 ]))
        (nil)))
(insn 251 250 252 29 (set (reg/f:DI 268)
        (mem/f:DI (reg/f:DI 139 [ D.8166 ]) [0 *_155+0 S8 A64])) zgen2phase.c:141 -1
     (nil))
(insn 252 251 253 29 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -464 [0xfffffffffffffe30])) [0 counterFilename+0 S8 A64])
        (reg/f:DI 268)) zgen2phase.c:141 -1
     (nil))
(jump_insn 253 252 254 29 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 254 253 255)
(code_label 255 254 256 30 18 "" [1 uses])
(note 256 255 257 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 257 256 258 30 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC13") [flags 0x2]  <var_decl 0x7fe5e08e4f30 *.LC13>)) zgen2phase.c:143 -1
     (nil))
(call_insn 258 257 259 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:143 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 259 258 262 30 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:144 -1
     (nil)
    (nil))
(jump_insn 262 259 263 30 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 263 262 264)
(code_label 264 263 265 32 17 "" [1 uses])
(note 265 264 266 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 266 265 267 32 (set (reg:SI 269)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:147 -1
     (nil))
(insn 267 266 268 32 (set (reg:DI 140 [ D.8165 ])
        (sign_extend:DI (reg:SI 269))) zgen2phase.c:147 -1
     (nil))
(insn 268 267 269 32 (parallel [
            (set (reg:DI 141 [ D.8165 ])
                (ashift:DI (reg:DI 140 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:147 -1
     (nil))
(insn 269 268 270 32 (set (reg/f:DI 270)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:147 -1
     (nil))
(insn 270 269 271 32 (parallel [
            (set (reg/f:DI 142 [ D.8166 ])
                (plus:DI (reg:DI 141 [ D.8165 ])
                    (reg/f:DI 270)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:147 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 141 [ D.8165 ]))
        (nil)))
(insn 271 270 272 32 (set (reg/f:DI 143 [ D.8167 ])
        (mem/f:DI (reg/f:DI 142 [ D.8166 ]) [0 *_161+0 S8 A64])) zgen2phase.c:147 -1
     (nil))
(insn 272 271 273 32 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC14") [flags 0x2]  <var_decl 0x7fe5e08e4120 *.LC14>)) zgen2phase.c:147 -1
     (nil))
(insn 273 272 274 32 (set (reg:DI 5 di)
        (reg/f:DI 143 [ D.8167 ])) zgen2phase.c:147 -1
     (nil))
(call_insn/i 274 273 275 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:147 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 275 274 276 32 (set (reg:SI 144 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:147 -1
     (nil))
(insn 276 275 277 32 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 144 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:147 -1
     (nil))
(jump_insn 277 276 278 32 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) zgen2phase.c:147 -1
     (nil)
 -> 302)
(note 278 277 279 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 279 278 280 33 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:148 -1
     (nil))
(insn 280 279 281 33 (set (reg:SI 271)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:149 -1
     (nil))
(insn 281 280 282 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 271)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:149 -1
     (nil))
(jump_insn 282 281 283 33 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 293)
            (pc))) zgen2phase.c:149 -1
     (nil)
 -> 293)
(note 283 282 284 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 284 283 285 34 (set (reg:SI 272)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:150 -1
     (nil))
(insn 285 284 286 34 (set (reg:DI 145 [ D.8165 ])
        (sign_extend:DI (reg:SI 272))) zgen2phase.c:150 -1
     (nil))
(insn 286 285 287 34 (parallel [
            (set (reg:DI 146 [ D.8165 ])
                (ashift:DI (reg:DI 145 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:150 -1
     (nil))
(insn 287 286 288 34 (set (reg/f:DI 273)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:150 -1
     (nil))
(insn 288 287 289 34 (parallel [
            (set (reg/f:DI 147 [ D.8166 ])
                (plus:DI (reg:DI 146 [ D.8165 ])
                    (reg/f:DI 273)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:150 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 146 [ D.8165 ]))
        (nil)))
(insn 289 288 290 34 (set (reg/f:DI 274)
        (mem/f:DI (reg/f:DI 147 [ D.8166 ]) [0 *_167+0 S8 A64])) zgen2phase.c:150 -1
     (nil))
(insn 290 289 291 34 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -456 [0xfffffffffffffe38])) [0 z1Filename+0 S8 A64])
        (reg/f:DI 274)) zgen2phase.c:150 -1
     (nil))
(jump_insn 291 290 292 34 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 292 291 293)
(code_label 293 292 294 35 21 "" [1 uses])
(note 294 293 295 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 295 294 296 35 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC15") [flags 0x2]  <var_decl 0x7fe5e08e41b0 *.LC15>)) zgen2phase.c:152 -1
     (nil))
(call_insn 296 295 297 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:152 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 297 296 300 35 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:153 -1
     (nil)
    (nil))
(jump_insn 300 297 301 35 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 301 300 302)
(code_label 302 301 303 37 20 "" [1 uses])
(note 303 302 304 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 37 (set (reg:SI 275)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:156 -1
     (nil))
(insn 305 304 306 37 (set (reg:DI 148 [ D.8165 ])
        (sign_extend:DI (reg:SI 275))) zgen2phase.c:156 -1
     (nil))
(insn 306 305 307 37 (parallel [
            (set (reg:DI 149 [ D.8165 ])
                (ashift:DI (reg:DI 148 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:156 -1
     (nil))
(insn 307 306 308 37 (set (reg/f:DI 276)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:156 -1
     (nil))
(insn 308 307 309 37 (parallel [
            (set (reg/f:DI 150 [ D.8166 ])
                (plus:DI (reg:DI 149 [ D.8165 ])
                    (reg/f:DI 276)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:156 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 149 [ D.8165 ]))
        (nil)))
(insn 309 308 310 37 (set (reg/f:DI 151 [ D.8167 ])
        (mem/f:DI (reg/f:DI 150 [ D.8166 ]) [0 *_173+0 S8 A64])) zgen2phase.c:156 -1
     (nil))
(insn 310 309 311 37 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC16") [flags 0x2]  <var_decl 0x7fe5e090b000 *.LC16>)) zgen2phase.c:156 -1
     (nil))
(insn 311 310 312 37 (set (reg:DI 5 di)
        (reg/f:DI 151 [ D.8167 ])) zgen2phase.c:156 -1
     (nil))
(call_insn/i 312 311 313 37 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:156 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 313 312 314 37 (set (reg:SI 152 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:156 -1
     (nil))
(insn 314 313 315 37 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 152 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:156 -1
     (nil))
(jump_insn 315 314 316 37 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 340)
            (pc))) zgen2phase.c:156 -1
     (nil)
 -> 340)
(note 316 315 317 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 38 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:157 -1
     (nil))
(insn 318 317 319 38 (set (reg:SI 277)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:158 -1
     (nil))
(insn 319 318 320 38 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 277)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:158 -1
     (nil))
(jump_insn 320 319 321 38 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 331)
            (pc))) zgen2phase.c:158 -1
     (nil)
 -> 331)
(note 321 320 322 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 322 321 323 39 (set (reg:SI 278)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:159 -1
     (nil))
(insn 323 322 324 39 (set (reg:DI 153 [ D.8165 ])
        (sign_extend:DI (reg:SI 278))) zgen2phase.c:159 -1
     (nil))
(insn 324 323 325 39 (parallel [
            (set (reg:DI 154 [ D.8165 ])
                (ashift:DI (reg:DI 153 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:159 -1
     (nil))
(insn 325 324 326 39 (set (reg/f:DI 279)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:159 -1
     (nil))
(insn 326 325 327 39 (parallel [
            (set (reg/f:DI 155 [ D.8166 ])
                (plus:DI (reg:DI 154 [ D.8165 ])
                    (reg/f:DI 279)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:159 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 154 [ D.8165 ]))
        (nil)))
(insn 327 326 328 39 (set (reg/f:DI 280)
        (mem/f:DI (reg/f:DI 155 [ D.8166 ]) [0 *_179+0 S8 A64])) zgen2phase.c:159 -1
     (nil))
(insn 328 327 329 39 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -448 [0xfffffffffffffe40])) [0 z2Filename+0 S8 A64])
        (reg/f:DI 280)) zgen2phase.c:159 -1
     (nil))
(jump_insn 329 328 330 39 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 330 329 331)
(code_label 331 330 332 40 24 "" [1 uses])
(note 332 331 333 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 333 332 334 40 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC17") [flags 0x2]  <var_decl 0x7fe5e090b090 *.LC17>)) zgen2phase.c:161 -1
     (nil))
(call_insn 334 333 335 40 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:161 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 335 334 338 40 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:162 -1
     (nil)
    (nil))
(jump_insn 338 335 339 40 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 339 338 340)
(code_label 340 339 341 42 23 "" [1 uses])
(note 341 340 342 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 342 341 343 42 (set (reg:SI 281)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:165 -1
     (nil))
(insn 343 342 344 42 (set (reg:DI 156 [ D.8165 ])
        (sign_extend:DI (reg:SI 281))) zgen2phase.c:165 -1
     (nil))
(insn 344 343 345 42 (parallel [
            (set (reg:DI 157 [ D.8165 ])
                (ashift:DI (reg:DI 156 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:165 -1
     (nil))
(insn 345 344 346 42 (set (reg/f:DI 282)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:165 -1
     (nil))
(insn 346 345 347 42 (parallel [
            (set (reg/f:DI 158 [ D.8166 ])
                (plus:DI (reg:DI 157 [ D.8165 ])
                    (reg/f:DI 282)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:165 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 157 [ D.8165 ]))
        (nil)))
(insn 347 346 348 42 (set (reg/f:DI 159 [ D.8167 ])
        (mem/f:DI (reg/f:DI 158 [ D.8166 ]) [0 *_185+0 S8 A64])) zgen2phase.c:165 -1
     (nil))
(insn 348 347 349 42 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC18") [flags 0x2]  <var_decl 0x7fe5e090b120 *.LC18>)) zgen2phase.c:165 -1
     (nil))
(insn 349 348 350 42 (set (reg:DI 5 di)
        (reg/f:DI 159 [ D.8167 ])) zgen2phase.c:165 -1
     (nil))
(call_insn/i 350 349 351 42 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:165 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 351 350 352 42 (set (reg:SI 160 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:165 -1
     (nil))
(insn 352 351 353 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 160 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:165 -1
     (nil))
(jump_insn 353 352 354 42 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 378)
            (pc))) zgen2phase.c:165 -1
     (nil)
 -> 378)
(note 354 353 355 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(insn 355 354 356 43 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:166 -1
     (nil))
(insn 356 355 357 43 (set (reg:SI 283)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:167 -1
     (nil))
(insn 357 356 358 43 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 283)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:167 -1
     (nil))
(jump_insn 358 357 359 43 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 369)
            (pc))) zgen2phase.c:167 -1
     (nil)
 -> 369)
(note 359 358 360 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 44 (set (reg:SI 284)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:168 -1
     (nil))
(insn 361 360 362 44 (set (reg:DI 161 [ D.8165 ])
        (sign_extend:DI (reg:SI 284))) zgen2phase.c:168 -1
     (nil))
(insn 362 361 363 44 (parallel [
            (set (reg:DI 162 [ D.8165 ])
                (ashift:DI (reg:DI 161 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:168 -1
     (nil))
(insn 363 362 364 44 (set (reg/f:DI 285)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:168 -1
     (nil))
(insn 364 363 365 44 (parallel [
            (set (reg/f:DI 163 [ D.8166 ])
                (plus:DI (reg:DI 162 [ D.8165 ])
                    (reg/f:DI 285)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:168 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 162 [ D.8165 ]))
        (nil)))
(insn 365 364 366 44 (set (reg/f:DI 286)
        (mem/f:DI (reg/f:DI 163 [ D.8166 ]) [0 *_191+0 S8 A64])) zgen2phase.c:168 -1
     (nil))
(insn 366 365 367 44 (set (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -440 [0xfffffffffffffe48])) [0 keyPassword+0 S8 A64])
        (reg/f:DI 286)) zgen2phase.c:168 -1
     (nil))
(jump_insn 367 366 368 44 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 368 367 369)
(code_label 369 368 370 45 27 "" [1 uses])
(note 370 369 371 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 371 370 372 45 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC19") [flags 0x2]  <var_decl 0x7fe5e090b1b0 *.LC19>)) zgen2phase.c:171 -1
     (nil))
(call_insn 372 371 373 45 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:171 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 373 372 376 45 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:172 -1
     (nil)
    (nil))
(jump_insn 376 373 377 45 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 377 376 378)
(code_label 378 377 379 47 26 "" [1 uses])
(note 379 378 380 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 380 379 381 47 (set (reg:SI 287)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:175 -1
     (nil))
(insn 381 380 382 47 (set (reg:DI 164 [ D.8165 ])
        (sign_extend:DI (reg:SI 287))) zgen2phase.c:175 -1
     (nil))
(insn 382 381 383 47 (parallel [
            (set (reg:DI 165 [ D.8165 ])
                (ashift:DI (reg:DI 164 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:175 -1
     (nil))
(insn 383 382 384 47 (set (reg/f:DI 288)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:175 -1
     (nil))
(insn 384 383 385 47 (parallel [
            (set (reg/f:DI 166 [ D.8166 ])
                (plus:DI (reg:DI 165 [ D.8165 ])
                    (reg/f:DI 288)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:175 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 165 [ D.8165 ]))
        (nil)))
(insn 385 384 386 47 (set (reg/f:DI 167 [ D.8167 ])
        (mem/f:DI (reg/f:DI 166 [ D.8166 ]) [0 *_197+0 S8 A64])) zgen2phase.c:175 -1
     (nil))
(insn 386 385 387 47 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC20") [flags 0x2]  <var_decl 0x7fe5e090b240 *.LC20>)) zgen2phase.c:175 -1
     (nil))
(insn 387 386 388 47 (set (reg:DI 5 di)
        (reg/f:DI 167 [ D.8167 ])) zgen2phase.c:175 -1
     (nil))
(call_insn/i 388 387 389 47 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:175 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 389 388 390 47 (set (reg:SI 168 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:175 -1
     (nil))
(insn 390 389 391 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 168 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:175 -1
     (nil))
(jump_insn 391 390 392 47 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 456)
            (pc))) zgen2phase.c:175 -1
     (nil)
 -> 456)
(note 392 391 393 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 393 392 394 48 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:176 -1
     (nil))
(insn 394 393 395 48 (set (reg:SI 289)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:177 -1
     (nil))
(insn 395 394 396 48 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 289)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:177 -1
     (nil))
(jump_insn 396 395 397 48 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 412)
            (pc))) zgen2phase.c:177 -1
     (nil)
 -> 412)
(note 397 396 398 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 398 397 399 49 (set (reg:SI 290)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:178 -1
     (nil))
(insn 399 398 400 49 (set (reg:DI 169 [ D.8165 ])
        (sign_extend:DI (reg:SI 290))) zgen2phase.c:178 -1
     (nil))
(insn 400 399 401 49 (parallel [
            (set (reg:DI 170 [ D.8165 ])
                (ashift:DI (reg:DI 169 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:178 -1
     (nil))
(insn 401 400 402 49 (set (reg/f:DI 291)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:178 -1
     (nil))
(insn 402 401 403 49 (parallel [
            (set (reg/f:DI 171 [ D.8166 ])
                (plus:DI (reg:DI 170 [ D.8165 ])
                    (reg/f:DI 291)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:178 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 170 [ D.8165 ]))
        (nil)))
(insn 403 402 404 49 (set (reg/f:DI 172 [ D.8167 ])
        (mem/f:DI (reg/f:DI 171 [ D.8166 ]) [0 *_203+0 S8 A64])) zgen2phase.c:178 -1
     (nil))
(insn 404 403 405 49 (parallel [
            (set (reg:DI 292)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -548 [0xfffffffffffffddc])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:178 -1
     (nil))
(insn 405 404 406 49 (set (reg:DI 1 dx)
        (reg:DI 292)) zgen2phase.c:178 -1
     (nil))
(insn 406 405 407 49 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:178 -1
     (nil))
(insn 407 406 408 49 (set (reg:DI 5 di)
        (reg/f:DI 172 [ D.8167 ])) zgen2phase.c:178 -1
     (nil))
(insn 408 407 409 49 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:178 -1
     (nil))
(call_insn 409 408 410 49 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:178 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 410 409 411 49 (set (pc)
        (label_ref 417)) -1
     (nil)
 -> 417)
(barrier 411 410 412)
(code_label 412 411 413 50 30 "" [1 uses])
(note 413 412 414 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 414 413 415 50 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fe5e090b2d0 *.LC21>)) zgen2phase.c:181 -1
     (nil))
(call_insn 415 414 416 50 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:181 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 416 415 417 50 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:182 -1
     (nil)
    (nil))
(code_label 417 416 418 51 31 "" [1 uses])
(note 418 417 419 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(insn 419 418 420 51 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:184 -1
     (nil))
(insn 420 419 421 51 (set (reg:SI 293)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:185 -1
     (nil))
(insn 421 420 422 51 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 293)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:185 -1
     (nil))
(jump_insn 422 421 423 51 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 447)
            (pc))) zgen2phase.c:185 -1
     (nil)
 -> 447)
(note 423 422 424 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(insn 424 423 425 52 (set (reg:SI 294)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:186 -1
     (nil))
(insn 425 424 426 52 (set (reg:DI 173 [ D.8165 ])
        (sign_extend:DI (reg:SI 294))) zgen2phase.c:186 -1
     (nil))
(insn 426 425 427 52 (parallel [
            (set (reg:DI 174 [ D.8165 ])
                (ashift:DI (reg:DI 173 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:186 -1
     (nil))
(insn 427 426 428 52 (set (reg/f:DI 295)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:186 -1
     (nil))
(insn 428 427 429 52 (parallel [
            (set (reg/f:DI 175 [ D.8166 ])
                (plus:DI (reg:DI 174 [ D.8165 ])
                    (reg/f:DI 295)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:186 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 174 [ D.8165 ]))
        (nil)))
(insn 429 428 430 52 (set (reg/f:DI 176 [ D.8167 ])
        (mem/f:DI (reg/f:DI 175 [ D.8166 ]) [0 *_211+0 S8 A64])) zgen2phase.c:186 -1
     (nil))
(insn 430 429 431 52 (parallel [
            (set (reg:DI 296)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -544 [0xfffffffffffffde0])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:186 -1
     (nil))
(insn 431 430 432 52 (set (reg:DI 1 dx)
        (reg:DI 296)) zgen2phase.c:186 -1
     (nil))
(insn 432 431 433 52 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:186 -1
     (nil))
(insn 433 432 434 52 (set (reg:DI 5 di)
        (reg/f:DI 176 [ D.8167 ])) zgen2phase.c:186 -1
     (nil))
(insn 434 433 435 52 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:186 -1
     (nil))
(call_insn 435 434 436 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:186 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 436 435 437 52 (set (reg:SI 177 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -544 [0xfffffffffffffde0])) [0 sessionAttributes0+0 S4 A64])) zgen2phase.c:187 -1
     (nil))
(insn 437 436 438 52 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 177 [ D.8169 ])
            (const_int 255 [0xff]))) zgen2phase.c:187 -1
     (nil))
(jump_insn 438 437 439 52 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 665)
            (pc))) zgen2phase.c:187 612 {*jcc_1}
     (nil)
 -> 665)
(note 439 438 440 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 440 439 441 53 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC22") [flags 0x2]  <var_decl 0x7fe5e090b360 *.LC22>)) zgen2phase.c:188 -1
     (nil))
(call_insn 441 440 442 53 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:188 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 442 441 445 53 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:189 -1
     (nil)
    (nil))
(jump_insn 445 442 446 53 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 446 445 447)
(code_label 447 446 448 55 32 "" [1 uses])
(note 448 447 449 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 449 448 450 55 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC21") [flags 0x2]  <var_decl 0x7fe5e090b2d0 *.LC21>)) zgen2phase.c:193 -1
     (nil))
(call_insn 450 449 451 55 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:193 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 451 450 454 55 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:194 -1
     (nil)
    (nil))
(jump_insn 454 451 455 55 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 455 454 456)
(code_label 456 455 457 57 29 "" [1 uses])
(note 457 456 458 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 458 457 459 57 (set (reg:SI 297)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:197 -1
     (nil))
(insn 459 458 460 57 (set (reg:DI 178 [ D.8165 ])
        (sign_extend:DI (reg:SI 297))) zgen2phase.c:197 -1
     (nil))
(insn 460 459 461 57 (parallel [
            (set (reg:DI 179 [ D.8165 ])
                (ashift:DI (reg:DI 178 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:197 -1
     (nil))
(insn 461 460 462 57 (set (reg/f:DI 298)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:197 -1
     (nil))
(insn 462 461 463 57 (parallel [
            (set (reg/f:DI 180 [ D.8166 ])
                (plus:DI (reg:DI 179 [ D.8165 ])
                    (reg/f:DI 298)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:197 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 179 [ D.8165 ]))
        (nil)))
(insn 463 462 464 57 (set (reg/f:DI 181 [ D.8167 ])
        (mem/f:DI (reg/f:DI 180 [ D.8166 ]) [0 *_221+0 S8 A64])) zgen2phase.c:197 -1
     (nil))
(insn 464 463 465 57 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC23") [flags 0x2]  <var_decl 0x7fe5e090b3f0 *.LC23>)) zgen2phase.c:197 -1
     (nil))
(insn 465 464 466 57 (set (reg:DI 5 di)
        (reg/f:DI 181 [ D.8167 ])) zgen2phase.c:197 -1
     (nil))
(call_insn/i 466 465 467 57 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:197 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 467 466 468 57 (set (reg:SI 182 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:197 -1
     (nil))
(insn 468 467 469 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 182 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:197 -1
     (nil))
(jump_insn 469 468 470 57 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 534)
            (pc))) zgen2phase.c:197 -1
     (nil)
 -> 534)
(note 470 469 471 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 471 470 472 58 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:198 -1
     (nil))
(insn 472 471 473 58 (set (reg:SI 299)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:199 -1
     (nil))
(insn 473 472 474 58 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 299)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:199 -1
     (nil))
(jump_insn 474 473 475 58 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 490)
            (pc))) zgen2phase.c:199 -1
     (nil)
 -> 490)
(note 475 474 476 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(insn 476 475 477 59 (set (reg:SI 300)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:200 -1
     (nil))
(insn 477 476 478 59 (set (reg:DI 183 [ D.8165 ])
        (sign_extend:DI (reg:SI 300))) zgen2phase.c:200 -1
     (nil))
(insn 478 477 479 59 (parallel [
            (set (reg:DI 184 [ D.8165 ])
                (ashift:DI (reg:DI 183 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:200 -1
     (nil))
(insn 479 478 480 59 (set (reg/f:DI 301)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:200 -1
     (nil))
(insn 480 479 481 59 (parallel [
            (set (reg/f:DI 185 [ D.8166 ])
                (plus:DI (reg:DI 184 [ D.8165 ])
                    (reg/f:DI 301)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:200 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 184 [ D.8165 ]))
        (nil)))
(insn 481 480 482 59 (set (reg/f:DI 186 [ D.8167 ])
        (mem/f:DI (reg/f:DI 185 [ D.8166 ]) [0 *_227+0 S8 A64])) zgen2phase.c:200 -1
     (nil))
(insn 482 481 483 59 (parallel [
            (set (reg:DI 302)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -540 [0xfffffffffffffde4])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:200 -1
     (nil))
(insn 483 482 484 59 (set (reg:DI 1 dx)
        (reg:DI 302)) zgen2phase.c:200 -1
     (nil))
(insn 484 483 485 59 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:200 -1
     (nil))
(insn 485 484 486 59 (set (reg:DI 5 di)
        (reg/f:DI 186 [ D.8167 ])) zgen2phase.c:200 -1
     (nil))
(insn 486 485 487 59 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:200 -1
     (nil))
(call_insn 487 486 488 59 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:200 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 488 487 489 59 (set (pc)
        (label_ref 495)) -1
     (nil)
 -> 495)
(barrier 489 488 490)
(code_label 490 489 491 60 36 "" [1 uses])
(note 491 490 492 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 492 491 493 60 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fe5e090b480 *.LC24>)) zgen2phase.c:203 -1
     (nil))
(call_insn 493 492 494 60 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:203 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 494 493 495 60 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:204 -1
     (nil)
    (nil))
(code_label 495 494 496 61 37 "" [1 uses])
(note 496 495 497 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 61 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:206 -1
     (nil))
(insn 498 497 499 61 (set (reg:SI 303)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:207 -1
     (nil))
(insn 499 498 500 61 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 303)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:207 -1
     (nil))
(jump_insn 500 499 501 61 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 525)
            (pc))) zgen2phase.c:207 -1
     (nil)
 -> 525)
(note 501 500 502 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 502 501 503 62 (set (reg:SI 304)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:208 -1
     (nil))
(insn 503 502 504 62 (set (reg:DI 187 [ D.8165 ])
        (sign_extend:DI (reg:SI 304))) zgen2phase.c:208 -1
     (nil))
(insn 504 503 505 62 (parallel [
            (set (reg:DI 188 [ D.8165 ])
                (ashift:DI (reg:DI 187 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:208 -1
     (nil))
(insn 505 504 506 62 (set (reg/f:DI 305)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:208 -1
     (nil))
(insn 506 505 507 62 (parallel [
            (set (reg/f:DI 189 [ D.8166 ])
                (plus:DI (reg:DI 188 [ D.8165 ])
                    (reg/f:DI 305)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:208 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 188 [ D.8165 ]))
        (nil)))
(insn 507 506 508 62 (set (reg/f:DI 190 [ D.8167 ])
        (mem/f:DI (reg/f:DI 189 [ D.8166 ]) [0 *_235+0 S8 A64])) zgen2phase.c:208 -1
     (nil))
(insn 508 507 509 62 (parallel [
            (set (reg:DI 306)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -536 [0xfffffffffffffde8])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:208 -1
     (nil))
(insn 509 508 510 62 (set (reg:DI 1 dx)
        (reg:DI 306)) zgen2phase.c:208 -1
     (nil))
(insn 510 509 511 62 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:208 -1
     (nil))
(insn 511 510 512 62 (set (reg:DI 5 di)
        (reg/f:DI 190 [ D.8167 ])) zgen2phase.c:208 -1
     (nil))
(insn 512 511 513 62 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:208 -1
     (nil))
(call_insn 513 512 514 62 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:208 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 514 513 515 62 (set (reg:SI 191 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -536 [0xfffffffffffffde8])) [0 sessionAttributes1+0 S4 A64])) zgen2phase.c:209 -1
     (nil))
(insn 515 514 516 62 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 191 [ D.8169 ])
            (const_int 255 [0xff]))) zgen2phase.c:209 -1
     (nil))
(jump_insn 516 515 517 62 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 665)
            (pc))) zgen2phase.c:209 612 {*jcc_1}
     (nil)
 -> 665)
(note 517 516 518 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(insn 518 517 519 63 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC25") [flags 0x2]  <var_decl 0x7fe5e090b510 *.LC25>)) zgen2phase.c:210 -1
     (nil))
(call_insn 519 518 520 63 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:210 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 520 519 523 63 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:211 -1
     (nil)
    (nil))
(jump_insn 523 520 524 63 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 524 523 525)
(code_label 525 524 526 65 38 "" [1 uses])
(note 526 525 527 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 528 65 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC24") [flags 0x2]  <var_decl 0x7fe5e090b480 *.LC24>)) zgen2phase.c:215 -1
     (nil))
(call_insn 528 527 529 65 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:215 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 529 528 532 65 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:216 -1
     (nil)
    (nil))
(jump_insn 532 529 533 65 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 533 532 534)
(code_label 534 533 535 67 35 "" [1 uses])
(note 535 534 536 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 536 535 537 67 (set (reg:SI 307)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:219 -1
     (nil))
(insn 537 536 538 67 (set (reg:DI 192 [ D.8165 ])
        (sign_extend:DI (reg:SI 307))) zgen2phase.c:219 -1
     (nil))
(insn 538 537 539 67 (parallel [
            (set (reg:DI 193 [ D.8165 ])
                (ashift:DI (reg:DI 192 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:219 -1
     (nil))
(insn 539 538 540 67 (set (reg/f:DI 308)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:219 -1
     (nil))
(insn 540 539 541 67 (parallel [
            (set (reg/f:DI 194 [ D.8166 ])
                (plus:DI (reg:DI 193 [ D.8165 ])
                    (reg/f:DI 308)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:219 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 193 [ D.8165 ]))
        (nil)))
(insn 541 540 542 67 (set (reg/f:DI 195 [ D.8167 ])
        (mem/f:DI (reg/f:DI 194 [ D.8166 ]) [0 *_245+0 S8 A64])) zgen2phase.c:219 -1
     (nil))
(insn 542 541 543 67 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC26") [flags 0x2]  <var_decl 0x7fe5e090b5a0 *.LC26>)) zgen2phase.c:219 -1
     (nil))
(insn 543 542 544 67 (set (reg:DI 5 di)
        (reg/f:DI 195 [ D.8167 ])) zgen2phase.c:219 -1
     (nil))
(call_insn/i 544 543 545 67 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:219 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 545 544 546 67 (set (reg:SI 196 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:219 -1
     (nil))
(insn 546 545 547 67 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 196 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:219 -1
     (nil))
(jump_insn 547 546 548 67 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 612)
            (pc))) zgen2phase.c:219 -1
     (nil)
 -> 612)
(note 548 547 549 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 549 548 550 68 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:220 -1
     (nil))
(insn 550 549 551 68 (set (reg:SI 309)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:221 -1
     (nil))
(insn 551 550 552 68 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 309)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:221 -1
     (nil))
(jump_insn 552 551 553 68 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 568)
            (pc))) zgen2phase.c:221 -1
     (nil)
 -> 568)
(note 553 552 554 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 554 553 555 69 (set (reg:SI 310)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:222 -1
     (nil))
(insn 555 554 556 69 (set (reg:DI 197 [ D.8165 ])
        (sign_extend:DI (reg:SI 310))) zgen2phase.c:222 -1
     (nil))
(insn 556 555 557 69 (parallel [
            (set (reg:DI 198 [ D.8165 ])
                (ashift:DI (reg:DI 197 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:222 -1
     (nil))
(insn 557 556 558 69 (set (reg/f:DI 311)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:222 -1
     (nil))
(insn 558 557 559 69 (parallel [
            (set (reg/f:DI 199 [ D.8166 ])
                (plus:DI (reg:DI 198 [ D.8165 ])
                    (reg/f:DI 311)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:222 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 198 [ D.8165 ]))
        (nil)))
(insn 559 558 560 69 (set (reg/f:DI 200 [ D.8167 ])
        (mem/f:DI (reg/f:DI 199 [ D.8166 ]) [0 *_251+0 S8 A64])) zgen2phase.c:222 -1
     (nil))
(insn 560 559 561 69 (parallel [
            (set (reg:DI 312)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -532 [0xfffffffffffffdec])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:222 -1
     (nil))
(insn 561 560 562 69 (set (reg:DI 1 dx)
        (reg:DI 312)) zgen2phase.c:222 -1
     (nil))
(insn 562 561 563 69 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:222 -1
     (nil))
(insn 563 562 564 69 (set (reg:DI 5 di)
        (reg/f:DI 200 [ D.8167 ])) zgen2phase.c:222 -1
     (nil))
(insn 564 563 565 69 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:222 -1
     (nil))
(call_insn 565 564 566 69 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:222 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(jump_insn 566 565 567 69 (set (pc)
        (label_ref 573)) -1
     (nil)
 -> 573)
(barrier 567 566 568)
(code_label 568 567 569 70 42 "" [1 uses])
(note 569 568 570 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
(insn 570 569 571 70 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fe5e090b630 *.LC27>)) zgen2phase.c:225 -1
     (nil))
(call_insn 571 570 572 70 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:225 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 572 571 573 70 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:226 -1
     (nil)
    (nil))
(code_label 573 572 574 71 43 "" [1 uses])
(note 574 573 575 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 575 574 576 71 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:228 -1
     (nil))
(insn 576 575 577 71 (set (reg:SI 313)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:229 -1
     (nil))
(insn 577 576 578 71 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 313)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:229 -1
     (nil))
(jump_insn 578 577 579 71 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 603)
            (pc))) zgen2phase.c:229 -1
     (nil)
 -> 603)
(note 579 578 580 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 581 72 (set (reg:SI 314)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:230 -1
     (nil))
(insn 581 580 582 72 (set (reg:DI 201 [ D.8165 ])
        (sign_extend:DI (reg:SI 314))) zgen2phase.c:230 -1
     (nil))
(insn 582 581 583 72 (parallel [
            (set (reg:DI 202 [ D.8165 ])
                (ashift:DI (reg:DI 201 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:230 -1
     (nil))
(insn 583 582 584 72 (set (reg/f:DI 315)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:230 -1
     (nil))
(insn 584 583 585 72 (parallel [
            (set (reg/f:DI 203 [ D.8166 ])
                (plus:DI (reg:DI 202 [ D.8165 ])
                    (reg/f:DI 315)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:230 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 202 [ D.8165 ]))
        (nil)))
(insn 585 584 586 72 (set (reg/f:DI 204 [ D.8167 ])
        (mem/f:DI (reg/f:DI 203 [ D.8166 ]) [0 *_259+0 S8 A64])) zgen2phase.c:230 -1
     (nil))
(insn 586 585 587 72 (parallel [
            (set (reg:DI 316)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -528 [0xfffffffffffffdf0])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:230 -1
     (nil))
(insn 587 586 588 72 (set (reg:DI 1 dx)
        (reg:DI 316)) zgen2phase.c:230 -1
     (nil))
(insn 588 587 589 72 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC2") [flags 0x2]  <var_decl 0x7fe5e08e4900 *.LC2>)) zgen2phase.c:230 -1
     (nil))
(insn 589 588 590 72 (set (reg:DI 5 di)
        (reg/f:DI 204 [ D.8167 ])) zgen2phase.c:230 -1
     (nil))
(insn 590 589 591 72 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:230 -1
     (nil))
(call_insn 591 590 592 72 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("*__isoc99_sscanf") [flags 0x41]  <function_decl 0x7fe5e0c26ca8 sscanf>) [0 __builtin_sscanf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:230 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (nil))))))
(insn 592 591 593 72 (set (reg:SI 205 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -528 [0xfffffffffffffdf0])) [0 sessionAttributes2+0 S4 A64])) zgen2phase.c:231 -1
     (nil))
(insn 593 592 594 72 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 205 [ D.8169 ])
            (const_int 255 [0xff]))) zgen2phase.c:231 -1
     (nil))
(jump_insn 594 593 595 72 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 665)
            (pc))) zgen2phase.c:231 612 {*jcc_1}
     (nil)
 -> 665)
(note 595 594 596 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 596 595 597 73 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC28") [flags 0x2]  <var_decl 0x7fe5e090b6c0 *.LC28>)) zgen2phase.c:232 -1
     (nil))
(call_insn 597 596 598 73 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:232 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 598 597 601 73 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:233 -1
     (nil)
    (nil))
(jump_insn 601 598 602 73 (set (pc)
        (label_ref:DI 665)) 654 {jump}
     (nil)
 -> 665)
(barrier 602 601 603)
(code_label 603 602 604 75 44 "" [1 uses])
(note 604 603 605 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 605 604 606 75 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC27") [flags 0x2]  <var_decl 0x7fe5e090b630 *.LC27>)) zgen2phase.c:237 -1
     (nil))
(call_insn 606 605 607 75 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:237 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 607 606 610 75 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:238 -1
     (nil)
    (nil))
(jump_insn 610 607 611 75 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 611 610 612)
(code_label 612 611 613 77 41 "" [1 uses])
(note 613 612 614 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 614 613 615 77 (set (reg:SI 317)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:241 -1
     (nil))
(insn 615 614 616 77 (set (reg:DI 206 [ D.8165 ])
        (sign_extend:DI (reg:SI 317))) zgen2phase.c:241 -1
     (nil))
(insn 616 615 617 77 (parallel [
            (set (reg:DI 207 [ D.8165 ])
                (ashift:DI (reg:DI 206 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:241 -1
     (nil))
(insn 617 616 618 77 (set (reg/f:DI 318)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:241 -1
     (nil))
(insn 618 617 619 77 (parallel [
            (set (reg/f:DI 208 [ D.8166 ])
                (plus:DI (reg:DI 207 [ D.8165 ])
                    (reg/f:DI 318)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:241 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 207 [ D.8165 ]))
        (nil)))
(insn 619 618 620 77 (set (reg/f:DI 209 [ D.8167 ])
        (mem/f:DI (reg/f:DI 208 [ D.8166 ]) [0 *_269+0 S8 A64])) zgen2phase.c:241 -1
     (nil))
(insn 620 619 621 77 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC29") [flags 0x2]  <var_decl 0x7fe5e090b750 *.LC29>)) zgen2phase.c:241 -1
     (nil))
(insn 621 620 622 77 (set (reg:DI 5 di)
        (reg/f:DI 209 [ D.8167 ])) zgen2phase.c:241 -1
     (nil))
(call_insn/i 622 621 623 77 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:241 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 623 622 624 77 (set (reg:SI 210 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:241 -1
     (nil))
(insn 624 623 625 77 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 210 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:241 -1
     (nil))
(jump_insn 625 624 626 77 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 630)
            (pc))) zgen2phase.c:241 -1
     (nil)
 -> 630)
(note 626 625 627 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(call_insn 627 626 628 78 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:242 -1
     (nil)
    (nil))
(jump_insn 628 627 629 78 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 629 628 630)
(code_label 630 629 631 79 47 "" [1 uses])
(note 631 630 632 79 [bb 79] NOTE_INSN_BASIC_BLOCK)
(insn 632 631 633 79 (set (reg:SI 319)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:244 -1
     (nil))
(insn 633 632 634 79 (set (reg:DI 211 [ D.8165 ])
        (sign_extend:DI (reg:SI 319))) zgen2phase.c:244 -1
     (nil))
(insn 634 633 635 79 (parallel [
            (set (reg:DI 212 [ D.8165 ])
                (ashift:DI (reg:DI 211 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:244 -1
     (nil))
(insn 635 634 636 79 (set (reg/f:DI 320)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:244 -1
     (nil))
(insn 636 635 637 79 (parallel [
            (set (reg/f:DI 213 [ D.8166 ])
                (plus:DI (reg:DI 212 [ D.8165 ])
                    (reg/f:DI 320)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:244 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 212 [ D.8165 ]))
        (nil)))
(insn 637 636 638 79 (set (reg/f:DI 214 [ D.8167 ])
        (mem/f:DI (reg/f:DI 213 [ D.8166 ]) [0 *_275+0 S8 A64])) zgen2phase.c:244 -1
     (nil))
(insn 638 637 639 79 (set (reg:DI 4 si)
        (symbol_ref/f:DI ("*.LC30") [flags 0x2]  <var_decl 0x7fe5e090b7e0 *.LC30>)) zgen2phase.c:244 -1
     (nil))
(insn 639 638 640 79 (set (reg:DI 5 di)
        (reg/f:DI 214 [ D.8167 ])) zgen2phase.c:244 -1
     (nil))
(call_insn/i 640 639 641 79 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("strcmp") [flags 0x41]  <function_decl 0x7fe5e0c1d0d8 strcmp>) [0 __builtin_strcmp S1 A8])
            (const_int 0 [0]))) zgen2phase.c:244 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (nil))))
(insn 641 640 642 79 (set (reg:SI 215 [ D.8168 ])
        (reg:SI 0 ax)) zgen2phase.c:244 -1
     (nil))
(insn 642 641 643 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 215 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:244 -1
     (nil))
(jump_insn 643 642 644 79 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 652)
            (pc))) zgen2phase.c:244 -1
     (nil)
 -> 652)
(note 644 643 645 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 645 644 646 80 (set (mem/c:SI (symbol_ref:DI ("verbose") [flags 0x2]  <var_decl 0x7fe5e09e5090 verbose>) [0 verbose+0 S4 A32])
        (const_int 1 [0x1])) zgen2phase.c:245 -1
     (nil))
(insn 646 645 647 80 (set (reg:DI 1 dx)
        (symbol_ref/f:DI ("*.LC31") [flags 0x2]  <var_decl 0x7fe5e090b870 *.LC31>)) zgen2phase.c:246 -1
     (nil))
(insn 647 646 648 80 (set (reg:SI 4 si)
        (const_int 1 [0x1])) zgen2phase.c:246 -1
     (nil))
(insn 648 647 649 80 (set (reg:DI 5 di)
        (const_int 0 [0])) zgen2phase.c:246 -1
     (nil))
(call_insn 649 648 650 80 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_SetProperty") [flags 0x41]  <function_decl 0x7fe5e0b89000 TSS_SetProperty>) [0 TSS_SetProperty S1 A8])
            (const_int 0 [0]))) zgen2phase.c:246 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:SI (use (reg:SI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(jump_insn 650 649 651 80 (set (pc)
        (label_ref 665)) -1
     (nil)
 -> 665)
(barrier 651 650 652)
(code_label 652 651 653 81 48 "" [1 uses])
(note 653 652 654 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 654 653 655 81 (set (reg:SI 321)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:249 -1
     (nil))
(insn 655 654 656 81 (set (reg:DI 216 [ D.8165 ])
        (sign_extend:DI (reg:SI 321))) zgen2phase.c:249 -1
     (nil))
(insn 656 655 657 81 (parallel [
            (set (reg:DI 217 [ D.8165 ])
                (ashift:DI (reg:DI 216 [ D.8165 ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:249 -1
     (nil))
(insn 657 656 658 81 (set (reg/f:DI 322)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])) zgen2phase.c:249 -1
     (nil))
(insn 658 657 659 81 (parallel [
            (set (reg/f:DI 218 [ D.8166 ])
                (plus:DI (reg:DI 217 [ D.8165 ])
                    (reg/f:DI 322)))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:249 -1
     (expr_list:REG_EQUAL (plus:DI (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -576 [0xfffffffffffffdc0])) [0 argv+0 S8 A64])
            (reg:DI 217 [ D.8165 ]))
        (nil)))
(insn 659 658 660 81 (set (reg/f:DI 219 [ D.8167 ])
        (mem/f:DI (reg/f:DI 218 [ D.8166 ]) [0 *_282+0 S8 A64])) zgen2phase.c:249 -1
     (nil))
(insn 660 659 661 81 (set (reg:DI 4 si)
        (reg/f:DI 219 [ D.8167 ])) zgen2phase.c:249 -1
     (nil))
(insn 661 660 662 81 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC32") [flags 0x2]  <var_decl 0x7fe5e090b900 *.LC32>)) zgen2phase.c:249 -1
     (nil))
(insn 662 661 663 81 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:249 -1
     (nil))
(call_insn 663 662 664 81 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fe5e0c23ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:249 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (nil)))))
(call_insn 664 663 665 81 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:250 -1
     (nil)
    (nil))
(code_label 665 664 666 82 6 "" [29 uses])
(note 666 665 667 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 667 666 668 82 (parallel [
            (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                        (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                (plus:SI (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                            (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:87 -1
     (nil))
(code_label 668 667 669 83 2 "" [1 uses])
(note 669 668 670 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 670 669 671 83 (set (reg:SI 323)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -520 [0xfffffffffffffdf8])) [0 i+0 S4 A32])) zgen2phase.c:87 -1
     (nil))
(insn 671 670 672 83 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 323)
            (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -564 [0xfffffffffffffdcc])) [0 argc+0 S4 A32]))) zgen2phase.c:87 -1
     (nil))
(jump_insn 672 671 673 83 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 677)
            (pc))) zgen2phase.c:87 -1
     (nil)
 -> 677)
(note 673 672 675 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 675 673 676 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:87 -1
     (nil))
(jump_insn 676 675 677 84 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 674)
            (pc))) zgen2phase.c:87 -1
     (nil)
 -> 674)
(code_label 677 676 678 85 49 "" [1 uses])
(note 678 677 679 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 679 678 680 85 (set (reg:SI 220 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -552 [0xfffffffffffffdd8])) [0 keyHandle+0 S4 A64])) zgen2phase.c:253 -1
     (nil))
(insn 680 679 681 85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 220 [ D.8169 ])
            (const_int 0 [0]))) zgen2phase.c:253 -1
     (nil))
(jump_insn 681 680 682 85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 686)
            (pc))) zgen2phase.c:253 -1
     (nil)
 -> 686)
(note 682 681 683 86 [bb 86] NOTE_INSN_BASIC_BLOCK)
(insn 683 682 684 86 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC33") [flags 0x2]  <var_decl 0x7fe5e090b990 *.LC33>)) zgen2phase.c:254 -1
     (nil))
(call_insn 684 683 685 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:254 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 685 684 686 86 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:255 -1
     (nil)
    (nil))
(code_label 686 685 687 87 51 "" [1 uses])
(note 687 686 688 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 688 687 689 87 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -480 [0xfffffffffffffe20])) [0 qsbFilename+0 S8 A64])
            (const_int 0 [0]))) zgen2phase.c:257 -1
     (nil))
(jump_insn 689 688 690 87 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 694)
            (pc))) zgen2phase.c:257 -1
     (nil)
 -> 694)
(note 690 689 691 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 691 690 692 88 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC34") [flags 0x2]  <var_decl 0x7fe5e090ba20 *.LC34>)) zgen2phase.c:258 -1
     (nil))
(call_insn 692 691 693 88 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:258 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 693 692 694 88 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:259 -1
     (nil)
    (nil))
(code_label 694 693 695 89 52 "" [1 uses])
(note 695 694 696 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 696 695 697 89 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -472 [0xfffffffffffffe28])) [0 qebFilename+0 S8 A64])
            (const_int 0 [0]))) zgen2phase.c:261 -1
     (nil))
(jump_insn 697 696 698 89 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) zgen2phase.c:261 -1
     (nil)
 -> 702)
(note 698 697 699 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 699 698 700 90 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC35") [flags 0x2]  <var_decl 0x7fe5e090bab0 *.LC35>)) zgen2phase.c:262 -1
     (nil))
(call_insn 700 699 701 90 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:262 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 701 700 702 90 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:263 -1
     (nil)
    (nil))
(code_label 702 701 703 91 53 "" [1 uses])
(note 703 702 704 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(insn 704 703 705 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -464 [0xfffffffffffffe30])) [0 counterFilename+0 S8 A64])
            (const_int 0 [0]))) zgen2phase.c:265 -1
     (nil))
(jump_insn 705 704 706 91 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 710)
            (pc))) zgen2phase.c:265 -1
     (nil)
 -> 710)
(note 706 705 707 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 707 706 708 92 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC36") [flags 0x2]  <var_decl 0x7fe5e090bb40 *.LC36>)) zgen2phase.c:266 -1
     (nil))
(call_insn 708 707 709 92 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:266 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(call_insn 709 708 710 92 (call (mem:QI (symbol_ref:DI ("printUsage") [flags 0x3]  <function_decl 0x7fe5e0899a20 printUsage>) [0 printUsage S1 A8])
        (const_int 0 [0])) zgen2phase.c:267 -1
     (nil)
    (nil))
(code_label 710 709 711 93 54 "" [1 uses])
(note 711 710 712 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 712 711 713 93 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:269 -1
     (nil))
(jump_insn 713 712 714 93 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 717)
            (pc))) zgen2phase.c:269 -1
     (nil)
 -> 717)
(note 714 713 715 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 715 714 716 94 (set (reg:SI 221 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -552 [0xfffffffffffffdd8])) [0 keyHandle+0 S4 A64])) zgen2phase.c:270 -1
     (nil))
(insn 716 715 717 94 (set (mem/j/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -224 [0xffffffffffffff20])) [0 in.keyA+0 S4 A64])
        (reg:SI 221 [ D.8169 ])) zgen2phase.c:270 -1
     (nil))
(code_label 717 716 718 95 55 "" [1 uses])
(note 718 717 719 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 719 718 720 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:272 -1
     (nil))
(jump_insn 720 719 721 95 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 732)
            (pc))) zgen2phase.c:272 -1
     (nil)
 -> 732)
(note 721 720 722 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
(insn 722 721 723 96 (set (reg:DI 324)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -480 [0xfffffffffffffe20])) [0 qsbFilename+0 S8 A64])) zgen2phase.c:273 -1
     (nil))
(insn 723 722 724 96 (parallel [
            (set (reg:DI 325)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:273 -1
     (nil))
(insn 724 723 725 96 (parallel [
            (set (reg:DI 326)
                (plus:DI (reg:DI 325)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:273 -1
     (nil))
(insn 725 724 726 96 (set (reg:DI 1 dx)
        (reg:DI 324)) zgen2phase.c:273 -1
     (nil))
(insn 726 725 727 96 (set (reg:DI 327)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e088a510 TPM2B_ECC_POINT_Unmarshal>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) zgen2phase.c:273 -1
     (nil))
(insn 727 726 728 96 (set (reg:DI 4 si)
        (reg:DI 327)) zgen2phase.c:273 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e088a510 TPM2B_ECC_POINT_Unmarshal>)
        (nil)))
(insn 728 727 729 96 (set (reg:DI 5 di)
        (reg:DI 326)) zgen2phase.c:273 -1
     (nil))
(call_insn 729 728 730 96 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_ReadStructure") [flags 0x41]  <function_decl 0x7fe5e0b89af8 TSS_File_ReadStructure>) [0 TSS_File_ReadStructure S1 A8])
            (const_int 0 [0]))) zgen2phase.c:273 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 730 729 731 96 (set (reg:SI 328)
        (reg:SI 0 ax)) zgen2phase.c:273 -1
     (nil))
(insn 731 730 732 96 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 328)) zgen2phase.c:273 -1
     (nil))
(code_label 732 731 733 97 56 "" [1 uses])
(note 733 732 734 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 734 733 735 97 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:277 -1
     (nil))
(jump_insn 735 734 736 97 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 747)
            (pc))) zgen2phase.c:277 -1
     (nil)
 -> 747)
(note 736 735 737 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 737 736 738 98 (set (reg:DI 329)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -472 [0xfffffffffffffe28])) [0 qebFilename+0 S8 A64])) zgen2phase.c:278 -1
     (nil))
(insn 738 737 739 98 (parallel [
            (set (reg:DI 330)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:278 -1
     (nil))
(insn 739 738 740 98 (parallel [
            (set (reg:DI 331)
                (plus:DI (reg:DI 330)
                    (const_int 106 [0x6a])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:278 -1
     (nil))
(insn 740 739 741 98 (set (reg:DI 1 dx)
        (reg:DI 329)) zgen2phase.c:278 -1
     (nil))
(insn 741 740 742 98 (set (reg:DI 332)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e088a510 TPM2B_ECC_POINT_Unmarshal>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) zgen2phase.c:278 -1
     (nil))
(insn 742 741 743 98 (set (reg:DI 4 si)
        (reg:DI 332)) zgen2phase.c:278 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("TPM2B_ECC_POINT_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e088a510 TPM2B_ECC_POINT_Unmarshal>)
        (nil)))
(insn 743 742 744 98 (set (reg:DI 5 di)
        (reg:DI 331)) zgen2phase.c:278 -1
     (nil))
(call_insn 744 743 745 98 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_ReadStructure") [flags 0x41]  <function_decl 0x7fe5e0b89af8 TSS_File_ReadStructure>) [0 TSS_File_ReadStructure S1 A8])
            (const_int 0 [0]))) zgen2phase.c:278 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 745 744 746 98 (set (reg:SI 333)
        (reg:SI 0 ax)) zgen2phase.c:278 -1
     (nil))
(insn 746 745 747 98 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 333)) zgen2phase.c:278 -1
     (nil))
(code_label 747 746 748 99 57 "" [1 uses])
(note 748 747 749 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 749 748 750 99 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:282 -1
     (nil))
(jump_insn 750 749 751 99 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 762)
            (pc))) zgen2phase.c:282 -1
     (nil)
 -> 762)
(note 751 750 752 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 752 751 753 100 (set (reg:DI 334)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -464 [0xfffffffffffffe30])) [0 counterFilename+0 S8 A64])) zgen2phase.c:283 -1
     (nil))
(insn 753 752 754 100 (parallel [
            (set (reg:DI 335)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:283 -1
     (nil))
(insn 754 753 755 100 (parallel [
            (set (reg:DI 336)
                (plus:DI (reg:DI 335)
                    (const_int 210 [0xd2])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:283 -1
     (nil))
(insn 755 754 756 100 (set (reg:DI 1 dx)
        (reg:DI 334)) zgen2phase.c:283 -1
     (nil))
(insn 756 755 757 100 (set (reg:DI 337)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("UINT16_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e0845af8 UINT16_Unmarshal>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) zgen2phase.c:283 -1
     (nil))
(insn 757 756 758 100 (set (reg:DI 4 si)
        (reg:DI 337)) zgen2phase.c:283 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("UINT16_Unmarshal") [flags 0x41]  <function_decl 0x7fe5e0845af8 UINT16_Unmarshal>)
        (nil)))
(insn 758 757 759 100 (set (reg:DI 5 di)
        (reg:DI 336)) zgen2phase.c:283 -1
     (nil))
(call_insn 759 758 760 100 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_ReadStructure") [flags 0x41]  <function_decl 0x7fe5e0b89af8 TSS_File_ReadStructure>) [0 TSS_File_ReadStructure S1 A8])
            (const_int 0 [0]))) zgen2phase.c:283 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 760 759 761 100 (set (reg:SI 338)
        (reg:SI 0 ax)) zgen2phase.c:283 -1
     (nil))
(insn 761 760 762 100 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 338)) zgen2phase.c:283 -1
     (nil))
(code_label 762 761 763 101 58 "" [1 uses])
(note 763 762 764 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 764 763 765 101 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:288 -1
     (nil))
(jump_insn 765 764 766 101 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 772)
            (pc))) zgen2phase.c:288 -1
     (nil)
 -> 772)
(note 766 765 767 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 767 766 768 102 (parallel [
            (set (reg:DI 339)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -512 [0xfffffffffffffe00])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:289 -1
     (nil))
(insn 768 767 769 102 (set (reg:DI 5 di)
        (reg:DI 339)) zgen2phase.c:289 -1
     (nil))
(call_insn 769 768 770 102 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Create") [flags 0x41]  <function_decl 0x7fe5e0b81ca8 TSS_Create>) [0 TSS_Create S1 A8])
            (const_int 0 [0]))) zgen2phase.c:289 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 770 769 771 102 (set (reg:SI 340)
        (reg:SI 0 ax)) zgen2phase.c:289 -1
     (nil))
(insn 771 770 772 102 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 340)) zgen2phase.c:289 -1
     (nil))
(code_label 772 771 773 103 59 "" [1 uses])
(note 773 772 774 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 774 773 775 103 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:292 -1
     (nil))
(jump_insn 775 774 776 103 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 809)
            (pc))) zgen2phase.c:292 -1
     (nil)
 -> 809)
(note 776 775 777 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(insn 777 776 778 104 (set (reg:SI 222 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -528 [0xfffffffffffffdf0])) [0 sessionAttributes2+0 S4 A64])) zgen2phase.c:293 -1
     (nil))
(insn 778 777 779 104 (set (reg:SI 223 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -532 [0xfffffffffffffdec])) [0 sessionHandle2+0 S4 A32])) zgen2phase.c:293 -1
     (nil))
(insn 779 778 780 104 (set (reg:SI 224 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -536 [0xfffffffffffffde8])) [0 sessionAttributes1+0 S4 A64])) zgen2phase.c:293 -1
     (nil))
(insn 780 779 781 104 (set (reg:SI 225 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -540 [0xfffffffffffffde4])) [0 sessionHandle1+0 S4 A32])) zgen2phase.c:293 -1
     (nil))
(insn 781 780 782 104 (set (reg:SI 226 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -544 [0xfffffffffffffde0])) [0 sessionAttributes0+0 S4 A64])) zgen2phase.c:293 -1
     (nil))
(insn 782 781 783 104 (set (reg:SI 227 [ D.8169 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -548 [0xfffffffffffffddc])) [0 sessionHandle0+0 S4 A32])) zgen2phase.c:293 -1
     (nil))
(insn 783 782 784 104 (set (reg/f:DI 228 [ D.8170 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -512 [0xfffffffffffffe00])) [0 tssContext+0 S8 A64])) zgen2phase.c:293 -1
     (nil))
(insn 784 783 785 104 (parallel [
            (set (reg:DI 341)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -224 [0xffffffffffffff20])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:293 -1
     (nil))
(insn 785 784 786 104 (parallel [
            (set (reg:DI 342)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -432 [0xfffffffffffffe50])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:293 -1
     (nil))
(insn 786 785 787 104 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 8 [0x8])
        (nil)))
(insn 787 786 788 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (const_int 0 [0])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 16 [0x10])
        (nil)))
(insn 788 787 789 104 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 24 [0x18])
        (nil)))
(insn 789 788 790 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (const_int 1073741831 [0x40000007])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 32 [0x20])
        (nil)))
(insn 790 789 791 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 222 [ D.8169 ])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 40 [0x28])
        (nil)))
(insn 791 790 792 104 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 48 [0x30])
        (nil)))
(insn 792 791 793 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 223 [ D.8169 ])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 56 [0x38])
        (nil)))
(insn 793 792 794 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 224 [ D.8169 ])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 64 [0x40])
        (nil)))
(insn 794 793 795 104 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (const_int 0 [0])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 72 [0x48])
        (nil)))
(insn 795 794 796 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 225 [ D.8169 ])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 80 [0x50])
        (nil)))
(insn 796 795 797 104 (set (mem:SI (pre_modify:DI (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int -8 [0xfffffffffffffff8]))) [0  S4 A32])
        (reg:SI 226 [ D.8169 ])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 88 [0x58])
        (nil)))
(insn 797 796 798 104 (set (mem/f:DI (pre_dec:DI (reg/f:DI 7 sp)) [0  S8 A64])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -440 [0xfffffffffffffe48])) [0 keyPassword+0 S8 A64])) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 96 [0x60])
        (nil)))
(insn 798 797 799 104 (set (reg:SI 38 r9)
        (reg:SI 227 [ D.8169 ])) zgen2phase.c:293 -1
     (nil))
(insn 799 798 800 104 (set (reg:SI 37 r8)
        (const_int 397 [0x18d])) zgen2phase.c:293 -1
     (nil))
(insn 800 799 801 104 (set (reg:DI 2 cx)
        (const_int 0 [0])) zgen2phase.c:293 -1
     (nil))
(insn 801 800 802 104 (set (reg:DI 1 dx)
        (reg:DI 341)) zgen2phase.c:293 -1
     (nil))
(insn 802 801 803 104 (set (reg:DI 4 si)
        (reg:DI 342)) zgen2phase.c:293 -1
     (nil))
(insn 803 802 804 104 (set (reg:DI 5 di)
        (reg/f:DI 228 [ D.8170 ])) zgen2phase.c:293 -1
     (nil))
(insn 804 803 805 104 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:293 -1
     (nil))
(call_insn 805 804 806 104 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Execute") [flags 0x41]  <function_decl 0x7fe5e0b81e58 TSS_Execute>) [0 TSS_Execute S1 A8])
            (const_int 96 [0x60]))) zgen2phase.c:293 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (expr_list:SI (use (reg:SI 37 r8))
                            (expr_list:SI (use (reg:SI 38 r9))
                                (nil)))))))))
(insn 806 805 807 104 (parallel [
            (set (reg/f:DI 7 sp)
                (plus:DI (reg/f:DI 7 sp)
                    (const_int 96 [0x60])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:293 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 807 806 808 104 (set (reg:SI 343)
        (reg:SI 0 ax)) zgen2phase.c:293 -1
     (nil))
(insn 808 807 809 104 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 343)) zgen2phase.c:293 -1
     (nil))
(code_label 809 808 810 105 60 "" [1 uses])
(note 810 809 811 105 [bb 105] NOTE_INSN_BASIC_BLOCK)
(insn 811 810 812 105 (set (reg/f:DI 229 [ D.8170 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -512 [0xfffffffffffffe00])) [0 tssContext+0 S8 A64])) zgen2phase.c:304 -1
     (nil))
(insn 812 811 813 105 (set (reg:DI 5 di)
        (reg/f:DI 229 [ D.8170 ])) zgen2phase.c:304 -1
     (nil))
(call_insn 813 812 814 105 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_Delete") [flags 0x41]  <function_decl 0x7fe5e0b81d80 TSS_Delete>) [0 TSS_Delete S1 A8])
            (const_int 0 [0]))) zgen2phase.c:304 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 814 813 815 105 (set (reg:SI 344)
        (reg:SI 0 ax)) zgen2phase.c:304 -1
     (nil))
(insn 815 814 816 105 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -516 [0xfffffffffffffdfc])) [0 rc1+0 S4 A32])
        (reg:SI 344)) zgen2phase.c:304 -1
     (nil))
(insn 816 815 817 105 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:305 -1
     (nil))
(jump_insn 817 816 818 105 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 821)
            (pc))) zgen2phase.c:305 -1
     (nil)
 -> 821)
(note 818 817 819 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 819 818 820 106 (set (reg:SI 345)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -516 [0xfffffffffffffdfc])) [0 rc1+0 S4 A32])) zgen2phase.c:306 -1
     (nil))
(insn 820 819 821 106 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 345)) zgen2phase.c:306 -1
     (nil))
(code_label 821 820 822 107 61 "" [1 uses])
(note 822 821 823 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 823 822 824 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:309 -1
     (nil))
(jump_insn 824 823 825 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) zgen2phase.c:309 -1
     (nil)
 -> 838)
(note 825 824 826 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 826 825 827 108 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -456 [0xfffffffffffffe38])) [0 z1Filename+0 S8 A64])
            (const_int 0 [0]))) zgen2phase.c:309 -1
     (nil))
(jump_insn 827 826 828 108 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 838)
            (pc))) zgen2phase.c:309 -1
     (nil)
 -> 838)
(note 828 827 829 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 829 828 830 109 (set (reg:DI 346)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -456 [0xfffffffffffffe38])) [0 z1Filename+0 S8 A64])) zgen2phase.c:310 -1
     (nil))
(insn 830 829 831 109 (parallel [
            (set (reg:DI 347)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -432 [0xfffffffffffffe50])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:310 -1
     (nil))
(insn 831 830 832 109 (set (reg:DI 1 dx)
        (reg:DI 346)) zgen2phase.c:310 -1
     (nil))
(insn 832 831 833 109 (set (reg:DI 348)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x41]  <function_decl 0x7fe5e08315e8 TSS_TPM2B_ECC_POINT_Marshal>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) zgen2phase.c:310 -1
     (nil))
(insn 833 832 834 109 (set (reg:DI 4 si)
        (reg:DI 348)) zgen2phase.c:310 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x41]  <function_decl 0x7fe5e08315e8 TSS_TPM2B_ECC_POINT_Marshal>)
        (nil)))
(insn 834 833 835 109 (set (reg:DI 5 di)
        (reg:DI 347)) zgen2phase.c:310 -1
     (nil))
(call_insn 835 834 836 109 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_WriteStructure") [flags 0x41]  <function_decl 0x7fe5e0b89bd0 TSS_File_WriteStructure>) [0 TSS_File_WriteStructure S1 A8])
            (const_int 0 [0]))) zgen2phase.c:310 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 836 835 837 109 (set (reg:SI 349)
        (reg:SI 0 ax)) zgen2phase.c:310 -1
     (nil))
(insn 837 836 838 109 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 349)) zgen2phase.c:310 -1
     (nil))
(code_label 838 837 839 110 62 "" [2 uses])
(note 839 838 840 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 840 839 841 110 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:316 -1
     (nil))
(jump_insn 841 840 842 110 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 856)
            (pc))) zgen2phase.c:316 -1
     (nil)
 -> 856)
(note 842 841 843 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 843 842 844 111 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -448 [0xfffffffffffffe40])) [0 z2Filename+0 S8 A64])
            (const_int 0 [0]))) zgen2phase.c:316 -1
     (nil))
(jump_insn 844 843 845 111 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 856)
            (pc))) zgen2phase.c:316 -1
     (nil)
 -> 856)
(note 845 844 846 112 [bb 112] NOTE_INSN_BASIC_BLOCK)
(insn 846 845 847 112 (set (reg:DI 350)
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -448 [0xfffffffffffffe40])) [0 z2Filename+0 S8 A64])) zgen2phase.c:317 -1
     (nil))
(insn 847 846 848 112 (parallel [
            (set (reg:DI 351)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -432 [0xfffffffffffffe50])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:317 -1
     (nil))
(insn 848 847 849 112 (parallel [
            (set (reg:DI 352)
                (plus:DI (reg:DI 351)
                    (const_int 102 [0x66])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:317 -1
     (nil))
(insn 849 848 850 112 (set (reg:DI 1 dx)
        (reg:DI 350)) zgen2phase.c:317 -1
     (nil))
(insn 850 849 851 112 (set (reg:DI 353)
        (mem/u/c:DI (const:DI (unspec:DI [
                        (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x41]  <function_decl 0x7fe5e08315e8 TSS_TPM2B_ECC_POINT_Marshal>)
                    ] UNSPEC_GOTPCREL)) [0  S8 A8])) zgen2phase.c:317 -1
     (nil))
(insn 851 850 852 112 (set (reg:DI 4 si)
        (reg:DI 353)) zgen2phase.c:317 -1
     (expr_list:REG_EQUAL (symbol_ref:DI ("TSS_TPM2B_ECC_POINT_Marshal") [flags 0x41]  <function_decl 0x7fe5e08315e8 TSS_TPM2B_ECC_POINT_Marshal>)
        (nil)))
(insn 852 851 853 112 (set (reg:DI 5 di)
        (reg:DI 352)) zgen2phase.c:317 -1
     (nil))
(call_insn 853 852 854 112 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("TSS_File_WriteStructure") [flags 0x41]  <function_decl 0x7fe5e0b89bd0 TSS_File_WriteStructure>) [0 TSS_File_WriteStructure S1 A8])
            (const_int 0 [0]))) zgen2phase.c:317 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (nil)))))
(insn 854 853 855 112 (set (reg:SI 354)
        (reg:SI 0 ax)) zgen2phase.c:317 -1
     (nil))
(insn 855 854 856 112 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (reg:SI 354)) zgen2phase.c:317 -1
     (nil))
(code_label 856 855 857 113 63 "" [2 uses])
(note 857 856 858 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 858 857 859 113 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
            (const_int 0 [0]))) zgen2phase.c:323 -1
     (nil))
(jump_insn 859 858 860 113 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 871)
            (pc))) zgen2phase.c:323 -1
     (nil)
 -> 871)
(note 860 859 861 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 861 860 862 114 (set (reg:SI 230 [ D.8168 ])
        (mem/c:SI (symbol_ref:DI ("verbose") [flags 0x2]  <var_decl 0x7fe5e09e5090 verbose>) [0 verbose+0 S4 A32])) zgen2phase.c:324 -1
     (nil))
(insn 862 861 863 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 230 [ D.8168 ])
            (const_int 0 [0]))) zgen2phase.c:324 -1
     (nil))
(jump_insn 863 862 864 114 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:DI 897)
            (pc))) zgen2phase.c:324 612 {*jcc_1}
     (nil)
 -> 897)
(note 864 863 865 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 865 864 866 115 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC37") [flags 0x2]  <var_decl 0x7fe5e090bbd0 *.LC37>)) zgen2phase.c:324 -1
     (nil))
(call_insn 866 865 869 115 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:324 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(jump_insn 869 866 870 115 (set (pc)
        (label_ref 897)) -1
     (nil)
 -> 897)
(barrier 870 869 871)
(code_label 871 870 872 117 64 "" [1 uses])
(note 872 871 873 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 873 872 874 117 (set (reg:SI 355)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])) zgen2phase.c:330 -1
     (nil))
(insn 874 873 875 117 (set (reg:SI 4 si)
        (reg:SI 355)) zgen2phase.c:330 -1
     (nil))
(insn 875 874 876 117 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC38") [flags 0x2]  <var_decl 0x7fe5e090bc60 *.LC38>)) zgen2phase.c:330 -1
     (nil))
(insn 876 875 877 117 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:330 -1
     (nil))
(call_insn 877 876 878 117 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fe5e0c23ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:330 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:SI (use (reg:SI 4 si))
                (nil)))))
(insn 878 877 879 117 (set (reg:SI 356)
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])) zgen2phase.c:331 -1
     (nil))
(insn 879 878 880 117 (parallel [
            (set (reg:DI 357)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -488 [0xfffffffffffffe18])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:331 -1
     (nil))
(insn 880 879 881 117 (parallel [
            (set (reg:DI 358)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -496 [0xfffffffffffffe10])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:331 -1
     (nil))
(insn 881 880 882 117 (parallel [
            (set (reg:DI 359)
                (plus:DI (reg/f:DI 82 virtual-stack-vars)
                    (const_int -504 [0xfffffffffffffe08])))
            (clobber (reg:CC 17 flags))
        ]) zgen2phase.c:331 -1
     (nil))
(insn 882 881 883 117 (set (reg:SI 2 cx)
        (reg:SI 356)) zgen2phase.c:331 -1
     (nil))
(insn 883 882 884 117 (set (reg:DI 1 dx)
        (reg:DI 357)) zgen2phase.c:331 -1
     (nil))
(insn 884 883 885 117 (set (reg:DI 4 si)
        (reg:DI 358)) zgen2phase.c:331 -1
     (nil))
(insn 885 884 886 117 (set (reg:DI 5 di)
        (reg:DI 359)) zgen2phase.c:331 -1
     (nil))
(call_insn 886 885 887 117 (call (mem:QI (symbol_ref:DI ("TSS_ResponseCode_toString") [flags 0x41]  <function_decl 0x7fe5e0b89e58 TSS_ResponseCode_toString>) [0 TSS_ResponseCode_toString S1 A8])
        (const_int 0 [0])) zgen2phase.c:331 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (expr_list:DI (use (reg:DI 4 si))
            (expr_list:DI (use (reg:DI 1 dx))
                (expr_list:SI (use (reg:SI 2 cx))
                    (nil))))))
(insn 887 886 888 117 (set (reg/f:DI 231 [ D.8171 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -488 [0xfffffffffffffe18])) [0 num+0 S8 A64])) zgen2phase.c:332 -1
     (nil))
(insn 888 887 889 117 (set (reg/f:DI 232 [ D.8171 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -496 [0xfffffffffffffe10])) [0 submsg+0 S8 A64])) zgen2phase.c:332 -1
     (nil))
(insn 889 888 890 117 (set (reg/f:DI 233 [ D.8171 ])
        (mem/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -504 [0xfffffffffffffe08])) [0 msg+0 S8 A64])) zgen2phase.c:332 -1
     (nil))
(insn 890 889 891 117 (set (reg:DI 2 cx)
        (reg/f:DI 231 [ D.8171 ])) zgen2phase.c:332 -1
     (nil))
(insn 891 890 892 117 (set (reg:DI 1 dx)
        (reg/f:DI 232 [ D.8171 ])) zgen2phase.c:332 -1
     (nil))
(insn 892 891 893 117 (set (reg:DI 4 si)
        (reg/f:DI 233 [ D.8171 ])) zgen2phase.c:332 -1
     (nil))
(insn 893 892 894 117 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC39") [flags 0x2]  <var_decl 0x7fe5e090bcf0 *.LC39>)) zgen2phase.c:332 -1
     (nil))
(insn 894 893 895 117 (set (reg:QI 0 ax)
        (const_int 0 [0])) zgen2phase.c:332 -1
     (nil))
(call_insn 895 894 896 117 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("printf") [flags 0x41]  <function_decl 0x7fe5e0c23ca8 printf>) [0 __builtin_printf S1 A8])
            (const_int 0 [0]))) zgen2phase.c:332 -1
     (nil)
    (expr_list (use (reg:QI 0 ax))
        (expr_list:DI (use (reg:DI 5 di))
            (expr_list:DI (use (reg:DI 4 si))
                (expr_list:DI (use (reg:DI 1 dx))
                    (expr_list:DI (use (reg:DI 2 cx))
                        (nil)))))))
(insn 896 895 897 117 (set (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])
        (const_int 1 [0x1])) zgen2phase.c:333 -1
     (nil))
(code_label 897 896 898 118 66 "" [2 uses])
(note 898 897 899 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 899 898 902 118 (set (reg:SI 234 [ D.8168 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -524 [0xfffffffffffffdf4])) [0 rc+0 S4 A32])) zgen2phase.c:335 -1
     (nil))
(insn 902 899 906 118 (set (reg:SI 235 [ <retval> ])
        (reg:SI 234 [ D.8168 ])) -1
     (nil))
(insn 906 902 907 118 (set (reg/i:SI 0 ax)
        (reg:SI 235 [ <retval> ])) zgen2phase.c:336 -1
     (nil))
(insn 907 906 908 118 (parallel [
            (set (reg:CCZ 17 flags)
                (unspec:CCZ [
                        (mem/v/f/c:DI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                                (const_int -8 [0xfffffffffffffff8])) [0 D.8172+0 S8 A64])
                        (const_int 40 [0x28])
                    ] UNSPEC_SP_TLS_TEST))
            (clobber (scratch:DI))
        ]) zgen2phase.c:336 -1
     (nil))
(jump_insn 908 907 914 118 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 911)
            (pc))) zgen2phase.c:336 -1
     (nil)
 -> 911)
(note 914 908 909 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(call_insn 909 914 910 121 (call (mem:QI (symbol_ref:DI ("__stack_chk_fail") [flags 0x41]  <function_decl 0x7fe5e08f4870 __stack_chk_fail>) [0 __stack_chk_fail S1 A8])
        (const_int 0 [0])) zgen2phase.c:336 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (nil))
(barrier 910 909 911)
(code_label 911 910 915 122 68 "" [1 uses])
(note 915 911 912 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 912 915 0 122 (use (reg/i:SI 0 ax)) zgen2phase.c:336 -1
     (nil))

;; Function printUsage (printUsage, funcdef_no=3, decl_uid=7849, cgraph_uid=3, symbol_order=4)


;; Generating RTL for gimple basic block 2
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) zgen2phase.c:341 -1
     (nil))
(call_insn 6 5 7 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fe5e0c26000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) zgen2phase.c:341 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 7 6 8 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC40") [flags 0x2]  <var_decl 0x7fe5e0935ab0 *.LC40>)) zgen2phase.c:342 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:342 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 9 8 10 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) zgen2phase.c:343 -1
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fe5e0c26000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) zgen2phase.c:343 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 11 10 12 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC41") [flags 0x2]  <var_decl 0x7fe5e0935b40 *.LC41>)) zgen2phase.c:344 -1
     (nil))
(call_insn 12 11 13 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:344 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 13 12 14 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) zgen2phase.c:345 -1
     (nil))
(call_insn 14 13 15 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fe5e0c26000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) zgen2phase.c:345 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 15 14 16 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC42") [flags 0x2]  <var_decl 0x7fe5e0935bd0 *.LC42>)) zgen2phase.c:346 -1
     (nil))
(call_insn 16 15 17 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:346 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 17 16 18 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC43") [flags 0x2]  <var_decl 0x7fe5e0935c60 *.LC43>)) zgen2phase.c:347 -1
     (nil))
(call_insn 18 17 19 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:347 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 19 18 20 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC44") [flags 0x2]  <var_decl 0x7fe5e0935cf0 *.LC44>)) zgen2phase.c:348 -1
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:348 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 21 20 22 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC45") [flags 0x2]  <var_decl 0x7fe5e0935d80 *.LC45>)) zgen2phase.c:349 -1
     (nil))
(call_insn 22 21 23 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:349 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 23 22 24 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC46") [flags 0x2]  <var_decl 0x7fe5e0935e10 *.LC46>)) zgen2phase.c:350 -1
     (nil))
(call_insn 24 23 25 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:350 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 25 24 26 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC47") [flags 0x2]  <var_decl 0x7fe5e0935ea0 *.LC47>)) zgen2phase.c:351 -1
     (nil))
(call_insn 26 25 27 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:351 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 27 26 28 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC48") [flags 0x2]  <var_decl 0x7fe5e0935f30 *.LC48>)) zgen2phase.c:352 -1
     (nil))
(call_insn 28 27 29 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:352 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 29 28 30 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC49") [flags 0x2]  <var_decl 0x7fe5e0941000 *.LC49>)) zgen2phase.c:353 -1
     (nil))
(call_insn 30 29 31 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:353 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 31 30 32 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC50") [flags 0x2]  <var_decl 0x7fe5e0941090 *.LC50>)) zgen2phase.c:354 -1
     (nil))
(call_insn 32 31 33 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:354 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 33 32 34 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC51") [flags 0x2]  <var_decl 0x7fe5e0941120 *.LC51>)) zgen2phase.c:355 -1
     (nil))
(call_insn 34 33 35 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:355 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 35 34 36 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC52") [flags 0x2]  <var_decl 0x7fe5e09411b0 *.LC52>)) zgen2phase.c:356 -1
     (nil))
(call_insn 36 35 37 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:356 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 37 36 38 2 (set (reg:SI 5 di)
        (const_int 10 [0xa])) zgen2phase.c:357 -1
     (nil))
(call_insn 38 37 39 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("putchar") [flags 0x41]  <function_decl 0x7fe5e0c26000 __builtin_putchar>) [0 __builtin_putchar S1 A8])
            (const_int 0 [0]))) zgen2phase.c:357 -1
     (nil)
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(insn 39 38 40 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC53") [flags 0x2]  <var_decl 0x7fe5e0941240 *.LC53>)) zgen2phase.c:358 -1
     (nil))
(call_insn 40 39 41 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:358 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 41 40 42 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC54") [flags 0x2]  <var_decl 0x7fe5e09412d0 *.LC54>)) zgen2phase.c:359 -1
     (nil))
(call_insn 42 41 43 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:359 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 43 42 44 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC55") [flags 0x2]  <var_decl 0x7fe5e0941360 *.LC55>)) zgen2phase.c:360 -1
     (nil))
(call_insn 44 43 45 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:360 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 45 44 46 2 (set (reg:DI 5 di)
        (symbol_ref/f:DI ("*.LC56") [flags 0x2]  <var_decl 0x7fe5e09413f0 *.LC56>)) zgen2phase.c:361 -1
     (nil))
(call_insn 46 45 47 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("puts") [flags 0x41]  <function_decl 0x7fe5e0c26360 __builtin_puts>) [0 __builtin_puts S1 A8])
            (const_int 0 [0]))) zgen2phase.c:361 -1
     (nil)
    (expr_list:DI (use (reg:DI 5 di))
        (nil)))
(insn 47 46 48 2 (set (reg:SI 5 di)
        (const_int 1 [0x1])) zgen2phase.c:362 -1
     (nil))
(call_insn 48 47 49 2 (call (mem:QI (symbol_ref:DI ("exit") [flags 0x41]  <function_decl 0x7fe5e0c39000 exit>) [0 __builtin_exit S1 A8])
        (const_int 0 [0])) zgen2phase.c:362 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (expr_list:REG_NORETURN (const_int 0 [0])
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list:SI (use (reg:SI 5 di))
        (nil)))
(barrier 49 48 0)
