Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 22 23:21:25 2021
| Host         : Yatharth-sPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file module_fifo_regs_with_flags_control_sets_placed.rpt
| Design       : module_fifo_regs_with_flags
| Device       : xc7s15
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     4 |
|    Minimum number of control sets                        |     4 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     4 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------+------------------+------------------+----------------+
|   Clock Signal   |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------+------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | r_WR_INDEX0             | i_rst_sync_IBUF  |                2 |              5 |
|  i_clk_IBUF_BUFG | r_FIFO_COUNT[6]_i_1_n_0 | i_rst_sync_IBUF  |                3 |              7 |
|  i_clk_IBUF_BUFG | r_RD_INDEX0             | i_rst_sync_IBUF  |                2 |              9 |
|  i_clk_IBUF_BUFG | p_0_in                  |                  |                2 |             16 |
+------------------+-------------------------+------------------+------------------+----------------+


