Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 22 00:35:07 2024
| Host         : SgoSkzD running 64-bit Gentoo Linux
| Command      : report_control_sets -verbose -file mb_ddr3_top_control_sets_placed.rpt
| Design       : mb_ddr3_top
| Device       : xc7s50
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   833 |
|    Minimum number of control sets                        |   765 |
|    Addition due to synthesis replication                 |    68 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2316 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   833 |
| >= 0 to < 4        |    67 |
| >= 4 to < 6        |   145 |
| >= 6 to < 8        |    71 |
| >= 8 to < 10       |   144 |
| >= 10 to < 12      |    59 |
| >= 12 to < 14      |    45 |
| >= 14 to < 16      |     8 |
| >= 16              |   294 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3844 |         1162 |
| No           | No                    | Yes                    |             252 |           70 |
| No           | Yes                   | No                     |            1826 |          719 |
| Yes          | No                    | No                     |            6226 |         1715 |
| Yes          | No                    | Yes                    |             255 |           61 |
| Yes          | Yes                   | No                     |            5153 |         1702 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                          Clock Signal                                         |                                                                                                                                        Enable Signal                                                                                                                                        |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[2]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_2_0_0_0558_lcssa567_fu_2600                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/not_cmp2_i321_reg_1316_reg[0]_2                                                                                  |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                1 |              1 |         1.00 |
| ~mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1_n_0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                          |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/st_mr_bvalid[2]                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__3_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                                                           |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                           |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                              |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                           |                1 |              1 |         1.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                           |                1 |              1 |         1.00 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_9                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_5                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_6                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_7                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/rnk_config_strobe_r_reg[0]_0                                                                                    |                1 |              1 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/reset                                                                                                                      |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                         |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                   |                1 |              2 |         2.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/rgb2dvi_0/U0/LockLostReset/aRst_int                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                        |                3 |              3 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg                                                                     |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/q_entry_r[2]_i_1_n_0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/q_entry_r[2]_i_1__2_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/q_entry_r[2]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                3 |              3 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/q_entry_r[2]_i_1__5_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/q_entry_r[2]_i_1__6_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/q_entry_r[2]_i_1__3_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/q_entry_r[2]_i_1__4_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/q_entry_r[2]_i_1__1_n_0                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              3 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_1[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_1[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1[9]_i_1_n_3                                                                                            |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_1[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_2[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                               |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                    |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                               |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                  |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                                 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |                3 |              4 |         1.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                                         | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/starve_limit_cntr_r0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/clear                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                  |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                           |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                                      | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                          |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                              | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                        |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_v_U/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg0                                                                                                                                | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                                | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                      |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                                                                       | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                1 |              4 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                              |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_2                                                                                    |                2 |              4 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                2 |              4 |         2.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                                                                            | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                1 |              4 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                          |                1 |              4 |         4.00 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/E[0]                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_0_0_0_0554_lcssa561_fu_2520                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/conv2_i_i_i351_reg_1336_reg[7]                                                                                   |                3 |              5 |         1.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                         | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter2_hHatch_reg_1446094_out                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |              5 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter3_phi_ln1459_reg_14790                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                                                 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              5 |         2.50 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                  | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                             |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                            | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                    |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                4 |              5 |         1.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]_1[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                           |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/E[0]                                                                                                                                                                 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                            |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_1[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_2[0]                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[4]_i_1_n_0                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                1 |              5 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                        |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                         |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                            | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                          |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                          |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[12]_0[0]                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/s_axi_rready_0[0]                         | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | mb_ddr3_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                |                1 |              6 |         6.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.last_outstanding_write                                                                                   | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[4]_0[0]                                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_1[0]                                                                                                                                                         | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                       |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_3[0]                                                                                                                                                         | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                3 |              6 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_1[5]_i_1_n_3                                                                                            |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_1                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg[0]  |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/s_axi_rready_0[0]                                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                1 |              6 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                   |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_ready_i_reg[0]                                                                                                                                                          | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                     |                2 |              6 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter5_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter9_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter8_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                                | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter19_phi_ln1099_reg_1534[1]_i_1_n_3                                                             |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |              7 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/p_0_2_0_0_0558_lcssa567_fu_2600                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                     |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgSinTableArray_9bit_0_ce1                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgSinTableArray_9bit_0_ce0                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter17_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mul_mul_20s_8ns_28_4_1_U23/vid_oe4_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/tpgSinTableArray_ce0                                                                  |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter11_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter18_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter10_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter12_phi_ln1099_reg_15340                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                     |                2 |              7 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                3 |              7 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter6_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter4_phi_ln1099_reg_15340                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                         | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/s_axi_arvalid_0[0]                                                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_2[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                                 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_3_reg_357117_out                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/grp_v_tpgHlsDataFlow_fu_313_ap_ready                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                   | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/select_ln214_reg_1403                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/hdata0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_10                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/rampVal_20                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_v_tpgHlsDataFlow_fu_313_ap_start_reg_reg[0]                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                                 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/full_n_reg_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_2[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVAddr0                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVAddr0                                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter3_reg_reg[0]__0_0                                                                   |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2]_3[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe4_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                                          | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_2_reg_5403                                                                                                     |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                          | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                4 |              8 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe4_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                                          | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/g_reg_5202[7]_i_1_n_3                                                                                            |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_CS_fsm_reg[2][0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                                | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                                   | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
| ~mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                          | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                2 |              8 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                   | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                        |                2 |              8 |         4.00 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                      | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                            | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                            | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                                                     | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                3 |              8 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                5 |              8 |         1.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                6 |              9 |         1.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                             |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                    |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0[0]                                                                                                                                                                        | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                8 |              9 |         1.12 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                4 |              9 |         2.25 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                            |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                             |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                              | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                             |                2 |              9 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                4 |              9 |         2.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V_3[9]_i_2_n_3                                                                                                                                                | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[0][0]                                                  |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_4973_reg[0]_0[0]                                        |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xCount_V[9]_i_2_n_3                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/int_bckgndId_reg[1][0]                                                  |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_2[9]_i_2_n_3                                                                                                                                                | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1404_1_reg_1436_reg[0][0]                                        |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_reg_ap_uint_10_s_fu_1719/E[0]                                                                                                                                    | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                   |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                      |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                           |                3 |             10 |         3.33 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/yCount_V_3                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_4973_reg[0][0]                                          |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                            |                3 |             10 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |                4 |             10 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/ap_NS_fsm13_out                                                                                                                                           |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xBar_V[10]_i_2_n_3                                                                                                                                                   | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SR[0]                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/j_fu_1080                                                                                                                                        | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_155/ap_NS_fsm19_out                                                                              |                2 |             11 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                4 |             11 |         2.75 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                 | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                 |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                        |                5 |             11 |         2.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                        | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[10]_i_1_n_0                                                                                                                                                        |                5 |             11 |         2.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                               | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                               |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             11 |         2.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |                5 |             11 |         2.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                4 |             11 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                  | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                            |                3 |             11 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/Q[1]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0                                                                                                                                                                 |                2 |             11 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_U/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                   | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                   |                6 |             12 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                     | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                5 |             12 |         2.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             12 |         1.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                5 |             12 |         2.40 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                               |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                              |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                     |                3 |             12 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_2[0]                                                                                                                 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                7 |             12 |         1.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                        | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |                4 |             12 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                  | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                      |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                       |                3 |             13 |         4.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                5 |             13 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |                6 |             13 |         2.17 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             14 |         2.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                5 |             14 |         2.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             15 |         3.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             15 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_addn_clk_0    |                                                                                                                                                                                                                                                                                             | reset_rtl_0_IBUF                                                                                                                                                                                                                        |                4 |             15 |         3.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter7_phi_ln1099_reg_15340                                                                                                                            | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                  |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                           | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                           |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                        | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_1[0]                                       |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                                   | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                              |                8 |             16 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                                 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                              |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/zonePlateVDelta                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0                                                                                                                                                        | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/ap_NS_fsm13_out                                                                                                                                                     |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/Q[1]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                                | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/x_fu_126                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter3_reg                                             |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                           | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe4_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                                          | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/r_reg_5196[15]_i_1_n_3                                                                                           |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_phi_reg_pp0_iter3_pix_val_V_4_reg_340_0                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                                      | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                               | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe4_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                                          | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/b_reg_5235[15]_i_1_n_3                                                                                           |                6 |             16 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg0                                                                                                                                                        | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_NS_fsm19_out                                                                                                                                                     |                4 |             16 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1285_reg_5014_pp0_iter4_reg_reg[0]_0[0]                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                              | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                    | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                6 |             17 |         2.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                              |                9 |             19 |         2.11 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                4 |             19 |         4.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/lshr_ln1_reg_5081[10]_i_1_n_3                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             19 |         6.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             19 |         4.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             19 |         3.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                              |               10 |             20 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                            |                5 |             20 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                6 |             20 |         3.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |                9 |             20 |         2.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             21 |         2.10 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             21 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             21 |         3.50 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                        | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                  |                7 |             21 |         3.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                8 |             22 |         2.75 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                9 |             22 |         2.44 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                6 |             22 |         3.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                              | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                9 |             22 |         2.44 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                              | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                6 |             22 |         3.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               17 |             22 |         1.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                4 |             22 |         5.50 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                9 |             22 |         2.44 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             22 |         2.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                6 |             22 |         3.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                     | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                8 |             22 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                7 |             22 |         3.14 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                7 |             22 |         3.14 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                              | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                6 |             22 |         3.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                              | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                7 |             22 |         3.14 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                8 |             22 |         2.75 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                              | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                9 |             22 |         2.44 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             22 |         5.50 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               10 |             22 |         2.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               11 |             22 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             23 |         5.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                          | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |                7 |             23 |         3.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                                            | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                7 |             23 |         3.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                               | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[34]_i_2_n_0                                                                           | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                  |                7 |             23 |         3.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                     | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |               13 |             23 |         1.77 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/E[0]                                                                                                                                    | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                5 |             23 |         4.60 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                    |                5 |             23 |         4.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             23 |         3.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/push                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                  |                8 |             24 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                       | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                              |                5 |             24 |         4.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/push                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                             | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               13 |             25 |         1.92 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                 |               14 |             25 |         1.79 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                  |                9 |             25 |         2.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                               | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                9 |             25 |         2.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[4].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_reg_ap_uint_10_s_fu_1719/ap_ce_reg                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[7].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             26 |         3.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[6].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             26 |         3.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[5].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             26 |         1.73 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             26 |         2.89 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |               10 |             27 |         2.70 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |               12 |             28 |         2.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                         | mb_ddr3_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                               |                6 |             28 |         4.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                |               13 |             28 |         2.15 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                    |                9 |             28 |         3.11 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                6 |             29 |         4.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                         |                7 |             29 |         4.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               10 |             29 |         2.90 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                5 |             29 |         5.80 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               10 |             29 |         2.90 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               11 |             29 |         2.64 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               12 |             29 |         2.42 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_or/MUXCY_I/lopt_4                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             30 |         2.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               10 |             31 |         3.10 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/E[0]                                                                                                                                                                                                                                 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                              |                8 |             31 |         3.88 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                               | mb_ddr3_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                        |                8 |             31 |         3.88 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_miss_sel_carry_and/MUXCY_I/E[0]                                                                                                                                       | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               10 |             32 |         3.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               17 |             32 |         1.88 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_1[0]                                                                                                                                                                | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                             |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                                                                                                 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                6 |             32 |         5.33 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               10 |             32 |         3.20 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               15 |             32 |         2.13 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               15 |             32 |         2.13 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/Write_Data_Valid                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               14 |             32 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               16 |             32 |         2.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               13 |             32 |         2.46 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               17 |             32 |         1.88 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               12 |             32 |         2.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/count_new_0_reg_302                                                                                                                                                                                                                  | mb_ddr3_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_513/s                                                                                                                                                                                |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                             |                7 |             32 |         4.57 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               14 |             32 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                                                                                                | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                          | mb_ddr3_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                            | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                 |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_CS_fsm_reg[3][0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                |               14 |             32 |         2.29 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                     |               15 |             32 |         2.13 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                     |               12 |             32 |         2.67 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                               |               22 |             32 |         1.45 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_enable_reg_pp0_iter3_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/boxLeft_fu_134                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               13 |             32 |         2.46 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/wb_dlmb_valid_read_data0                                                                                                                                                                    |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               14 |             32 |         2.29 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                      | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               10 |             32 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[2][0]                                                      |               11 |             32 |         2.91 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                6 |             32 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V[27]_i_1_n_3                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                   |               16 |             33 |         2.06 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174_ap_start_reg0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             34 |         3.40 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_condition_224                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             34 |         4.86 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             35 |         7.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                              |               22 |             35 |         1.59 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                            |               11 |             36 |         3.27 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1261_reg_53930                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             36 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_New_CacheInterface_for_AXI.write_req_granted                                                                               |                                                                                                                                                                                                                                         |                5 |             36 |         7.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/DPtpgBarSelYuv_709_y_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                      |                                                                                                                                                                                                                                         |               13 |             37 |         2.85 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             37 |         3.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                             |               12 |             37 |         3.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                              |               12 |             37 |         3.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                             |               11 |             38 |         3.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             38 |         4.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               13 |             39 |         3.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                              |               15 |             39 |         2.60 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                5 |             40 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                              |               17 |             41 |         2.41 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                |               18 |             43 |         2.39 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                             |               13 |             43 |         3.31 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mb_ddr3_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               16 |             45 |         2.81 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                             |               13 |             47 |         3.62 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     | mb_ddr3_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mb_ddr3_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               15 |             48 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mb_ddr3_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               18 |             53 |         2.94 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | mb_ddr3_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                        |               15 |             53 |         3.53 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/incoming_data_valid                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                 |                                                                                                                                                                                                                                         |                8 |             64 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             64 |         4.27 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             67 |         3.94 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             67 |         3.72 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                                                               |               26 |             68 |         2.62 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/Q[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             68 |         3.78 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             75 |         6.25 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               23 |             78 |         3.39 |
|  mb_ddr3_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                     |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               25 |             82 |         3.28 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                     |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                               |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                   |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               31 |             94 |         3.03 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                               |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               56 |            100 |         1.79 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                               |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/mac_muladd_16ns_8ns_23ns_24_4_1_U19/vid_oe4_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_52350                                                          |                                                                                                                                                                                                                                         |               35 |            110 |         3.14 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_reset_reg_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               16 |            128 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               43 |            128 |         2.98 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en                                |                                                                                                                                                                                                                                         |               34 |            128 |         3.76 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |               29 |            129 |         4.45 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |               37 |            129 |         3.49 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |               38 |            129 |         3.39 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |               41 |            129 |         3.15 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |               39 |            129 |         3.31 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                         |               39 |            129 |         3.31 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                         |               41 |            131 |         3.20 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                         |               24 |            131 |         5.46 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               37 |            131 |         3.54 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               35 |            131 |         3.74 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                         |               42 |            131 |         3.12 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               26 |            131 |         5.04 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                            |               30 |            133 |         4.43 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                            |                                                                                                                                                                                                                                         |               36 |            144 |         4.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               43 |            144 |         3.35 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                             | mb_ddr3_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                |               39 |            159 |         4.08 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_block_pp0_stage0_subdone                                                                                                                                          |                                                                                                                                                                                                                                         |               44 |            160 |         3.64 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                            | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |               71 |            221 |         3.11 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             | mb_ddr3_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                  |              111 |            265 |         2.39 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 | mb_ddr3_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_313/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |              131 |            566 |         4.32 |
|  mb_ddr3_i/clk_wiz_0/inst/clk_hdmi                                                            |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |              292 |           1124 |         3.85 |
|  mb_ddr3_i/mig_7series_0/u_vid_oe4_mig_7series_0_0_mig/u_ddr3_infrastructure/u_bufg_clkdiv0_0 |                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |              847 |           2679 |         3.16 |
+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


