--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\programming\ISE\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 2 -n 3 -fastpaths -xml fpga2flash.twx fpga2flash.ncd -o
fpga2flash.twr fpga2flash.pcf

Design file:              fpga2flash.ncd
Physical constraint file: fpga2flash.pcf
Device,package,speed:     xc6slx100,fgg676,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
flash_data<7>|    1.917(R)|      SLOW  |    0.186(R)|      SLOW  |clk_BUFGP         |   0.000|
rst          |    5.601(R)|      SLOW  |   -0.943(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<0>    |    6.125(R)|      SLOW  |   -3.275(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<1>    |    3.593(R)|      SLOW  |   -1.817(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<2>    |    3.389(R)|      SLOW  |   -1.587(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<3>    |    3.273(R)|      SLOW  |   -1.613(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<4>    |    2.612(R)|      SLOW  |   -1.237(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<5>    |    3.400(R)|      SLOW  |   -1.617(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<6>    |    2.490(R)|      SLOW  |   -1.171(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<7>    |    3.087(R)|      SLOW  |   -1.436(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<8>    |    1.933(R)|      SLOW  |   -0.837(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<9>    |    0.503(R)|      SLOW  |    0.517(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<10>   |    0.754(R)|      SLOW  |    0.275(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<11>   |    0.231(R)|      FAST  |    0.784(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<12>   |    0.655(R)|      SLOW  |    0.373(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<13>   |    0.963(R)|      SLOW  |    0.082(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<14>   |    6.136(R)|      SLOW  |   -3.136(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<15>   |    3.614(R)|      SLOW  |   -1.770(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<16>   |    3.678(R)|      SLOW  |   -1.758(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<17>   |    3.616(R)|      SLOW  |   -1.724(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<18>   |    4.444(R)|      SLOW  |   -2.196(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<19>   |    4.458(R)|      SLOW  |   -2.262(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<20>   |    4.434(R)|      SLOW  |   -2.218(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<21>   |    2.570(R)|      SLOW  |   -1.181(R)|      FAST  |clk_BUFGP         |   0.000|
sw_dip<29>   |    4.861(R)|      SLOW  |    0.091(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<30>   |    5.154(R)|      SLOW  |    0.150(R)|      SLOW  |clk_BUFGP         |   0.000|
sw_dip<31>   |    5.226(R)|      SLOW  |    0.175(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
flash_addr<1> |        15.309(R)|      SLOW  |         6.193(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<2> |        14.932(R)|      SLOW  |         6.463(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<3> |        14.861(R)|      SLOW  |         6.133(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<4> |        14.777(R)|      SLOW  |         6.289(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<5> |        14.790(R)|      SLOW  |         5.790(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<6> |        15.056(R)|      SLOW  |         5.714(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<7> |        14.270(R)|      SLOW  |         5.798(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<8> |        14.525(R)|      SLOW  |         5.743(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<9> |        14.458(R)|      SLOW  |         5.970(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<10>|        14.417(R)|      SLOW  |         5.457(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<11>|        13.749(R)|      SLOW  |         5.585(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<12>|        13.673(R)|      SLOW  |         5.105(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<13>|        13.930(R)|      SLOW  |         5.494(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<14>|        14.175(R)|      SLOW  |         5.476(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<15>|        13.952(R)|      SLOW  |         5.237(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<16>|        13.603(R)|      SLOW  |         5.236(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<17>|        13.785(R)|      SLOW  |         5.192(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<18>|        13.596(R)|      SLOW  |         5.328(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<19>|        13.799(R)|      SLOW  |         5.236(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<20>|        13.632(R)|      SLOW  |         5.387(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<21>|        12.535(R)|      SLOW  |         5.043(R)|      FAST  |clk_BUFGP         |   0.000|
flash_addr<22>|        13.236(R)|      SLOW  |         5.657(R)|      FAST  |clk_BUFGP         |   0.000|
flash_ctl<0>  |         9.512(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
flash_ctl<3>  |         9.485(R)|      SLOW  |         3.810(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<0> |        11.615(R)|      SLOW  |         4.429(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<1> |        11.152(R)|      SLOW  |         3.977(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<2> |         9.858(R)|      SLOW  |         3.942(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<3> |        11.579(R)|      SLOW  |         4.270(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<4> |        12.791(R)|      SLOW  |         5.197(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<5> |        10.916(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<6> |        10.496(R)|      SLOW  |         4.080(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<7> |        10.065(R)|      SLOW  |         3.728(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<8> |         9.652(R)|      SLOW  |         3.689(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<9> |        11.152(R)|      SLOW  |         4.216(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<10>|        11.828(R)|      SLOW  |         4.341(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<11>|        13.212(R)|      SLOW  |         4.954(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<12>|        10.929(R)|      SLOW  |         4.176(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<13>|        10.915(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<14>|        10.065(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
flash_data<15>|         9.652(R)|      SLOW  |         3.822(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.645|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
flash_data<0>  |led<0>         |   15.111|
flash_data<0>  |segdisp0<0>    |   13.929|
flash_data<0>  |segdisp0<1>    |   14.566|
flash_data<0>  |segdisp0<2>    |   14.007|
flash_data<0>  |segdisp0<3>    |   13.822|
flash_data<0>  |segdisp0<4>    |   13.926|
flash_data<0>  |segdisp0<5>    |   13.869|
flash_data<0>  |segdisp0<6>    |   14.235|
flash_data<1>  |led<1>         |   13.133|
flash_data<1>  |segdisp0<0>    |   14.230|
flash_data<1>  |segdisp0<1>    |   14.182|
flash_data<1>  |segdisp0<2>    |   13.672|
flash_data<1>  |segdisp0<3>    |   14.510|
flash_data<1>  |segdisp0<4>    |   14.614|
flash_data<1>  |segdisp0<5>    |   14.170|
flash_data<1>  |segdisp0<6>    |   13.900|
flash_data<2>  |led<2>         |   15.135|
flash_data<2>  |segdisp0<0>    |   14.873|
flash_data<2>  |segdisp0<1>    |   14.208|
flash_data<2>  |segdisp0<2>    |   15.264|
flash_data<2>  |segdisp0<3>    |   14.774|
flash_data<2>  |segdisp0<4>    |   14.878|
flash_data<2>  |segdisp0<5>    |   14.813|
flash_data<2>  |segdisp0<6>    |   15.492|
flash_data<3>  |led<3>         |   14.954|
flash_data<3>  |segdisp0<0>    |   13.907|
flash_data<3>  |segdisp0<1>    |   14.530|
flash_data<3>  |segdisp0<2>    |   14.386|
flash_data<3>  |segdisp0<3>    |   14.170|
flash_data<3>  |segdisp0<4>    |   14.274|
flash_data<3>  |segdisp0<5>    |   13.847|
flash_data<3>  |segdisp0<6>    |   14.614|
flash_data<4>  |led<4>         |   15.373|
flash_data<4>  |segdisp1<0>    |   15.854|
flash_data<4>  |segdisp1<1>    |   16.660|
flash_data<4>  |segdisp1<2>    |   15.483|
flash_data<4>  |segdisp1<3>    |   15.987|
flash_data<4>  |segdisp1<4>    |   16.076|
flash_data<4>  |segdisp1<5>    |   15.953|
flash_data<4>  |segdisp1<6>    |   14.655|
flash_data<5>  |led<5>         |   14.675|
flash_data<5>  |segdisp1<0>    |   15.156|
flash_data<5>  |segdisp1<1>    |   15.180|
flash_data<5>  |segdisp1<2>    |   14.603|
flash_data<5>  |segdisp1<3>    |   15.467|
flash_data<5>  |segdisp1<4>    |   15.556|
flash_data<5>  |segdisp1<5>    |   15.255|
flash_data<5>  |segdisp1<6>    |   13.775|
flash_data<6>  |led<6>         |   13.442|
flash_data<6>  |segdisp1<0>    |   15.596|
flash_data<6>  |segdisp1<1>    |   14.770|
flash_data<6>  |segdisp1<2>    |   14.794|
flash_data<6>  |segdisp1<3>    |   15.461|
flash_data<6>  |segdisp1<4>    |   15.550|
flash_data<6>  |segdisp1<5>    |   15.695|
flash_data<6>  |segdisp1<6>    |   13.966|
flash_data<7>  |led<7>         |   13.862|
flash_data<7>  |segdisp1<0>    |   15.755|
flash_data<7>  |segdisp1<1>    |   15.880|
flash_data<7>  |segdisp1<2>    |   15.593|
flash_data<7>  |segdisp1<3>    |   16.302|
flash_data<7>  |segdisp1<4>    |   16.391|
flash_data<7>  |segdisp1<5>    |   15.854|
flash_data<7>  |segdisp1<6>    |   14.765|
flash_data<8>  |led<8>         |   12.850|
flash_data<9>  |led<9>         |   14.483|
flash_data<10> |led<10>        |   13.606|
flash_data<11> |led<11>        |   14.652|
flash_data<12> |led<12>        |   12.476|
flash_data<13> |led<13>        |   12.999|
flash_data<14> |led<14>        |   12.356|
flash_data<15> |led<15>        |   12.475|
sw_dip<31>     |flash_addr<1>  |   14.241|
sw_dip<31>     |flash_addr<2>  |   14.770|
sw_dip<31>     |flash_addr<3>  |   14.231|
sw_dip<31>     |flash_addr<4>  |   14.330|
sw_dip<31>     |flash_addr<5>  |   14.506|
sw_dip<31>     |flash_addr<6>  |   14.625|
sw_dip<31>     |flash_addr<7>  |   14.421|
sw_dip<31>     |flash_addr<8>  |   15.114|
sw_dip<31>     |flash_addr<9>  |   15.102|
sw_dip<31>     |flash_addr<10> |   14.073|
sw_dip<31>     |flash_addr<11> |   14.367|
sw_dip<31>     |flash_addr<12> |   14.120|
sw_dip<31>     |flash_addr<13> |   14.805|
sw_dip<31>     |flash_addr<14> |   14.960|
sw_dip<31>     |flash_addr<15> |   14.703|
sw_dip<31>     |flash_addr<16> |   14.450|
sw_dip<31>     |flash_addr<17> |   14.330|
sw_dip<31>     |flash_addr<18> |   13.859|
sw_dip<31>     |flash_addr<19> |   13.625|
sw_dip<31>     |flash_addr<20> |   13.365|
sw_dip<31>     |flash_addr<21> |   11.721|
sw_dip<31>     |flash_addr<22> |   12.665|
---------------+---------------+---------+


Analysis completed Thu Dec 24 07:21:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



