
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//uuidd_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401be0 <.init>:
  401be0:	stp	x29, x30, [sp, #-16]!
  401be4:	mov	x29, sp
  401be8:	bl	4035c8 <ferror@plt+0x1448>
  401bec:	ldp	x29, x30, [sp], #16
  401bf0:	ret

Disassembly of section .plt:

0000000000401c00 <memcpy@plt-0x20>:
  401c00:	stp	x16, x30, [sp, #-16]!
  401c04:	adrp	x16, 417000 <ferror@plt+0x14e80>
  401c08:	ldr	x17, [x16, #4088]
  401c0c:	add	x16, x16, #0xff8
  401c10:	br	x17
  401c14:	nop
  401c18:	nop
  401c1c:	nop

0000000000401c20 <memcpy@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c24:	ldr	x17, [x16]
  401c28:	add	x16, x16, #0x0
  401c2c:	br	x17

0000000000401c30 <_exit@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c34:	ldr	x17, [x16, #8]
  401c38:	add	x16, x16, #0x8
  401c3c:	br	x17

0000000000401c40 <strtoul@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c44:	ldr	x17, [x16, #16]
  401c48:	add	x16, x16, #0x10
  401c4c:	br	x17

0000000000401c50 <strlen@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c54:	ldr	x17, [x16, #24]
  401c58:	add	x16, x16, #0x18
  401c5c:	br	x17

0000000000401c60 <fputs@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c64:	ldr	x17, [x16, #32]
  401c68:	add	x16, x16, #0x20
  401c6c:	br	x17

0000000000401c70 <exit@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c74:	ldr	x17, [x16, #40]
  401c78:	add	x16, x16, #0x28
  401c7c:	br	x17

0000000000401c80 <dup@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c84:	ldr	x17, [x16, #48]
  401c88:	add	x16, x16, #0x30
  401c8c:	br	x17

0000000000401c90 <uuid_unparse@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401c94:	ldr	x17, [x16, #56]
  401c98:	add	x16, x16, #0x38
  401c9c:	br	x17

0000000000401ca0 <signalfd@plt>:
  401ca0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ca4:	ldr	x17, [x16, #64]
  401ca8:	add	x16, x16, #0x40
  401cac:	br	x17

0000000000401cb0 <listen@plt>:
  401cb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cb4:	ldr	x17, [x16, #72]
  401cb8:	add	x16, x16, #0x48
  401cbc:	br	x17

0000000000401cc0 <sigprocmask@plt>:
  401cc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cc4:	ldr	x17, [x16, #80]
  401cc8:	add	x16, x16, #0x50
  401ccc:	br	x17

0000000000401cd0 <daemon@plt>:
  401cd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cd4:	ldr	x17, [x16, #88]
  401cd8:	add	x16, x16, #0x58
  401cdc:	br	x17

0000000000401ce0 <strtod@plt>:
  401ce0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ce4:	ldr	x17, [x16, #96]
  401ce8:	add	x16, x16, #0x60
  401cec:	br	x17

0000000000401cf0 <geteuid@plt>:
  401cf0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401cf4:	ldr	x17, [x16, #104]
  401cf8:	add	x16, x16, #0x68
  401cfc:	br	x17

0000000000401d00 <sysinfo@plt>:
  401d00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d04:	ldr	x17, [x16, #112]
  401d08:	add	x16, x16, #0x70
  401d0c:	br	x17

0000000000401d10 <bind@plt>:
  401d10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d14:	ldr	x17, [x16, #120]
  401d18:	add	x16, x16, #0x78
  401d1c:	br	x17

0000000000401d20 <sprintf@plt>:
  401d20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d24:	ldr	x17, [x16, #128]
  401d28:	add	x16, x16, #0x80
  401d2c:	br	x17

0000000000401d30 <__cxa_atexit@plt>:
  401d30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d34:	ldr	x17, [x16, #136]
  401d38:	add	x16, x16, #0x88
  401d3c:	br	x17

0000000000401d40 <fputc@plt>:
  401d40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d44:	ldr	x17, [x16, #144]
  401d48:	add	x16, x16, #0x90
  401d4c:	br	x17

0000000000401d50 <__uuid_generate_time@plt>:
  401d50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d54:	ldr	x17, [x16, #152]
  401d58:	add	x16, x16, #0x98
  401d5c:	br	x17

0000000000401d60 <clock_gettime@plt>:
  401d60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d64:	ldr	x17, [x16, #160]
  401d68:	add	x16, x16, #0xa0
  401d6c:	br	x17

0000000000401d70 <kill@plt>:
  401d70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d74:	ldr	x17, [x16, #168]
  401d78:	add	x16, x16, #0xa8
  401d7c:	br	x17

0000000000401d80 <snprintf@plt>:
  401d80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d84:	ldr	x17, [x16, #176]
  401d88:	add	x16, x16, #0xb0
  401d8c:	br	x17

0000000000401d90 <localeconv@plt>:
  401d90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401d94:	ldr	x17, [x16, #184]
  401d98:	add	x16, x16, #0xb8
  401d9c:	br	x17

0000000000401da0 <fileno@plt>:
  401da0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401da4:	ldr	x17, [x16, #192]
  401da8:	add	x16, x16, #0xc0
  401dac:	br	x17

0000000000401db0 <fsync@plt>:
  401db0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401db4:	ldr	x17, [x16, #200]
  401db8:	add	x16, x16, #0xc8
  401dbc:	br	x17

0000000000401dc0 <getpid@plt>:
  401dc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dc4:	ldr	x17, [x16, #208]
  401dc8:	add	x16, x16, #0xd0
  401dcc:	br	x17

0000000000401dd0 <timer_settime@plt>:
  401dd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401dd4:	ldr	x17, [x16, #216]
  401dd8:	add	x16, x16, #0xd8
  401ddc:	br	x17

0000000000401de0 <malloc@plt>:
  401de0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401de4:	ldr	x17, [x16, #224]
  401de8:	add	x16, x16, #0xe0
  401dec:	br	x17

0000000000401df0 <open@plt>:
  401df0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401df4:	ldr	x17, [x16, #232]
  401df8:	add	x16, x16, #0xe8
  401dfc:	br	x17

0000000000401e00 <poll@plt>:
  401e00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e04:	ldr	x17, [x16, #240]
  401e08:	add	x16, x16, #0xf0
  401e0c:	br	x17

0000000000401e10 <sd_listen_fds@plt>:
  401e10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e14:	ldr	x17, [x16, #248]
  401e18:	add	x16, x16, #0xf8
  401e1c:	br	x17

0000000000401e20 <__strtol_internal@plt>:
  401e20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e24:	ldr	x17, [x16, #256]
  401e28:	add	x16, x16, #0x100
  401e2c:	br	x17

0000000000401e30 <sigemptyset@plt>:
  401e30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e34:	ldr	x17, [x16, #264]
  401e38:	add	x16, x16, #0x108
  401e3c:	br	x17

0000000000401e40 <strncmp@plt>:
  401e40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e44:	ldr	x17, [x16, #272]
  401e48:	add	x16, x16, #0x110
  401e4c:	br	x17

0000000000401e50 <bindtextdomain@plt>:
  401e50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e54:	ldr	x17, [x16, #280]
  401e58:	add	x16, x16, #0x118
  401e5c:	br	x17

0000000000401e60 <__libc_start_main@plt>:
  401e60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e64:	ldr	x17, [x16, #288]
  401e68:	add	x16, x16, #0x120
  401e6c:	br	x17

0000000000401e70 <fgetc@plt>:
  401e70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e74:	ldr	x17, [x16, #296]
  401e78:	add	x16, x16, #0x128
  401e7c:	br	x17

0000000000401e80 <memset@plt>:
  401e80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e84:	ldr	x17, [x16, #304]
  401e88:	add	x16, x16, #0x130
  401e8c:	br	x17

0000000000401e90 <gettimeofday@plt>:
  401e90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401e94:	ldr	x17, [x16, #312]
  401e98:	add	x16, x16, #0x138
  401e9c:	br	x17

0000000000401ea0 <accept@plt>:
  401ea0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ea4:	ldr	x17, [x16, #320]
  401ea8:	add	x16, x16, #0x140
  401eac:	br	x17

0000000000401eb0 <__strtoul_internal@plt>:
  401eb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401eb4:	ldr	x17, [x16, #328]
  401eb8:	add	x16, x16, #0x148
  401ebc:	br	x17

0000000000401ec0 <strdup@plt>:
  401ec0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ec4:	ldr	x17, [x16, #336]
  401ec8:	add	x16, x16, #0x150
  401ecc:	br	x17

0000000000401ed0 <close@plt>:
  401ed0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ed4:	ldr	x17, [x16, #344]
  401ed8:	add	x16, x16, #0x158
  401edc:	br	x17

0000000000401ee0 <sigaction@plt>:
  401ee0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ee4:	ldr	x17, [x16, #352]
  401ee8:	add	x16, x16, #0x160
  401eec:	br	x17

0000000000401ef0 <__gmon_start__@plt>:
  401ef0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ef4:	ldr	x17, [x16, #360]
  401ef8:	add	x16, x16, #0x168
  401efc:	br	x17

0000000000401f00 <write@plt>:
  401f00:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f04:	ldr	x17, [x16, #368]
  401f08:	add	x16, x16, #0x170
  401f0c:	br	x17

0000000000401f10 <abort@plt>:
  401f10:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f14:	ldr	x17, [x16, #376]
  401f18:	add	x16, x16, #0x178
  401f1c:	br	x17

0000000000401f20 <timer_create@plt>:
  401f20:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f24:	ldr	x17, [x16, #384]
  401f28:	add	x16, x16, #0x180
  401f2c:	br	x17

0000000000401f30 <puts@plt>:
  401f30:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f34:	ldr	x17, [x16, #392]
  401f38:	add	x16, x16, #0x188
  401f3c:	br	x17

0000000000401f40 <textdomain@plt>:
  401f40:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f44:	ldr	x17, [x16, #400]
  401f48:	add	x16, x16, #0x190
  401f4c:	br	x17

0000000000401f50 <getopt_long@plt>:
  401f50:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f54:	ldr	x17, [x16, #408]
  401f58:	add	x16, x16, #0x198
  401f5c:	br	x17

0000000000401f60 <strcmp@plt>:
  401f60:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f64:	ldr	x17, [x16, #416]
  401f68:	add	x16, x16, #0x1a0
  401f6c:	br	x17

0000000000401f70 <warn@plt>:
  401f70:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f74:	ldr	x17, [x16, #424]
  401f78:	add	x16, x16, #0x1a8
  401f7c:	br	x17

0000000000401f80 <__ctype_b_loc@plt>:
  401f80:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f84:	ldr	x17, [x16, #432]
  401f88:	add	x16, x16, #0x1b0
  401f8c:	br	x17

0000000000401f90 <strtol@plt>:
  401f90:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401f94:	ldr	x17, [x16, #440]
  401f98:	add	x16, x16, #0x1b8
  401f9c:	br	x17

0000000000401fa0 <setreuid@plt>:
  401fa0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fa4:	ldr	x17, [x16, #448]
  401fa8:	add	x16, x16, #0x1c0
  401fac:	br	x17

0000000000401fb0 <free@plt>:
  401fb0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fb4:	ldr	x17, [x16, #456]
  401fb8:	add	x16, x16, #0x1c8
  401fbc:	br	x17

0000000000401fc0 <timer_delete@plt>:
  401fc0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fc4:	ldr	x17, [x16, #464]
  401fc8:	add	x16, x16, #0x1d0
  401fcc:	br	x17

0000000000401fd0 <nanosleep@plt>:
  401fd0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fd4:	ldr	x17, [x16, #472]
  401fd8:	add	x16, x16, #0x1d8
  401fdc:	br	x17

0000000000401fe0 <vasprintf@plt>:
  401fe0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401fe4:	ldr	x17, [x16, #480]
  401fe8:	add	x16, x16, #0x1e0
  401fec:	br	x17

0000000000401ff0 <connect@plt>:
  401ff0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  401ff4:	ldr	x17, [x16, #488]
  401ff8:	add	x16, x16, #0x1e8
  401ffc:	br	x17

0000000000402000 <strndup@plt>:
  402000:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402004:	ldr	x17, [x16, #496]
  402008:	add	x16, x16, #0x1f0
  40200c:	br	x17

0000000000402010 <strspn@plt>:
  402010:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402014:	ldr	x17, [x16, #504]
  402018:	add	x16, x16, #0x1f8
  40201c:	br	x17

0000000000402020 <strchr@plt>:
  402020:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402024:	ldr	x17, [x16, #512]
  402028:	add	x16, x16, #0x200
  40202c:	br	x17

0000000000402030 <fcntl@plt>:
  402030:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402034:	ldr	x17, [x16, #520]
  402038:	add	x16, x16, #0x208
  40203c:	br	x17

0000000000402040 <dcngettext@plt>:
  402040:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402044:	ldr	x17, [x16, #528]
  402048:	add	x16, x16, #0x210
  40204c:	br	x17

0000000000402050 <socket@plt>:
  402050:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402054:	ldr	x17, [x16, #536]
  402058:	add	x16, x16, #0x218
  40205c:	br	x17

0000000000402060 <fflush@plt>:
  402060:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402064:	ldr	x17, [x16, #544]
  402068:	add	x16, x16, #0x220
  40206c:	br	x17

0000000000402070 <__uuid_generate_random@plt>:
  402070:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402074:	ldr	x17, [x16, #552]
  402078:	add	x16, x16, #0x228
  40207c:	br	x17

0000000000402080 <warnx@plt>:
  402080:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402084:	ldr	x17, [x16, #560]
  402088:	add	x16, x16, #0x230
  40208c:	br	x17

0000000000402090 <read@plt>:
  402090:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402094:	ldr	x17, [x16, #568]
  402098:	add	x16, x16, #0x238
  40209c:	br	x17

00000000004020a0 <dcgettext@plt>:
  4020a0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020a4:	ldr	x17, [x16, #576]
  4020a8:	add	x16, x16, #0x240
  4020ac:	br	x17

00000000004020b0 <ftruncate@plt>:
  4020b0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020b4:	ldr	x17, [x16, #584]
  4020b8:	add	x16, x16, #0x248
  4020bc:	br	x17

00000000004020c0 <strncpy@plt>:
  4020c0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020c4:	ldr	x17, [x16, #592]
  4020c8:	add	x16, x16, #0x250
  4020cc:	br	x17

00000000004020d0 <errx@plt>:
  4020d0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020d4:	ldr	x17, [x16, #600]
  4020d8:	add	x16, x16, #0x258
  4020dc:	br	x17

00000000004020e0 <sigaddset@plt>:
  4020e0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020e4:	ldr	x17, [x16, #608]
  4020e8:	add	x16, x16, #0x260
  4020ec:	br	x17

00000000004020f0 <umask@plt>:
  4020f0:	adrp	x16, 418000 <ferror@plt+0x15e80>
  4020f4:	ldr	x17, [x16, #616]
  4020f8:	add	x16, x16, #0x268
  4020fc:	br	x17

0000000000402100 <strcspn@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402104:	ldr	x17, [x16, #624]
  402108:	add	x16, x16, #0x270
  40210c:	br	x17

0000000000402110 <printf@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402114:	ldr	x17, [x16, #632]
  402118:	add	x16, x16, #0x278
  40211c:	br	x17

0000000000402120 <__assert_fail@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402124:	ldr	x17, [x16, #640]
  402128:	add	x16, x16, #0x280
  40212c:	br	x17

0000000000402130 <__errno_location@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402134:	ldr	x17, [x16, #648]
  402138:	add	x16, x16, #0x288
  40213c:	br	x17

0000000000402140 <unlink@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402144:	ldr	x17, [x16, #656]
  402148:	add	x16, x16, #0x290
  40214c:	br	x17

0000000000402150 <fprintf@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402154:	ldr	x17, [x16, #664]
  402158:	add	x16, x16, #0x298
  40215c:	br	x17

0000000000402160 <err@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402164:	ldr	x17, [x16, #672]
  402168:	add	x16, x16, #0x2a0
  40216c:	br	x17

0000000000402170 <setlocale@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402174:	ldr	x17, [x16, #680]
  402178:	add	x16, x16, #0x2a8
  40217c:	br	x17

0000000000402180 <ferror@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15e80>
  402184:	ldr	x17, [x16, #688]
  402188:	add	x16, x16, #0x2b0
  40218c:	br	x17

Disassembly of section .text:

0000000000402190 <.text>:
  402190:	sub	sp, sp, #0x680
  402194:	stp	x29, x30, [sp]
  402198:	mov	x29, sp
  40219c:	stp	x19, x20, [sp, #16]
  4021a0:	adrp	x20, 405000 <ferror@plt+0x2e80>
  4021a4:	add	x20, x20, #0xf90
  4021a8:	stp	x21, x22, [sp, #32]
  4021ac:	mov	x22, x1
  4021b0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4021b4:	add	x1, x1, #0x518
  4021b8:	stp	x23, x24, [sp, #48]
  4021bc:	mov	w23, w0
  4021c0:	mov	w0, #0x6                   	// #6
  4021c4:	stp	x25, x26, [sp, #64]
  4021c8:	adrp	x21, 406000 <ferror@plt+0x3e80>
  4021cc:	stp	x27, x28, [sp, #80]
  4021d0:	adrp	x26, 405000 <ferror@plt+0x2e80>
  4021d4:	adrp	x27, 405000 <ferror@plt+0x2e80>
  4021d8:	str	xzr, [sp, #96]
  4021dc:	add	x26, x26, #0xf38
  4021e0:	str	wzr, [sp, #108]
  4021e4:	add	x21, x21, #0x3c0
  4021e8:	str	wzr, [sp, #136]
  4021ec:	add	x27, x27, #0xfd0
  4021f0:	str	xzr, [sp, #152]
  4021f4:	mov	w25, #0x0                   	// #0
  4021f8:	stp	xzr, xzr, [sp, #160]
  4021fc:	mov	w28, #0x0                   	// #0
  402200:	mov	w19, #0x0                   	// #0
  402204:	stp	xzr, xzr, [sp, #208]
  402208:	str	xzr, [sp, #224]
  40220c:	bl	402170 <setlocale@plt>
  402210:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402214:	add	x1, x1, #0xf78
  402218:	mov	x0, x20
  40221c:	bl	401e50 <bindtextdomain@plt>
  402220:	mov	x0, x20
  402224:	adrp	x20, 406000 <ferror@plt+0x3e80>
  402228:	bl	401f40 <textdomain@plt>
  40222c:	add	x20, x20, #0x930
  402230:	adrp	x0, 403000 <ferror@plt+0xe80>
  402234:	add	x24, x20, #0x10
  402238:	add	x0, x0, #0xbd8
  40223c:	bl	405e20 <ferror@plt+0x3ca0>
  402240:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402244:	add	x0, x0, #0xfe8
  402248:	str	x0, [sp, #112]
  40224c:	nop
  402250:	mov	x3, x24
  402254:	mov	x2, x21
  402258:	mov	x1, x22
  40225c:	mov	w0, w23
  402260:	mov	x4, #0x0                   	// #0
  402264:	bl	401f50 <getopt_long@plt>
  402268:	cmn	w0, #0x1
  40226c:	b.eq	40231c <ferror@plt+0x19c>  // b.none
  402270:	cmp	w0, #0x4f
  402274:	b.le	4022c4 <ferror@plt+0x144>
  402278:	add	x2, sp, #0xa0
  40227c:	add	x3, x20, #0x1f0
  402280:	ldr	w1, [x3]
  402284:	mov	x4, x3
  402288:	cmp	w1, #0x0
  40228c:	ccmp	w0, w1, #0x1, ne  // ne = any
  402290:	b.lt	4022b0 <ferror@plt+0x130>  // b.tstop
  402294:	cmp	w0, w1
  402298:	b.eq	4023f8 <ferror@plt+0x278>  // b.none
  40229c:	ldr	w1, [x4, #4]!
  4022a0:	cmp	w1, #0x0
  4022a4:	ccmp	w0, w1, #0x1, ne  // ne = any
  4022a8:	b.ge	402294 <ferror@plt+0x114>  // b.tcont
  4022ac:	nop
  4022b0:	ldr	w1, [x3, #64]!
  4022b4:	add	x2, x2, #0x4
  4022b8:	cmp	w1, #0x0
  4022bc:	ccmp	w0, w1, #0x1, ne  // ne = any
  4022c0:	b.ge	402280 <ferror@plt+0x100>  // b.tcont
  4022c4:	cmp	w0, #0x6b
  4022c8:	b.eq	402848 <ferror@plt+0x6c8>  // b.none
  4022cc:	b.gt	402500 <ferror@plt+0x380>
  4022d0:	cmp	w0, #0x54
  4022d4:	b.eq	402860 <ferror@plt+0x6e0>  // b.none
  4022d8:	b.gt	4024e8 <ferror@plt+0x368>
  4022dc:	cmp	w0, #0x50
  4022e0:	b.eq	402838 <ferror@plt+0x6b8>  // b.none
  4022e4:	cmp	w0, #0x53
  4022e8:	b.ne	4024d0 <ferror@plt+0x350>  // b.any
  4022ec:	ldrb	w0, [sp, #228]
  4022f0:	mov	x3, x24
  4022f4:	mov	x2, x21
  4022f8:	mov	x1, x22
  4022fc:	orr	w0, w0, #0xc
  402300:	mov	x4, #0x0                   	// #0
  402304:	mov	w25, #0x1                   	// #1
  402308:	strb	w0, [sp, #228]
  40230c:	mov	w0, w23
  402310:	bl	401f50 <getopt_long@plt>
  402314:	cmn	w0, #0x1
  402318:	b.ne	402270 <ferror@plt+0xf0>  // b.any
  40231c:	mov	x0, x26
  402320:	bl	401c50 <strlen@plt>
  402324:	cmp	x0, #0x6b
  402328:	b.hi	402b34 <ferror@plt+0x9b4>  // b.pmore
  40232c:	ldr	x1, [sp, #96]
  402330:	eor	w0, w25, #0x1
  402334:	cmp	x1, #0x0
  402338:	csel	w0, w0, wzr, eq  // eq = none
  40233c:	cbz	w0, 40234c <ferror@plt+0x1cc>
  402340:	adrp	x0, 405000 <ferror@plt+0x2e80>
  402344:	add	x0, x0, #0xf58
  402348:	str	x0, [sp, #96]
  40234c:	ldr	w0, [sp, #108]
  402350:	cbz	w0, 402368 <ferror@plt+0x1e8>
  402354:	ldrb	w1, [sp, #228]
  402358:	mov	w0, #0xa                   	// #10
  40235c:	and	w0, w0, w1
  402360:	cmp	w0, #0x8
  402364:	b.eq	4029ec <ferror@plt+0x86c>  // b.none
  402368:	ldr	w0, [sp, #136]
  40236c:	cmp	w0, #0x0
  402370:	ccmp	w19, #0x0, #0x4, ne  // ne = any
  402374:	b.ne	402894 <ferror@plt+0x714>  // b.any
  402378:	cbnz	w19, 4029a8 <ferror@plt+0x828>
  40237c:	cbz	w28, 402ae8 <ferror@plt+0x968>
  402380:	mov	x0, x26
  402384:	add	x2, sp, #0x280
  402388:	mov	x5, #0x0                   	// #0
  40238c:	mov	x4, #0x0                   	// #0
  402390:	mov	x3, #0x400                 	// #1024
  402394:	mov	w1, #0x0                   	// #0
  402398:	bl	403898 <ferror@plt+0x1718>
  40239c:	cmp	w0, #0x0
  4023a0:	b.le	402980 <ferror@plt+0x800>
  4023a4:	add	x0, sp, #0x280
  4023a8:	mov	w2, #0xa                   	// #10
  4023ac:	mov	x1, #0x0                   	// #0
  4023b0:	bl	401f90 <strtol@plt>
  4023b4:	mov	x20, x0
  4023b8:	cmp	w0, #0x0
  4023bc:	b.le	402980 <ferror@plt+0x800>
  4023c0:	mov	w1, #0xf                   	// #15
  4023c4:	bl	401d70 <kill@plt>
  4023c8:	ldrb	w1, [sp, #228]
  4023cc:	and	w1, w1, #0x2
  4023d0:	tbnz	w0, #31, 402a30 <ferror@plt+0x8b0>
  4023d4:	cbnz	w1, 402980 <ferror@plt+0x800>
  4023d8:	mov	w2, #0x5                   	// #5
  4023dc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4023e0:	mov	x0, #0x0                   	// #0
  4023e4:	add	x1, x1, #0x4f8
  4023e8:	bl	4020a0 <dcgettext@plt>
  4023ec:	mov	w1, w20
  4023f0:	bl	402110 <printf@plt>
  4023f4:	b	402984 <ferror@plt+0x804>
  4023f8:	ldr	w1, [x2]
  4023fc:	cbnz	w1, 40241c <ferror@plt+0x29c>
  402400:	ldr	w1, [x3, #64]!
  402404:	add	x2, x2, #0x4
  402408:	stur	w0, [x2, #-4]
  40240c:	cmp	w1, #0x0
  402410:	ccmp	w0, w1, #0x1, ne  // ne = any
  402414:	b.ge	402280 <ferror@plt+0x100>  // b.tcont
  402418:	b	4022c4 <ferror@plt+0x144>
  40241c:	cmp	w0, w1
  402420:	b.eq	4022b0 <ferror@plt+0x130>  // b.none
  402424:	adrp	x19, 418000 <ferror@plt+0x15e80>
  402428:	mov	w2, #0x5                   	// #5
  40242c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  402430:	mov	x0, #0x0                   	// #0
  402434:	ldr	x21, [x19, #784]
  402438:	add	x1, x1, #0xfa0
  40243c:	str	x3, [sp, #96]
  402440:	bl	4020a0 <dcgettext@plt>
  402444:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402448:	mov	x1, x0
  40244c:	mov	x0, x21
  402450:	adrp	x22, 406000 <ferror@plt+0x3e80>
  402454:	ldr	x2, [x2, #808]
  402458:	adrp	x21, 405000 <ferror@plt+0x2e80>
  40245c:	add	x22, x22, #0x870
  402460:	add	x21, x21, #0xf30
  402464:	mov	x24, #0x0                   	// #0
  402468:	adrp	x23, 405000 <ferror@plt+0x2e80>
  40246c:	bl	402150 <fprintf@plt>
  402470:	ldr	x3, [sp, #96]
  402474:	ldr	w4, [x3, x24]
  402478:	cbz	w4, 4024bc <ferror@plt+0x33c>
  40247c:	mov	x2, x21
  402480:	add	x0, x20, #0x10
  402484:	b	402490 <ferror@plt+0x310>
  402488:	ldr	x2, [x0, #32]!
  40248c:	cbz	x2, 402a08 <ferror@plt+0x888>
  402490:	ldr	w1, [x0, #24]
  402494:	cmp	w4, w1
  402498:	b.ne	402488 <ferror@plt+0x308>  // b.any
  40249c:	ldr	x0, [x19, #784]
  4024a0:	mov	x1, x22
  4024a4:	str	x3, [sp, #96]
  4024a8:	bl	402150 <fprintf@plt>
  4024ac:	ldr	x3, [sp, #96]
  4024b0:	add	x24, x24, #0x4
  4024b4:	cmp	x24, #0x3c
  4024b8:	b.ne	402474 <ferror@plt+0x2f4>  // b.any
  4024bc:	ldr	x1, [x19, #784]
  4024c0:	mov	w0, #0xa                   	// #10
  4024c4:	bl	401d40 <fputc@plt>
  4024c8:	mov	w0, #0x1                   	// #1
  4024cc:	bl	401c70 <exit@plt>
  4024d0:	cmp	w0, #0x46
  4024d4:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4024d8:	ldrb	w0, [sp, #228]
  4024dc:	orr	w0, w0, #0x4
  4024e0:	strb	w0, [sp, #228]
  4024e4:	b	402250 <ferror@plt+0xd0>
  4024e8:	cmp	w0, #0x64
  4024ec:	b.ne	40252c <ferror@plt+0x3ac>  // b.any
  4024f0:	ldrb	w0, [sp, #228]
  4024f4:	orr	w0, w0, #0x1
  4024f8:	strb	w0, [sp, #228]
  4024fc:	b	402250 <ferror@plt+0xd0>
  402500:	cmp	w0, #0x72
  402504:	b.eq	402840 <ferror@plt+0x6c0>  // b.none
  402508:	b.gt	4027d4 <ferror@plt+0x654>
  40250c:	cmp	w0, #0x70
  402510:	b.eq	402850 <ferror@plt+0x6d0>  // b.none
  402514:	cmp	w0, #0x71
  402518:	b.ne	402798 <ferror@plt+0x618>  // b.any
  40251c:	ldrb	w0, [sp, #228]
  402520:	orr	w0, w0, #0x2
  402524:	strb	w0, [sp, #228]
  402528:	b	402250 <ferror@plt+0xd0>
  40252c:	cmp	w0, #0x68
  402530:	b.ne	4027f0 <ferror@plt+0x670>  // b.any
  402534:	adrp	x3, 418000 <ferror@plt+0x15e80>
  402538:	mov	w2, #0x5                   	// #5
  40253c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402540:	mov	x0, #0x0                   	// #0
  402544:	ldr	x19, [x3, #800]
  402548:	add	x1, x1, #0x30
  40254c:	bl	4020a0 <dcgettext@plt>
  402550:	mov	x1, x19
  402554:	bl	401c60 <fputs@plt>
  402558:	mov	w2, #0x5                   	// #5
  40255c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402560:	mov	x0, #0x0                   	// #0
  402564:	add	x1, x1, #0x40
  402568:	bl	4020a0 <dcgettext@plt>
  40256c:	mov	x1, x0
  402570:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402574:	mov	x0, x19
  402578:	ldr	x2, [x2, #808]
  40257c:	bl	402150 <fprintf@plt>
  402580:	mov	x1, x19
  402584:	mov	w0, #0xa                   	// #10
  402588:	bl	401d40 <fputc@plt>
  40258c:	mov	w2, #0x5                   	// #5
  402590:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402594:	mov	x0, #0x0                   	// #0
  402598:	add	x1, x1, #0x50
  40259c:	bl	4020a0 <dcgettext@plt>
  4025a0:	mov	x1, x19
  4025a4:	bl	401c60 <fputs@plt>
  4025a8:	mov	w2, #0x5                   	// #5
  4025ac:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4025b0:	mov	x0, #0x0                   	// #0
  4025b4:	add	x1, x1, #0x70
  4025b8:	bl	4020a0 <dcgettext@plt>
  4025bc:	mov	x1, x19
  4025c0:	bl	401c60 <fputs@plt>
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4025cc:	mov	x0, #0x0                   	// #0
  4025d0:	add	x1, x1, #0x80
  4025d4:	bl	4020a0 <dcgettext@plt>
  4025d8:	mov	x1, x19
  4025dc:	bl	401c60 <fputs@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4025e8:	mov	x0, #0x0                   	// #0
  4025ec:	add	x1, x1, #0xb0
  4025f0:	bl	4020a0 <dcgettext@plt>
  4025f4:	mov	x1, x19
  4025f8:	bl	401c60 <fputs@plt>
  4025fc:	mov	w2, #0x5                   	// #5
  402600:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402604:	mov	x0, #0x0                   	// #0
  402608:	add	x1, x1, #0xe0
  40260c:	bl	4020a0 <dcgettext@plt>
  402610:	mov	x1, x19
  402614:	bl	401c60 <fputs@plt>
  402618:	mov	w2, #0x5                   	// #5
  40261c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402620:	mov	x0, #0x0                   	// #0
  402624:	add	x1, x1, #0x118
  402628:	bl	4020a0 <dcgettext@plt>
  40262c:	mov	x1, x19
  402630:	bl	401c60 <fputs@plt>
  402634:	mov	w2, #0x5                   	// #5
  402638:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40263c:	mov	x0, #0x0                   	// #0
  402640:	add	x1, x1, #0x148
  402644:	bl	4020a0 <dcgettext@plt>
  402648:	mov	x1, x19
  40264c:	bl	401c60 <fputs@plt>
  402650:	mov	w2, #0x5                   	// #5
  402654:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402658:	mov	x0, #0x0                   	// #0
  40265c:	add	x1, x1, #0x180
  402660:	bl	4020a0 <dcgettext@plt>
  402664:	mov	x1, x19
  402668:	bl	401c60 <fputs@plt>
  40266c:	mov	w2, #0x5                   	// #5
  402670:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402674:	mov	x0, #0x0                   	// #0
  402678:	add	x1, x1, #0x1b8
  40267c:	bl	4020a0 <dcgettext@plt>
  402680:	mov	x1, x19
  402684:	bl	401c60 <fputs@plt>
  402688:	mov	w2, #0x5                   	// #5
  40268c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402690:	mov	x0, #0x0                   	// #0
  402694:	add	x1, x1, #0x1f0
  402698:	bl	4020a0 <dcgettext@plt>
  40269c:	mov	x1, x19
  4026a0:	bl	401c60 <fputs@plt>
  4026a4:	mov	w2, #0x5                   	// #5
  4026a8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4026ac:	mov	x0, #0x0                   	// #0
  4026b0:	add	x1, x1, #0x228
  4026b4:	bl	4020a0 <dcgettext@plt>
  4026b8:	mov	x1, x19
  4026bc:	bl	401c60 <fputs@plt>
  4026c0:	mov	w2, #0x5                   	// #5
  4026c4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4026c8:	mov	x0, #0x0                   	// #0
  4026cc:	add	x1, x1, #0x268
  4026d0:	bl	4020a0 <dcgettext@plt>
  4026d4:	mov	x1, x19
  4026d8:	bl	401c60 <fputs@plt>
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4026e4:	mov	x0, #0x0                   	// #0
  4026e8:	add	x1, x1, #0x2a8
  4026ec:	bl	4020a0 <dcgettext@plt>
  4026f0:	mov	x1, x19
  4026f4:	bl	401c60 <fputs@plt>
  4026f8:	mov	w2, #0x5                   	// #5
  4026fc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402700:	mov	x0, #0x0                   	// #0
  402704:	add	x1, x1, #0x2d8
  402708:	bl	4020a0 <dcgettext@plt>
  40270c:	mov	x1, x19
  402710:	bl	401c60 <fputs@plt>
  402714:	mov	x1, x19
  402718:	mov	w0, #0xa                   	// #10
  40271c:	bl	401d40 <fputc@plt>
  402720:	mov	w2, #0x5                   	// #5
  402724:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402728:	mov	x0, #0x0                   	// #0
  40272c:	add	x1, x1, #0x308
  402730:	bl	4020a0 <dcgettext@plt>
  402734:	mov	x19, x0
  402738:	mov	w2, #0x5                   	// #5
  40273c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402740:	mov	x0, #0x0                   	// #0
  402744:	add	x1, x1, #0x320
  402748:	bl	4020a0 <dcgettext@plt>
  40274c:	mov	x4, x0
  402750:	adrp	x3, 406000 <ferror@plt+0x3e80>
  402754:	add	x3, x3, #0x330
  402758:	mov	x2, x19
  40275c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402760:	adrp	x0, 406000 <ferror@plt+0x3e80>
  402764:	add	x1, x1, #0x340
  402768:	add	x0, x0, #0x350
  40276c:	bl	402110 <printf@plt>
  402770:	mov	w2, #0x5                   	// #5
  402774:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	add	x1, x1, #0x368
  402780:	bl	4020a0 <dcgettext@plt>
  402784:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402788:	add	x1, x1, #0x388
  40278c:	bl	402110 <printf@plt>
  402790:	mov	w0, #0x0                   	// #0
  402794:	bl	401c70 <exit@plt>
  402798:	cmp	w0, #0x6e
  40279c:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4027a0:	adrp	x3, 418000 <ferror@plt+0x15e80>
  4027a4:	mov	x1, x27
  4027a8:	mov	w2, #0x5                   	// #5
  4027ac:	mov	x0, #0x0                   	// #0
  4027b0:	ldr	x3, [x3, #792]
  4027b4:	str	x3, [sp, #120]
  4027b8:	bl	4020a0 <dcgettext@plt>
  4027bc:	mov	x1, x0
  4027c0:	ldr	x3, [sp, #120]
  4027c4:	mov	x0, x3
  4027c8:	bl	404760 <ferror@plt+0x25e0>
  4027cc:	str	w0, [sp, #136]
  4027d0:	b	402250 <ferror@plt+0xd0>
  4027d4:	cmp	w0, #0x73
  4027d8:	b.ne	402828 <ferror@plt+0x6a8>  // b.any
  4027dc:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4027e0:	mov	w1, #0x1                   	// #1
  4027e4:	str	w1, [sp, #108]
  4027e8:	ldr	x26, [x0, #792]
  4027ec:	b	402250 <ferror@plt+0xd0>
  4027f0:	cmp	w0, #0x56
  4027f4:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402800:	mov	x0, #0x0                   	// #0
  402804:	add	x1, x1, #0x8
  402808:	bl	4020a0 <dcgettext@plt>
  40280c:	adrp	x1, 418000 <ferror@plt+0x15e80>
  402810:	adrp	x2, 406000 <ferror@plt+0x3e80>
  402814:	add	x2, x2, #0x18
  402818:	ldr	x1, [x1, #808]
  40281c:	bl	402110 <printf@plt>
  402820:	mov	w0, #0x0                   	// #0
  402824:	bl	401c70 <exit@plt>
  402828:	cmp	w0, #0x74
  40282c:	b.ne	402a3c <ferror@plt+0x8bc>  // b.any
  402830:	mov	w19, #0x2                   	// #2
  402834:	b	402250 <ferror@plt+0xd0>
  402838:	mov	w25, #0x1                   	// #1
  40283c:	b	402250 <ferror@plt+0xd0>
  402840:	mov	w19, #0x3                   	// #3
  402844:	b	402250 <ferror@plt+0xd0>
  402848:	add	w28, w28, #0x1
  40284c:	b	402250 <ferror@plt+0xd0>
  402850:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402854:	ldr	x0, [x0, #792]
  402858:	str	x0, [sp, #96]
  40285c:	b	402250 <ferror@plt+0xd0>
  402860:	adrp	x3, 418000 <ferror@plt+0x15e80>
  402864:	mov	w2, #0x5                   	// #5
  402868:	ldr	x1, [sp, #112]
  40286c:	mov	x0, #0x0                   	// #0
  402870:	ldr	x3, [x3, #792]
  402874:	str	x3, [sp, #120]
  402878:	bl	4020a0 <dcgettext@plt>
  40287c:	mov	x1, x0
  402880:	ldr	x3, [sp, #120]
  402884:	mov	x0, x3
  402888:	bl	404760 <ferror@plt+0x25e0>
  40288c:	str	w0, [sp, #224]
  402890:	b	402250 <ferror@plt+0xd0>
  402894:	mov	x0, x26
  402898:	add	x2, sp, #0x280
  40289c:	add	x5, sp, #0x98
  4028a0:	add	x4, sp, #0x88
  4028a4:	add	w1, w19, #0x2
  4028a8:	mov	x3, #0x400                 	// #1024
  4028ac:	bl	403898 <ferror@plt+0x1718>
  4028b0:	mov	w20, w0
  4028b4:	tbnz	w0, #31, 402aa0 <ferror@plt+0x920>
  4028b8:	cmp	w19, #0x2
  4028bc:	b.ne	402914 <ferror@plt+0x794>  // b.any
  4028c0:	cmp	w0, #0x14
  4028c4:	b.ne	402a9c <ferror@plt+0x91c>  // b.any
  4028c8:	add	x0, sp, #0x280
  4028cc:	add	x1, sp, #0x200
  4028d0:	bl	401c90 <uuid_unparse@plt>
  4028d4:	mov	w19, #0x0                   	// #0
  4028d8:	ldr	w3, [sp, #136]
  4028dc:	mov	w4, #0x5                   	// #5
  4028e0:	adrp	x2, 406000 <ferror@plt+0x3e80>
  4028e4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4028e8:	sub	w3, w3, #0x1
  4028ec:	add	x2, x2, #0x478
  4028f0:	add	x1, x1, #0x498
  4028f4:	mov	x0, #0x0                   	// #0
  4028f8:	sxtw	x3, w3
  4028fc:	bl	402040 <dcngettext@plt>
  402900:	ldr	w2, [sp, #136]
  402904:	add	x1, sp, #0x200
  402908:	sub	w2, w2, #0x1
  40290c:	bl	402110 <printf@plt>
  402910:	b	402984 <ferror@plt+0x804>
  402914:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402918:	add	x1, x1, #0x4b8
  40291c:	mov	w2, #0x5                   	// #5
  402920:	mov	x0, #0x0                   	// #0
  402924:	bl	4020a0 <dcgettext@plt>
  402928:	bl	402110 <printf@plt>
  40292c:	ldrsw	x0, [sp, #136]
  402930:	lsl	w0, w0, #4
  402934:	add	w0, w0, #0x4
  402938:	cmp	w0, w20
  40293c:	b.ne	402a98 <ferror@plt+0x918>  // b.any
  402940:	adrp	x21, 406000 <ferror@plt+0x3e80>
  402944:	add	x19, sp, #0x284
  402948:	add	x21, x21, #0x4c8
  40294c:	mov	w20, #0x0                   	// #0
  402950:	b	402974 <ferror@plt+0x7f4>
  402954:	mov	x0, x19
  402958:	add	x1, sp, #0x200
  40295c:	bl	401c90 <uuid_unparse@plt>
  402960:	add	w20, w20, #0x1
  402964:	add	x19, x19, #0x10
  402968:	add	x1, sp, #0x200
  40296c:	mov	x0, x21
  402970:	bl	402110 <printf@plt>
  402974:	ldr	w0, [sp, #136]
  402978:	cmp	w0, w20
  40297c:	b.gt	402954 <ferror@plt+0x7d4>
  402980:	mov	w19, #0x0                   	// #0
  402984:	mov	w0, w19
  402988:	ldp	x29, x30, [sp]
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x21, x22, [sp, #32]
  402994:	ldp	x23, x24, [sp, #48]
  402998:	ldp	x25, x26, [sp, #64]
  40299c:	ldp	x27, x28, [sp, #80]
  4029a0:	add	sp, sp, #0x680
  4029a4:	ret
  4029a8:	mov	w1, w19
  4029ac:	mov	x0, x26
  4029b0:	add	x2, sp, #0x280
  4029b4:	add	x5, sp, #0x98
  4029b8:	mov	x4, #0x0                   	// #0
  4029bc:	mov	x3, #0x10                  	// #16
  4029c0:	bl	403898 <ferror@plt+0x1718>
  4029c4:	tbnz	w0, #31, 402aa0 <ferror@plt+0x920>
  4029c8:	cmp	w0, #0x10
  4029cc:	b.ne	402a9c <ferror@plt+0x91c>  // b.any
  4029d0:	add	x1, sp, #0x200
  4029d4:	add	x0, sp, #0x280
  4029d8:	bl	401c90 <uuid_unparse@plt>
  4029dc:	mov	w19, #0x0                   	// #0
  4029e0:	add	x0, sp, #0x200
  4029e4:	bl	401f30 <puts@plt>
  4029e8:	b	402984 <ferror@plt+0x804>
  4029ec:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4029f0:	add	x1, x1, #0x3f8
  4029f4:	mov	w2, #0x5                   	// #5
  4029f8:	mov	x0, #0x0                   	// #0
  4029fc:	bl	4020a0 <dcgettext@plt>
  402a00:	bl	402080 <warnx@plt>
  402a04:	b	402368 <ferror@plt+0x1e8>
  402a08:	sub	w0, w4, #0x21
  402a0c:	cmp	w0, #0x5d
  402a10:	b.hi	4024b0 <ferror@plt+0x330>  // b.pmore
  402a14:	ldr	x0, [x19, #784]
  402a18:	mov	w2, w4
  402a1c:	add	x1, x23, #0xfc8
  402a20:	str	x3, [sp, #96]
  402a24:	bl	402150 <fprintf@plt>
  402a28:	ldr	x3, [sp, #96]
  402a2c:	b	4024b0 <ferror@plt+0x330>
  402a30:	cbz	w1, 402a74 <ferror@plt+0x8f4>
  402a34:	mov	w19, #0x1                   	// #1
  402a38:	b	402984 <ferror@plt+0x804>
  402a3c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402a48:	add	x1, x1, #0x398
  402a4c:	ldr	x19, [x0, #784]
  402a50:	mov	x0, #0x0                   	// #0
  402a54:	bl	4020a0 <dcgettext@plt>
  402a58:	mov	x1, x0
  402a5c:	adrp	x2, 418000 <ferror@plt+0x15e80>
  402a60:	mov	x0, x19
  402a64:	ldr	x2, [x2, #808]
  402a68:	bl	402150 <fprintf@plt>
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	bl	401c70 <exit@plt>
  402a74:	mov	w2, #0x5                   	// #5
  402a78:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402a7c:	mov	x0, #0x0                   	// #0
  402a80:	add	x1, x1, #0x4d0
  402a84:	bl	4020a0 <dcgettext@plt>
  402a88:	mov	w19, #0x1                   	// #1
  402a8c:	mov	w1, w20
  402a90:	bl	401f70 <warn@plt>
  402a94:	b	402984 <ferror@plt+0x804>
  402a98:	mov	w0, w20
  402a9c:	bl	403688 <ferror@plt+0x1508>
  402aa0:	mov	w2, #0x5                   	// #5
  402aa4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402aa8:	mov	x0, #0x0                   	// #0
  402aac:	add	x1, x1, #0x440
  402ab0:	bl	4020a0 <dcgettext@plt>
  402ab4:	mov	x19, x0
  402ab8:	ldr	x2, [sp, #152]
  402abc:	cbz	x2, 402acc <ferror@plt+0x94c>
  402ac0:	mov	x1, x19
  402ac4:	mov	w0, #0x1                   	// #1
  402ac8:	bl	402160 <err@plt>
  402acc:	mov	w2, #0x5                   	// #5
  402ad0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402ad4:	mov	x0, #0x0                   	// #0
  402ad8:	add	x1, x1, #0x460
  402adc:	bl	4020a0 <dcgettext@plt>
  402ae0:	mov	x2, x0
  402ae4:	b	402ac0 <ferror@plt+0x940>
  402ae8:	ldrb	w19, [sp, #228]
  402aec:	str	wzr, [sp, #144]
  402af0:	tbz	w19, #3, 403180 <ferror@plt+0x1000>
  402af4:	mov	w0, #0x0                   	// #0
  402af8:	bl	401e10 <sd_listen_fds@plt>
  402afc:	mov	w20, w0
  402b00:	cmp	w0, #0x0
  402b04:	b.lt	403150 <ferror@plt+0xfd0>  // b.tstop
  402b08:	b.eq	403264 <ferror@plt+0x10e4>  // b.none
  402b0c:	cmp	w20, #0x1
  402b10:	b.eq	402b58 <ferror@plt+0x9d8>  // b.none
  402b14:	mov	w2, #0x5                   	// #5
  402b18:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402b1c:	mov	x0, #0x0                   	// #0
  402b20:	add	x1, x1, #0x6e8
  402b24:	bl	4020a0 <dcgettext@plt>
  402b28:	mov	x1, x0
  402b2c:	mov	w0, #0x1                   	// #1
  402b30:	bl	4020d0 <errx@plt>
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402b3c:	mov	x0, #0x0                   	// #0
  402b40:	add	x1, x1, #0x3d8
  402b44:	bl	4020a0 <dcgettext@plt>
  402b48:	mov	x1, x0
  402b4c:	mov	x2, x26
  402b50:	mov	w0, #0x1                   	// #1
  402b54:	bl	4020d0 <errx@plt>
  402b58:	add	x22, sp, #0x180
  402b5c:	mov	w21, #0x3                   	// #3
  402b60:	mov	x0, x22
  402b64:	bl	401e30 <sigemptyset@plt>
  402b68:	mov	w1, #0x1                   	// #1
  402b6c:	mov	x0, x22
  402b70:	bl	4020e0 <sigaddset@plt>
  402b74:	mov	w1, #0x2                   	// #2
  402b78:	mov	x0, x22
  402b7c:	bl	4020e0 <sigaddset@plt>
  402b80:	mov	w1, #0xf                   	// #15
  402b84:	mov	x0, x22
  402b88:	bl	4020e0 <sigaddset@plt>
  402b8c:	mov	w1, #0xe                   	// #14
  402b90:	mov	x0, x22
  402b94:	bl	4020e0 <sigaddset@plt>
  402b98:	mov	w1, #0xd                   	// #13
  402b9c:	mov	x0, x22
  402ba0:	bl	4020e0 <sigaddset@plt>
  402ba4:	mov	x1, x22
  402ba8:	mov	x2, #0x0                   	// #0
  402bac:	mov	w0, #0x0                   	// #0
  402bb0:	bl	401cc0 <sigprocmask@plt>
  402bb4:	mov	x1, x22
  402bb8:	mov	w2, #0x0                   	// #0
  402bbc:	mov	w0, #0xffffffff            	// #-1
  402bc0:	bl	401ca0 <signalfd@plt>
  402bc4:	mov	w23, w0
  402bc8:	tbnz	w0, #31, 402cac <ferror@plt+0xb2c>
  402bcc:	adrp	x24, 406000 <ferror@plt+0x3e80>
  402bd0:	and	w22, w19, #0x1
  402bd4:	add	x25, sp, #0x284
  402bd8:	add	x24, x24, #0x4c8
  402bdc:	mov	w0, #0x19                  	// #25
  402be0:	str	w23, [sp, #192]
  402be4:	strh	w0, [sp, #196]
  402be8:	str	w21, [sp, #200]
  402bec:	strh	w0, [sp, #204]
  402bf0:	ldr	w19, [sp, #224]
  402bf4:	mov	w2, #0x3e8                 	// #1000
  402bf8:	add	x0, sp, #0xc0
  402bfc:	mov	x1, #0x2                   	// #2
  402c00:	cmp	w19, #0x0
  402c04:	mul	w2, w19, w2
  402c08:	csinv	w2, w2, wzr, ne  // ne = any
  402c0c:	bl	401e00 <poll@plt>
  402c10:	cmp	w0, #0x0
  402c14:	b.lt	402c74 <ferror@plt+0xaf4>  // b.tstop
  402c18:	b.ne	402c20 <ferror@plt+0xaa0>  // b.any
  402c1c:	cbnz	w22, 403284 <ferror@plt+0x1104>
  402c20:	ldrsh	w0, [sp, #198]
  402c24:	cbnz	w0, 402d10 <ferror@plt+0xb90>
  402c28:	ldrsh	w0, [sp, #206]
  402c2c:	cbz	w0, 402bf0 <ferror@plt+0xa70>
  402c30:	mov	w3, #0x6e                  	// #110
  402c34:	add	x2, sp, #0x8c
  402c38:	add	x1, sp, #0x110
  402c3c:	mov	w0, w21
  402c40:	str	w3, [sp, #140]
  402c44:	bl	401ea0 <accept@plt>
  402c48:	mov	w20, w0
  402c4c:	tbz	w0, #31, 402ccc <ferror@plt+0xb4c>
  402c50:	bl	402130 <__errno_location@plt>
  402c54:	ldr	w0, [x0]
  402c58:	cmp	w0, #0xb
  402c5c:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  402c60:	b.eq	402bf0 <ferror@plt+0xa70>  // b.none
  402c64:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	add	x1, x1, #0x780
  402c70:	bl	402160 <err@plt>
  402c74:	bl	402130 <__errno_location@plt>
  402c78:	ldr	w0, [x0]
  402c7c:	cmp	w0, #0xb
  402c80:	b.eq	402bf0 <ferror@plt+0xa70>  // b.none
  402c84:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402c88:	add	x1, x1, #0x740
  402c8c:	mov	w2, #0x5                   	// #5
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	bl	4020a0 <dcgettext@plt>
  402c98:	bl	401f70 <warn@plt>
  402c9c:	ldr	x0, [sp, #208]
  402ca0:	add	x1, sp, #0xd8
  402ca4:	mov	w2, #0x1                   	// #1
  402ca8:	bl	403ba8 <ferror@plt+0x1a28>
  402cac:	mov	w2, #0x5                   	// #5
  402cb0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cb4:	mov	x0, #0x0                   	// #0
  402cb8:	add	x1, x1, #0x720
  402cbc:	bl	4020a0 <dcgettext@plt>
  402cc0:	mov	x1, x0
  402cc4:	mov	w0, #0x1                   	// #1
  402cc8:	bl	402160 <err@plt>
  402ccc:	add	x1, sp, #0x87
  402cd0:	mov	x2, #0x1                   	// #1
  402cd4:	bl	402090 <read@plt>
  402cd8:	mov	x19, x0
  402cdc:	cmp	w0, #0x1
  402ce0:	b.eq	402d80 <ferror@plt+0xc00>  // b.none
  402ce4:	tbnz	w0, #31, 402d64 <ferror@plt+0xbe4>
  402ce8:	mov	w2, #0x5                   	// #5
  402cec:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402cf0:	mov	x0, #0x0                   	// #0
  402cf4:	add	x1, x1, #0x798
  402cf8:	bl	4020a0 <dcgettext@plt>
  402cfc:	mov	w1, w19
  402d00:	bl	402080 <warnx@plt>
  402d04:	mov	w0, w20
  402d08:	bl	401ed0 <close@plt>
  402d0c:	b	402bf0 <ferror@plt+0xa70>
  402d10:	add	x1, sp, #0x200
  402d14:	mov	w0, w23
  402d18:	mov	x2, #0x80                  	// #128
  402d1c:	bl	402090 <read@plt>
  402d20:	cmp	x0, #0x80
  402d24:	b.eq	402e04 <ferror@plt+0xc84>  // b.none
  402d28:	bl	402130 <__errno_location@plt>
  402d2c:	ldr	w0, [x0]
  402d30:	cmp	w0, #0xb
  402d34:	b.eq	402c28 <ferror@plt+0xaa8>  // b.none
  402d38:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d3c:	add	x1, x1, #0x768
  402d40:	mov	w2, #0x5                   	// #5
  402d44:	mov	x0, #0x0                   	// #0
  402d48:	bl	4020a0 <dcgettext@plt>
  402d4c:	bl	401f70 <warn@plt>
  402d50:	str	wzr, [sp, #512]
  402d54:	ldr	x0, [sp, #208]
  402d58:	add	x1, sp, #0xd8
  402d5c:	mov	w2, #0x0                   	// #0
  402d60:	bl	403ba8 <ferror@plt+0x1a28>
  402d64:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402d68:	add	x1, x1, #0x788
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	mov	x0, #0x0                   	// #0
  402d74:	bl	4020a0 <dcgettext@plt>
  402d78:	bl	401f70 <warn@plt>
  402d7c:	b	402d04 <ferror@plt+0xb84>
  402d80:	ldrb	w0, [sp, #135]
  402d84:	sub	w0, w0, #0x4
  402d88:	and	w0, w0, #0xff
  402d8c:	cmp	w0, #0x1
  402d90:	b.ls	403024 <ferror@plt+0xea4>  // b.plast
  402d94:	cbnz	w22, 402f84 <ferror@plt+0xe04>
  402d98:	ldrsb	w0, [sp, #135]
  402d9c:	cmp	w0, #0x3
  402da0:	b.eq	402ea4 <ferror@plt+0xd24>  // b.none
  402da4:	b.gt	402e54 <ferror@plt+0xcd4>
  402da8:	cmp	w0, #0x1
  402dac:	b.eq	402e44 <ferror@plt+0xcc4>  // b.none
  402db0:	cmp	w0, #0x2
  402db4:	b.ne	402e14 <ferror@plt+0xc94>  // b.any
  402db8:	mov	w2, #0x1                   	// #1
  402dbc:	add	x1, sp, #0x94
  402dc0:	add	x0, sp, #0xb0
  402dc4:	str	w2, [sp, #148]
  402dc8:	bl	401d50 <__uuid_generate_time@plt>
  402dcc:	mov	w2, #0x10                  	// #16
  402dd0:	str	w2, [sp, #144]
  402dd4:	add	x2, sp, #0x220
  402dd8:	ldp	x0, x1, [sp, #176]
  402ddc:	stp	x0, x1, [x2, #96]
  402de0:	add	x1, sp, #0x90
  402de4:	mov	w0, w20
  402de8:	mov	x2, #0x4                   	// #4
  402dec:	bl	4036c0 <ferror@plt+0x1540>
  402df0:	ldrsw	x2, [sp, #144]
  402df4:	add	x1, sp, #0x280
  402df8:	mov	w0, w20
  402dfc:	bl	4036c0 <ferror@plt+0x1540>
  402e00:	b	402d04 <ferror@plt+0xb84>
  402e04:	ldr	w0, [sp, #512]
  402e08:	cmp	w0, #0xd
  402e0c:	b.eq	402c28 <ferror@plt+0xaa8>  // b.none
  402e10:	b	402d54 <ferror@plt+0xbd4>
  402e14:	cbnz	w0, 402d04 <ferror@plt+0xb84>
  402e18:	bl	401dc0 <getpid@plt>
  402e1c:	mov	w2, w0
  402e20:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402e24:	add	x1, x1, #0x7e8
  402e28:	add	x0, sp, #0x280
  402e2c:	bl	401d20 <sprintf@plt>
  402e30:	add	x0, sp, #0x280
  402e34:	bl	401c50 <strlen@plt>
  402e38:	add	w0, w0, #0x1
  402e3c:	str	w0, [sp, #144]
  402e40:	b	402de0 <ferror@plt+0xc60>
  402e44:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402e48:	mov	w2, #0x5                   	// #5
  402e4c:	add	x1, x1, #0x7e8
  402e50:	b	402e28 <ferror@plt+0xca8>
  402e54:	cmp	w0, #0x4
  402e58:	b.eq	402f58 <ferror@plt+0xdd8>  // b.none
  402e5c:	cmp	w0, #0x5
  402e60:	b.ne	402d04 <ferror@plt+0xb84>  // b.any
  402e64:	ldr	w0, [sp, #148]
  402e68:	tbnz	w0, #31, 402f4c <ferror@plt+0xdcc>
  402e6c:	cmp	w0, #0x3e8
  402e70:	b.le	402f38 <ferror@plt+0xdb8>
  402e74:	mov	w0, #0x3f                  	// #63
  402e78:	str	w0, [sp, #148]
  402e7c:	add	x1, sp, #0x94
  402e80:	mov	x0, x25
  402e84:	bl	402070 <__uuid_generate_random@plt>
  402e88:	cbnz	w22, 402ebc <ferror@plt+0xd3c>
  402e8c:	ldr	w0, [sp, #148]
  402e90:	lsl	w1, w0, #4
  402e94:	str	w0, [sp, #640]
  402e98:	add	w0, w1, #0x4
  402e9c:	str	w0, [sp, #144]
  402ea0:	b	402de0 <ferror@plt+0xc60>
  402ea4:	mov	w2, #0x1                   	// #1
  402ea8:	add	x1, sp, #0x94
  402eac:	add	x0, sp, #0xb0
  402eb0:	str	w2, [sp, #148]
  402eb4:	bl	402070 <__uuid_generate_random@plt>
  402eb8:	b	402dcc <ferror@plt+0xc4c>
  402ebc:	ldrsw	x3, [sp, #148]
  402ec0:	adrp	x19, 418000 <ferror@plt+0x15e80>
  402ec4:	mov	w4, #0x5                   	// #5
  402ec8:	adrp	x2, 406000 <ferror@plt+0x3e80>
  402ecc:	ldr	x26, [x19, #784]
  402ed0:	add	x2, x2, #0x840
  402ed4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402ed8:	mov	x0, #0x0                   	// #0
  402edc:	add	x1, x1, #0x858
  402ee0:	bl	402040 <dcngettext@plt>
  402ee4:	ldr	w2, [sp, #148]
  402ee8:	mov	x1, x0
  402eec:	add	x19, x19, #0x310
  402ef0:	mov	x0, x26
  402ef4:	mov	w27, #0x0                   	// #0
  402ef8:	mov	x26, x25
  402efc:	bl	402150 <fprintf@plt>
  402f00:	b	402f28 <ferror@plt+0xda8>
  402f04:	mov	x0, x26
  402f08:	add	x1, sp, #0xe8
  402f0c:	bl	401c90 <uuid_unparse@plt>
  402f10:	add	w27, w27, #0x1
  402f14:	ldr	x0, [x19]
  402f18:	add	x2, sp, #0xe8
  402f1c:	mov	x1, x24
  402f20:	add	x26, x26, #0x10
  402f24:	bl	402150 <fprintf@plt>
  402f28:	ldr	w0, [sp, #148]
  402f2c:	cmp	w27, w0
  402f30:	b.lt	402f04 <ferror@plt+0xd84>  // b.tstop
  402f34:	b	402e90 <ferror@plt+0xd10>
  402f38:	ldrsw	x0, [sp, #148]
  402f3c:	lsl	x0, x0, #4
  402f40:	cmp	x0, #0x3fc
  402f44:	b.ls	402e7c <ferror@plt+0xcfc>  // b.plast
  402f48:	b	402e74 <ferror@plt+0xcf4>
  402f4c:	mov	w0, #0x1                   	// #1
  402f50:	str	w0, [sp, #148]
  402f54:	b	402e7c <ferror@plt+0xcfc>
  402f58:	add	x1, sp, #0x94
  402f5c:	add	x0, sp, #0xb0
  402f60:	bl	401d50 <__uuid_generate_time@plt>
  402f64:	mov	w1, #0x14                  	// #20
  402f68:	str	w1, [sp, #144]
  402f6c:	add	x1, sp, #0x220
  402f70:	ldr	w0, [sp, #148]
  402f74:	ldp	x2, x3, [sp, #176]
  402f78:	stp	x2, x3, [x1, #96]
  402f7c:	str	w0, [sp, #656]
  402f80:	b	402de0 <ferror@plt+0xc60>
  402f84:	adrp	x19, 418000 <ferror@plt+0x15e80>
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  402f90:	mov	x0, #0x0                   	// #0
  402f94:	ldr	x26, [x19, #784]
  402f98:	add	x1, x1, #0x880
  402f9c:	bl	4020a0 <dcgettext@plt>
  402fa0:	add	x19, x19, #0x310
  402fa4:	ldrsb	w2, [sp, #135]
  402fa8:	mov	x1, x0
  402fac:	mov	x0, x26
  402fb0:	bl	402150 <fprintf@plt>
  402fb4:	ldrsb	w0, [sp, #135]
  402fb8:	cmp	w0, #0x3
  402fbc:	b.eq	4030bc <ferror@plt+0xf3c>  // b.none
  402fc0:	b.gt	4030a8 <ferror@plt+0xf28>
  402fc4:	cmp	w0, #0x1
  402fc8:	b.eq	402e44 <ferror@plt+0xcc4>  // b.none
  402fcc:	cmp	w0, #0x2
  402fd0:	b.ne	403078 <ferror@plt+0xef8>  // b.any
  402fd4:	mov	w2, #0x1                   	// #1
  402fd8:	add	x0, sp, #0xb0
  402fdc:	add	x1, sp, #0x94
  402fe0:	str	w2, [sp, #148]
  402fe4:	bl	401d50 <__uuid_generate_time@plt>
  402fe8:	cbz	w22, 402dcc <ferror@plt+0xc4c>
  402fec:	add	x1, sp, #0xe8
  402ff0:	add	x0, sp, #0xb0
  402ff4:	bl	401c90 <uuid_unparse@plt>
  402ff8:	ldr	x19, [x19]
  402ffc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403000:	add	x1, x1, #0x7f0
  403004:	mov	w2, #0x5                   	// #5
  403008:	mov	x0, #0x0                   	// #0
  40300c:	bl	4020a0 <dcgettext@plt>
  403010:	add	x2, sp, #0xe8
  403014:	mov	x1, x0
  403018:	mov	x0, x19
  40301c:	bl	402150 <fprintf@plt>
  403020:	b	402dcc <ferror@plt+0xc4c>
  403024:	add	x1, sp, #0x94
  403028:	mov	w0, w20
  40302c:	mov	x2, #0x4                   	// #4
  403030:	bl	4037a8 <ferror@plt+0x1628>
  403034:	cmp	x0, #0x4
  403038:	b.ne	402d04 <ferror@plt+0xb84>  // b.any
  40303c:	cbz	w22, 402d98 <ferror@plt+0xc18>
  403040:	adrp	x19, 418000 <ferror@plt+0x15e80>
  403044:	mov	w2, #0x5                   	// #5
  403048:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40304c:	mov	x0, #0x0                   	// #0
  403050:	ldr	x26, [x19, #784]
  403054:	add	x1, x1, #0x7c0
  403058:	bl	4020a0 <dcgettext@plt>
  40305c:	add	x19, x19, #0x310
  403060:	ldrsb	w2, [sp, #135]
  403064:	mov	x1, x0
  403068:	ldr	w3, [sp, #148]
  40306c:	mov	x0, x26
  403070:	bl	402150 <fprintf@plt>
  403074:	b	402fb4 <ferror@plt+0xe34>
  403078:	cbz	w0, 402e18 <ferror@plt+0xc98>
  40307c:	mov	w2, #0x5                   	// #5
  403080:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403084:	mov	x0, #0x0                   	// #0
  403088:	add	x1, x1, #0x878
  40308c:	ldr	x19, [x19]
  403090:	bl	4020a0 <dcgettext@plt>
  403094:	ldrsb	w2, [sp, #135]
  403098:	mov	x1, x0
  40309c:	mov	x0, x19
  4030a0:	bl	402150 <fprintf@plt>
  4030a4:	b	402d04 <ferror@plt+0xb84>
  4030a8:	cmp	w0, #0x4
  4030ac:	b.eq	4030f0 <ferror@plt+0xf70>  // b.none
  4030b0:	cmp	w0, #0x5
  4030b4:	b.eq	402e64 <ferror@plt+0xce4>  // b.none
  4030b8:	b	40307c <ferror@plt+0xefc>
  4030bc:	mov	w2, #0x1                   	// #1
  4030c0:	add	x0, sp, #0xb0
  4030c4:	add	x1, sp, #0x94
  4030c8:	str	w2, [sp, #148]
  4030cc:	bl	402070 <__uuid_generate_random@plt>
  4030d0:	add	x1, sp, #0xe8
  4030d4:	add	x0, sp, #0xb0
  4030d8:	bl	401c90 <uuid_unparse@plt>
  4030dc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4030e0:	mov	w2, #0x5                   	// #5
  4030e4:	add	x1, x1, #0x890
  4030e8:	ldr	x19, [x19]
  4030ec:	b	403008 <ferror@plt+0xe88>
  4030f0:	add	x1, sp, #0x94
  4030f4:	add	x0, sp, #0xb0
  4030f8:	bl	401d50 <__uuid_generate_time@plt>
  4030fc:	cbz	w22, 402f64 <ferror@plt+0xde4>
  403100:	add	x0, sp, #0xb0
  403104:	add	x1, sp, #0xe8
  403108:	bl	401c90 <uuid_unparse@plt>
  40310c:	ldr	w3, [sp, #148]
  403110:	adrp	x2, 406000 <ferror@plt+0x3e80>
  403114:	add	x2, x2, #0x810
  403118:	mov	w4, #0x5                   	// #5
  40311c:	sub	w3, w3, #0x1
  403120:	mov	x1, x2
  403124:	mov	x0, #0x0                   	// #0
  403128:	sxtw	x3, w3
  40312c:	ldr	x19, [x19]
  403130:	bl	402040 <dcngettext@plt>
  403134:	ldr	w3, [sp, #148]
  403138:	mov	x1, x0
  40313c:	add	x2, sp, #0xe8
  403140:	mov	x0, x19
  403144:	sub	w3, w3, #0x1
  403148:	bl	402150 <fprintf@plt>
  40314c:	b	402f64 <ferror@plt+0xde4>
  403150:	bl	402130 <__errno_location@plt>
  403154:	mov	x3, x0
  403158:	neg	w20, w20
  40315c:	mov	w2, #0x5                   	// #5
  403160:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403164:	mov	x0, #0x0                   	// #0
  403168:	str	w20, [x3]
  40316c:	add	x1, x1, #0x688
  403170:	bl	4020a0 <dcgettext@plt>
  403174:	mov	x1, x0
  403178:	mov	w0, #0x1                   	// #1
  40317c:	bl	402160 <err@plt>
  403180:	mov	x3, #0x1e                  	// #30
  403184:	add	x22, sp, #0x180
  403188:	stp	xzr, xzr, [sp, #400]
  40318c:	adrp	x2, 403000 <ferror@plt+0xe80>
  403190:	mov	x1, x22
  403194:	add	x0, sp, #0xe8
  403198:	add	x2, x2, #0xb70
  40319c:	stp	xzr, xzr, [sp, #384]
  4031a0:	str	x3, [sp, #400]
  4031a4:	bl	403df0 <ferror@plt+0x1c70>
  4031a8:	cbnz	w0, 403424 <ferror@plt+0x12a4>
  4031ac:	ldr	x0, [sp, #96]
  4031b0:	cbz	x0, 40341c <ferror@plt+0x129c>
  4031b4:	mov	w2, #0x1b4                 	// #436
  4031b8:	mov	w1, #0x42                  	// #66
  4031bc:	bl	401df0 <open@plt>
  4031c0:	mov	w23, w0
  4031c4:	tbnz	w0, #31, 4032e8 <ferror@plt+0x1168>
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	str	w0, [sp, #272]
  4031d0:	add	x0, sp, #0x200
  4031d4:	ldr	x1, [sp, #96]
  4031d8:	str	x1, [sp, #208]
  4031dc:	stp	xzr, xzr, [x0, #-232]
  4031e0:	str	wzr, [sp, #296]
  4031e4:	b	4031fc <ferror@plt+0x107c>
  4031e8:	bl	402130 <__errno_location@plt>
  4031ec:	ldr	w0, [x0]
  4031f0:	cmp	w0, #0xb
  4031f4:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4031f8:	b.ne	4032c0 <ferror@plt+0x1140>  // b.any
  4031fc:	add	x2, sp, #0x110
  403200:	mov	w0, w23
  403204:	mov	w1, #0x7                   	// #7
  403208:	bl	402030 <fcntl@plt>
  40320c:	tbnz	w0, #31, 4031e8 <ferror@plt+0x1068>
  403210:	add	x2, sp, #0x280
  403214:	mov	x5, #0x0                   	// #0
  403218:	mov	x4, #0x0                   	// #0
  40321c:	mov	x3, #0x400                 	// #1024
  403220:	mov	w1, #0x0                   	// #0
  403224:	mov	x0, x26
  403228:	bl	403898 <ferror@plt+0x1718>
  40322c:	mov	w21, w0
  403230:	add	x0, sp, #0xe8
  403234:	bl	403ee8 <ferror@plt+0x1d68>
  403238:	cmp	w21, #0x0
  40323c:	b.le	40330c <ferror@plt+0x118c>
  403240:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  403244:	mov	w2, #0x5                   	// #5
  403248:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40324c:	mov	x0, #0x0                   	// #0
  403250:	add	x1, x1, #0x558
  403254:	bl	4020a0 <dcgettext@plt>
  403258:	add	x1, sp, #0x280
  40325c:	bl	402080 <warnx@plt>
  403260:	b	4032e0 <ferror@plt+0x1160>
  403264:	mov	w2, #0x5                   	// #5
  403268:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40326c:	mov	x0, #0x0                   	// #0
  403270:	add	x1, x1, #0x6a0
  403274:	bl	4020a0 <dcgettext@plt>
  403278:	mov	x1, x0
  40327c:	mov	w0, #0x1                   	// #1
  403280:	bl	4020d0 <errx@plt>
  403284:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403288:	mov	w2, #0x5                   	// #5
  40328c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403290:	add	x1, x1, #0x750
  403294:	ldr	x20, [x0, #784]
  403298:	mov	x0, #0x0                   	// #0
  40329c:	bl	4020a0 <dcgettext@plt>
  4032a0:	mov	x1, x0
  4032a4:	mov	w2, w19
  4032a8:	mov	x0, x20
  4032ac:	bl	402150 <fprintf@plt>
  4032b0:	ldr	x0, [sp, #208]
  4032b4:	add	x1, sp, #0xd8
  4032b8:	mov	w2, #0x0                   	// #0
  4032bc:	bl	403ba8 <ferror@plt+0x1a28>
  4032c0:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  4032c4:	mov	w2, #0x5                   	// #5
  4032c8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032cc:	mov	x0, #0x0                   	// #0
  4032d0:	add	x1, x1, #0x548
  4032d4:	bl	4020a0 <dcgettext@plt>
  4032d8:	ldr	x1, [sp, #96]
  4032dc:	bl	401f70 <warn@plt>
  4032e0:	mov	w0, #0x1                   	// #1
  4032e4:	bl	401c70 <exit@plt>
  4032e8:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  4032ec:	mov	w2, #0x5                   	// #5
  4032f0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4032f4:	mov	x0, #0x0                   	// #0
  4032f8:	add	x1, x1, #0x538
  4032fc:	bl	4020a0 <dcgettext@plt>
  403300:	ldr	x1, [sp, #96]
  403304:	bl	401f70 <warn@plt>
  403308:	b	4032e0 <ferror@plt+0x1160>
  40330c:	mov	w25, #0x5                   	// #5
  403310:	and	w24, w19, w25
  403314:	cmp	w24, w25
  403318:	mov	w1, #0x1                   	// #1
  40331c:	cset	w27, ne  // ne = any
  403320:	mov	w0, w1
  403324:	mov	w2, #0x0                   	// #0
  403328:	bl	402050 <socket@plt>
  40332c:	mov	w21, w0
  403330:	tbz	w0, #31, 403348 <ferror@plt+0x11c8>
  403334:	b	403454 <ferror@plt+0x12d4>
  403338:	mov	w0, w21
  40333c:	bl	401c80 <dup@plt>
  403340:	mov	w21, w0
  403344:	tbnz	w0, #31, 403444 <ferror@plt+0x12c4>
  403348:	cmp	w27, #0x0
  40334c:	ccmp	w21, #0x2, #0x0, ne  // ne = any
  403350:	b.le	403338 <ferror@plt+0x11b8>
  403354:	mov	w1, #0x1                   	// #1
  403358:	mov	x0, x26
  40335c:	strh	w1, [sp, #512]
  403360:	bl	401c50 <strlen@plt>
  403364:	cmp	x0, #0x6b
  403368:	b.hi	40355c <ferror@plt+0x13dc>  // b.pmore
  40336c:	mov	x1, x26
  403370:	mov	x2, #0x6b                  	// #107
  403374:	add	x0, sp, #0x202
  403378:	bl	4020c0 <strncpy@plt>
  40337c:	mov	x0, x26
  403380:	strb	wzr, [sp, #621]
  403384:	bl	402140 <unlink@plt>
  403388:	mov	w0, #0x0                   	// #0
  40338c:	bl	4020f0 <umask@plt>
  403390:	add	x1, sp, #0x200
  403394:	mov	w20, w0
  403398:	mov	w2, #0x6e                  	// #110
  40339c:	mov	w0, w21
  4033a0:	bl	401d10 <bind@plt>
  4033a4:	tbnz	w0, #31, 403538 <ferror@plt+0x13b8>
  4033a8:	mov	w0, w20
  4033ac:	bl	4020f0 <umask@plt>
  4033b0:	mov	w0, w21
  4033b4:	mov	w1, #0x1000                	// #4096
  4033b8:	str	x26, [sp, #216]
  4033bc:	bl	401cb0 <listen@plt>
  4033c0:	tbnz	w0, #31, 403504 <ferror@plt+0x1384>
  4033c4:	cbz	w24, 4034d4 <ferror@plt+0x1354>
  4033c8:	ldr	x20, [sp, #96]
  4033cc:	cbz	x20, 402b60 <ferror@plt+0x9e0>
  4033d0:	bl	401dc0 <getpid@plt>
  4033d4:	mov	w2, w0
  4033d8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4033dc:	add	x0, sp, #0x280
  4033e0:	add	x1, x1, #0x648
  4033e4:	bl	401d20 <sprintf@plt>
  4033e8:	mov	w0, w23
  4033ec:	mov	x1, #0x0                   	// #0
  4033f0:	bl	4020b0 <ftruncate@plt>
  4033f4:	cbz	w0, 403474 <ferror@plt+0x12f4>
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403400:	mov	x0, #0x0                   	// #0
  403404:	add	x1, x1, #0x650
  403408:	bl	4020a0 <dcgettext@plt>
  40340c:	mov	x1, x0
  403410:	mov	x2, x20
  403414:	mov	w0, #0x1                   	// #1
  403418:	bl	402160 <err@plt>
  40341c:	mov	w23, #0xffffffff            	// #-1
  403420:	b	403210 <ferror@plt+0x1090>
  403424:	mov	w2, #0x5                   	// #5
  403428:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40342c:	mov	x0, #0x0                   	// #0
  403430:	add	x1, x1, #0x520
  403434:	bl	4020a0 <dcgettext@plt>
  403438:	mov	x1, x0
  40343c:	mov	w0, #0x1                   	// #1
  403440:	bl	402160 <err@plt>
  403444:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403448:	mov	w0, #0x1                   	// #1
  40344c:	add	x1, x1, #0x5b0
  403450:	bl	402160 <err@plt>
  403454:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  403458:	mov	w2, w25
  40345c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403460:	add	x1, x1, #0x588
  403464:	mov	x0, #0x0                   	// #0
  403468:	bl	4020a0 <dcgettext@plt>
  40346c:	bl	401f70 <warn@plt>
  403470:	b	4032e0 <ferror@plt+0x1160>
  403474:	add	x0, sp, #0x280
  403478:	bl	401c50 <strlen@plt>
  40347c:	add	x1, sp, #0x280
  403480:	mov	x2, x0
  403484:	mov	w0, w23
  403488:	bl	4036c0 <ferror@plt+0x1540>
  40348c:	cmp	w23, #0x1
  403490:	b.le	402b60 <ferror@plt+0x9e0>
  403494:	mov	w0, w23
  403498:	bl	401db0 <fsync@plt>
  40349c:	mov	w20, w0
  4034a0:	mov	w0, w23
  4034a4:	bl	401ed0 <close@plt>
  4034a8:	orr	w20, w20, w0
  4034ac:	cbz	w20, 402b60 <ferror@plt+0x9e0>
  4034b0:	mov	w2, #0x5                   	// #5
  4034b4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4034b8:	mov	x0, #0x0                   	// #0
  4034bc:	add	x1, x1, #0x670
  4034c0:	bl	4020a0 <dcgettext@plt>
  4034c4:	mov	x1, x0
  4034c8:	ldr	x2, [sp, #96]
  4034cc:	mov	w0, #0x1                   	// #1
  4034d0:	bl	402160 <err@plt>
  4034d4:	mov	w1, #0x0                   	// #0
  4034d8:	mov	w0, #0x0                   	// #0
  4034dc:	bl	401cd0 <daemon@plt>
  4034e0:	cbnz	w0, 403528 <ferror@plt+0x13a8>
  4034e4:	bl	401cf0 <geteuid@plt>
  4034e8:	mov	w1, w0
  4034ec:	bl	401fa0 <setreuid@plt>
  4034f0:	tbz	w0, #31, 4033c8 <ferror@plt+0x1248>
  4034f4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4034f8:	mov	w0, #0x1                   	// #1
  4034fc:	add	x1, x1, #0x638
  403500:	bl	402160 <err@plt>
  403504:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  403508:	mov	w2, #0x5                   	// #5
  40350c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403510:	mov	x0, #0x0                   	// #0
  403514:	add	x1, x1, #0x608
  403518:	bl	4020a0 <dcgettext@plt>
  40351c:	mov	x1, x26
  403520:	bl	401f70 <warn@plt>
  403524:	b	4032e0 <ferror@plt+0x1160>
  403528:	adrp	x1, 406000 <ferror@plt+0x3e80>
  40352c:	mov	w0, #0x1                   	// #1
  403530:	add	x1, x1, #0x630
  403534:	bl	402160 <err@plt>
  403538:	tbnz	w19, #1, 4032e0 <ferror@plt+0x1160>
  40353c:	mov	w2, #0x5                   	// #5
  403540:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403544:	mov	x0, #0x0                   	// #0
  403548:	add	x1, x1, #0x5e8
  40354c:	bl	4020a0 <dcgettext@plt>
  403550:	mov	x1, x26
  403554:	bl	401f70 <warn@plt>
  403558:	b	4032e0 <ferror@plt+0x1160>
  40355c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403560:	adrp	x0, 406000 <ferror@plt+0x3e80>
  403564:	add	x3, x20, #0x2f0
  403568:	add	x1, x1, #0xe90
  40356c:	add	x0, x0, #0x5b8
  403570:	mov	w2, #0xff                  	// #255
  403574:	bl	402120 <__assert_fail@plt>
  403578:	mov	x29, #0x0                   	// #0
  40357c:	mov	x30, #0x0                   	// #0
  403580:	mov	x5, x0
  403584:	ldr	x1, [sp]
  403588:	add	x2, sp, #0x8
  40358c:	mov	x6, sp
  403590:	movz	x0, #0x0, lsl #48
  403594:	movk	x0, #0x0, lsl #32
  403598:	movk	x0, #0x40, lsl #16
  40359c:	movk	x0, #0x2190
  4035a0:	movz	x3, #0x0, lsl #48
  4035a4:	movk	x3, #0x0, lsl #32
  4035a8:	movk	x3, #0x40, lsl #16
  4035ac:	movk	x3, #0x5d98
  4035b0:	movz	x4, #0x0, lsl #48
  4035b4:	movk	x4, #0x0, lsl #32
  4035b8:	movk	x4, #0x40, lsl #16
  4035bc:	movk	x4, #0x5e18
  4035c0:	bl	401e60 <__libc_start_main@plt>
  4035c4:	bl	401f10 <abort@plt>
  4035c8:	adrp	x0, 417000 <ferror@plt+0x14e80>
  4035cc:	ldr	x0, [x0, #4064]
  4035d0:	cbz	x0, 4035d8 <ferror@plt+0x1458>
  4035d4:	b	401ef0 <__gmon_start__@plt>
  4035d8:	ret
  4035dc:	nop
  4035e0:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4035e4:	add	x0, x0, #0x310
  4035e8:	adrp	x1, 418000 <ferror@plt+0x15e80>
  4035ec:	add	x1, x1, #0x310
  4035f0:	cmp	x1, x0
  4035f4:	b.eq	40360c <ferror@plt+0x148c>  // b.none
  4035f8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  4035fc:	ldr	x1, [x1, #3656]
  403600:	cbz	x1, 40360c <ferror@plt+0x148c>
  403604:	mov	x16, x1
  403608:	br	x16
  40360c:	ret
  403610:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403614:	add	x0, x0, #0x310
  403618:	adrp	x1, 418000 <ferror@plt+0x15e80>
  40361c:	add	x1, x1, #0x310
  403620:	sub	x1, x1, x0
  403624:	lsr	x2, x1, #63
  403628:	add	x1, x2, x1, asr #3
  40362c:	cmp	xzr, x1, asr #1
  403630:	asr	x1, x1, #1
  403634:	b.eq	40364c <ferror@plt+0x14cc>  // b.none
  403638:	adrp	x2, 405000 <ferror@plt+0x2e80>
  40363c:	ldr	x2, [x2, #3664]
  403640:	cbz	x2, 40364c <ferror@plt+0x14cc>
  403644:	mov	x16, x2
  403648:	br	x16
  40364c:	ret
  403650:	stp	x29, x30, [sp, #-32]!
  403654:	mov	x29, sp
  403658:	str	x19, [sp, #16]
  40365c:	adrp	x19, 418000 <ferror@plt+0x15e80>
  403660:	ldrb	w0, [x19, #816]
  403664:	cbnz	w0, 403674 <ferror@plt+0x14f4>
  403668:	bl	4035e0 <ferror@plt+0x1460>
  40366c:	mov	w0, #0x1                   	// #1
  403670:	strb	w0, [x19, #816]
  403674:	ldr	x19, [sp, #16]
  403678:	ldp	x29, x30, [sp], #32
  40367c:	ret
  403680:	b	403610 <ferror@plt+0x1490>
  403684:	nop
  403688:	stp	x29, x30, [sp, #-32]!
  40368c:	mov	w2, #0x5                   	// #5
  403690:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403694:	mov	x29, sp
  403698:	add	x1, x1, #0xe58
  40369c:	str	x19, [sp, #16]
  4036a0:	mov	w19, w0
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	bl	4020a0 <dcgettext@plt>
  4036ac:	mov	x1, x0
  4036b0:	mov	w2, w19
  4036b4:	mov	w0, #0x1                   	// #1
  4036b8:	bl	4020d0 <errx@plt>
  4036bc:	nop
  4036c0:	cbz	x2, 40379c <ferror@plt+0x161c>
  4036c4:	stp	x29, x30, [sp, #-64]!
  4036c8:	mov	x29, sp
  4036cc:	stp	x19, x20, [sp, #16]
  4036d0:	mov	x20, x1
  4036d4:	mov	x19, x2
  4036d8:	stp	x21, x22, [sp, #32]
  4036dc:	mov	w22, w0
  4036e0:	bl	402130 <__errno_location@plt>
  4036e4:	mov	x21, x0
  4036e8:	str	wzr, [x21]
  4036ec:	mov	x2, x19
  4036f0:	mov	x1, x20
  4036f4:	mov	w0, w22
  4036f8:	bl	401f00 <write@plt>
  4036fc:	cmp	x0, #0x0
  403700:	b.le	403738 <ferror@plt+0x15b8>
  403704:	subs	x19, x19, x0
  403708:	add	x20, x20, x0
  40370c:	ldr	w0, [x21]
  403710:	b.eq	403754 <ferror@plt+0x15d4>  // b.none
  403714:	cmp	w0, #0xb
  403718:	b.ne	4036e8 <ferror@plt+0x1568>  // b.any
  40371c:	adrp	x2, 406000 <ferror@plt+0x3e80>
  403720:	add	x0, sp, #0x30
  403724:	mov	x1, #0x0                   	// #0
  403728:	ldr	q0, [x2, #2336]
  40372c:	str	q0, [sp, #48]
  403730:	bl	401fd0 <nanosleep@plt>
  403734:	b	4036e8 <ferror@plt+0x1568>
  403738:	ldr	w1, [x21]
  40373c:	cmp	w1, #0x4
  403740:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  403744:	b.ne	403788 <ferror@plt+0x1608>  // b.any
  403748:	cmp	w1, #0xb
  40374c:	b.ne	4036e8 <ferror@plt+0x1568>  // b.any
  403750:	b	40371c <ferror@plt+0x159c>
  403754:	cmp	w0, #0xb
  403758:	b.ne	403774 <ferror@plt+0x15f4>  // b.any
  40375c:	adrp	x0, 406000 <ferror@plt+0x3e80>
  403760:	mov	x1, #0x0                   	// #0
  403764:	ldr	q0, [x0, #2336]
  403768:	add	x0, sp, #0x30
  40376c:	str	q0, [sp, #48]
  403770:	bl	401fd0 <nanosleep@plt>
  403774:	mov	w0, #0x0                   	// #0
  403778:	ldp	x19, x20, [sp, #16]
  40377c:	ldp	x21, x22, [sp, #32]
  403780:	ldp	x29, x30, [sp], #64
  403784:	ret
  403788:	mov	w0, #0xffffffff            	// #-1
  40378c:	ldp	x19, x20, [sp, #16]
  403790:	ldp	x21, x22, [sp, #32]
  403794:	ldp	x29, x30, [sp], #64
  403798:	ret
  40379c:	mov	w0, #0x0                   	// #0
  4037a0:	ret
  4037a4:	nop
  4037a8:	stp	x29, x30, [sp, #-80]!
  4037ac:	mov	x29, sp
  4037b0:	stp	x19, x20, [sp, #16]
  4037b4:	mov	x20, x1
  4037b8:	mov	x19, x2
  4037bc:	stp	x21, x22, [sp, #32]
  4037c0:	mov	w22, w0
  4037c4:	mov	x0, x1
  4037c8:	mov	w1, #0x0                   	// #0
  4037cc:	bl	401e80 <memset@plt>
  4037d0:	cbz	x19, 40388c <ferror@plt+0x170c>
  4037d4:	mov	x21, #0x0                   	// #0
  4037d8:	str	x23, [sp, #48]
  4037dc:	mov	w23, #0x0                   	// #0
  4037e0:	mov	x2, x19
  4037e4:	mov	x1, x20
  4037e8:	mov	w0, w22
  4037ec:	bl	402090 <read@plt>
  4037f0:	cmp	x0, #0x0
  4037f4:	b.le	403824 <ferror@plt+0x16a4>
  4037f8:	add	x20, x20, x0
  4037fc:	add	x21, x21, x0
  403800:	subs	x19, x19, x0
  403804:	b.eq	403884 <ferror@plt+0x1704>  // b.none
  403808:	mov	x2, x19
  40380c:	mov	x1, x20
  403810:	mov	w0, w22
  403814:	mov	w23, #0x0                   	// #0
  403818:	bl	402090 <read@plt>
  40381c:	cmp	x0, #0x0
  403820:	b.gt	4037f8 <ferror@plt+0x1678>
  403824:	b.eq	403844 <ferror@plt+0x16c4>  // b.none
  403828:	bl	402130 <__errno_location@plt>
  40382c:	ldr	w0, [x0]
  403830:	cmp	w0, #0xb
  403834:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  403838:	b.ne	403844 <ferror@plt+0x16c4>  // b.any
  40383c:	cmp	w23, #0x4
  403840:	b.le	403864 <ferror@plt+0x16e4>
  403844:	cmp	x21, #0x0
  403848:	ldr	x23, [sp, #48]
  40384c:	csinv	x21, x21, xzr, ne  // ne = any
  403850:	mov	x0, x21
  403854:	ldp	x19, x20, [sp, #16]
  403858:	ldp	x21, x22, [sp, #32]
  40385c:	ldp	x29, x30, [sp], #80
  403860:	ret
  403864:	adrp	x2, 406000 <ferror@plt+0x3e80>
  403868:	add	w23, w23, #0x1
  40386c:	add	x0, sp, #0x40
  403870:	mov	x1, #0x0                   	// #0
  403874:	ldr	q0, [x2, #2336]
  403878:	str	q0, [sp, #64]
  40387c:	bl	401fd0 <nanosleep@plt>
  403880:	b	4037e0 <ferror@plt+0x1660>
  403884:	ldr	x23, [sp, #48]
  403888:	b	403850 <ferror@plt+0x16d0>
  40388c:	mov	x21, #0x0                   	// #0
  403890:	b	403850 <ferror@plt+0x16d0>
  403894:	nop
  403898:	stp	x29, x30, [sp, #-208]!
  40389c:	cmp	x4, #0x0
  4038a0:	mov	x29, sp
  4038a4:	stp	x25, x26, [sp, #64]
  4038a8:	sub	w26, w1, #0x4
  4038ac:	mov	x25, x5
  4038b0:	str	wzr, [sp, #84]
  4038b4:	ccmp	w26, #0x1, #0x2, eq  // eq = none
  4038b8:	b.ls	403b18 <ferror@plt+0x1998>  // b.plast
  4038bc:	stp	x19, x20, [sp, #16]
  4038c0:	mov	w20, w1
  4038c4:	mov	w1, #0x1                   	// #1
  4038c8:	stp	x21, x22, [sp, #32]
  4038cc:	mov	x22, x4
  4038d0:	mov	x21, x0
  4038d4:	mov	w0, w1
  4038d8:	stp	x23, x24, [sp, #48]
  4038dc:	mov	x23, x2
  4038e0:	mov	x24, x3
  4038e4:	mov	w2, #0x0                   	// #0
  4038e8:	bl	402050 <socket@plt>
  4038ec:	mov	w19, w0
  4038f0:	tbnz	w0, #31, 403a90 <ferror@plt+0x1910>
  4038f4:	mov	w1, #0x1                   	// #1
  4038f8:	mov	x0, x21
  4038fc:	strh	w1, [sp, #96]
  403900:	bl	401c50 <strlen@plt>
  403904:	cmp	x0, #0x6b
  403908:	b.hi	403b4c <ferror@plt+0x19cc>  // b.pmore
  40390c:	mov	x1, x21
  403910:	mov	x2, #0x6b                  	// #107
  403914:	add	x0, sp, #0x62
  403918:	bl	4020c0 <strncpy@plt>
  40391c:	add	x1, sp, #0x60
  403920:	mov	w0, w19
  403924:	mov	w2, #0x6e                  	// #110
  403928:	strb	wzr, [sp, #205]
  40392c:	bl	401ff0 <connect@plt>
  403930:	tbnz	w0, #31, 403ac4 <ferror@plt+0x1944>
  403934:	cmp	w20, #0x5
  403938:	b.eq	403a1c <ferror@plt+0x189c>  // b.none
  40393c:	strb	w20, [sp, #88]
  403940:	cmp	w26, #0x1
  403944:	mov	x2, #0x1                   	// #1
  403948:	b.hi	403958 <ferror@plt+0x17d8>  // b.pmore
  40394c:	ldr	w0, [x22]
  403950:	mov	x2, #0x5                   	// #5
  403954:	stur	w0, [sp, #89]
  403958:	add	x1, sp, #0x58
  40395c:	mov	w0, w19
  403960:	bl	4036c0 <ferror@plt+0x1540>
  403964:	tbnz	w0, #31, 403a70 <ferror@plt+0x18f0>
  403968:	add	x1, sp, #0x54
  40396c:	mov	w0, w19
  403970:	mov	x2, #0x4                   	// #4
  403974:	bl	4037a8 <ferror@plt+0x1628>
  403978:	tbnz	x0, #63, 403ae4 <ferror@plt+0x1964>
  40397c:	ldr	w0, [sp, #84]
  403980:	tbnz	w0, #31, 403a38 <ferror@plt+0x18b8>
  403984:	cmp	x24, w0, sxtw
  403988:	sxtw	x2, w0
  40398c:	b.cc	403a38 <ferror@plt+0x18b8>  // b.lo, b.ul, b.last
  403990:	mov	x1, x23
  403994:	mov	w0, w19
  403998:	bl	4037a8 <ferror@plt+0x1628>
  40399c:	cmp	x0, #0x0
  4039a0:	mov	x21, x0
  4039a4:	cset	w0, gt
  4039a8:	cmp	w0, #0x0
  4039ac:	ccmp	w20, #0x4, #0x0, ne  // ne = any
  4039b0:	b.eq	4039f8 <ferror@plt+0x1878>  // b.none
  4039b4:	cmp	w0, #0x0
  4039b8:	ccmp	w20, #0x5, #0x0, ne  // ne = any
  4039bc:	b.ne	4039d4 <ferror@plt+0x1854>  // b.any
  4039c0:	ldr	w0, [sp, #84]
  4039c4:	cmp	w0, #0x3
  4039c8:	b.le	403a10 <ferror@plt+0x1890>
  4039cc:	ldr	w0, [x22]
  4039d0:	str	w0, [x23]
  4039d4:	mov	w0, w19
  4039d8:	bl	401ed0 <close@plt>
  4039dc:	mov	w0, w21
  4039e0:	ldp	x19, x20, [sp, #16]
  4039e4:	ldp	x21, x22, [sp, #32]
  4039e8:	ldp	x23, x24, [sp, #48]
  4039ec:	ldp	x25, x26, [sp, #64]
  4039f0:	ldp	x29, x30, [sp], #208
  4039f4:	ret
  4039f8:	ldr	w0, [sp, #84]
  4039fc:	cmp	w0, #0x13
  403a00:	b.le	403a10 <ferror@plt+0x1890>
  403a04:	ldr	w0, [x22]
  403a08:	str	w0, [x23, #16]
  403a0c:	b	4039d4 <ferror@plt+0x1854>
  403a10:	mov	w0, #0xffffffff            	// #-1
  403a14:	str	w0, [x22]
  403a18:	b	4039d4 <ferror@plt+0x1854>
  403a1c:	ldrsw	x1, [x22]
  403a20:	sub	x0, x24, #0x4
  403a24:	cmp	x0, x1, lsl #4
  403a28:	b.cs	40393c <ferror@plt+0x17bc>  // b.hs, b.nlast
  403a2c:	lsr	x0, x0, #4
  403a30:	str	w0, [x22]
  403a34:	b	40393c <ferror@plt+0x17bc>
  403a38:	cbz	x25, 403a54 <ferror@plt+0x18d4>
  403a3c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	add	x1, x1, #0xef8
  403a48:	mov	x0, #0x0                   	// #0
  403a4c:	bl	4020a0 <dcgettext@plt>
  403a50:	str	x0, [x25]
  403a54:	mov	w0, w19
  403a58:	bl	401ed0 <close@plt>
  403a5c:	mov	w0, #0xffffffff            	// #-1
  403a60:	ldp	x19, x20, [sp, #16]
  403a64:	ldp	x21, x22, [sp, #32]
  403a68:	ldp	x23, x24, [sp, #48]
  403a6c:	b	4039ec <ferror@plt+0x186c>
  403a70:	cbz	x25, 403a54 <ferror@plt+0x18d4>
  403a74:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403a78:	mov	w2, #0x5                   	// #5
  403a7c:	add	x1, x1, #0xee0
  403a80:	mov	x0, #0x0                   	// #0
  403a84:	bl	4020a0 <dcgettext@plt>
  403a88:	str	x0, [x25]
  403a8c:	b	403a54 <ferror@plt+0x18d4>
  403a90:	cbz	x25, 403b04 <ferror@plt+0x1984>
  403a94:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403a98:	mov	w2, #0x5                   	// #5
  403a9c:	add	x1, x1, #0x718
  403aa0:	mov	x0, #0x0                   	// #0
  403aa4:	bl	4020a0 <dcgettext@plt>
  403aa8:	mov	x1, x0
  403aac:	mov	w0, #0xffffffff            	// #-1
  403ab0:	ldp	x19, x20, [sp, #16]
  403ab4:	ldp	x21, x22, [sp, #32]
  403ab8:	ldp	x23, x24, [sp, #48]
  403abc:	str	x1, [x25]
  403ac0:	b	4039ec <ferror@plt+0x186c>
  403ac4:	cbz	x25, 403a54 <ferror@plt+0x18d4>
  403ac8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403acc:	mov	w2, #0x5                   	// #5
  403ad0:	add	x1, x1, #0xed8
  403ad4:	mov	x0, #0x0                   	// #0
  403ad8:	bl	4020a0 <dcgettext@plt>
  403adc:	str	x0, [x25]
  403ae0:	b	403a54 <ferror@plt+0x18d4>
  403ae4:	cbz	x25, 403a54 <ferror@plt+0x18d4>
  403ae8:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403aec:	mov	w2, #0x5                   	// #5
  403af0:	add	x1, x1, #0xee8
  403af4:	mov	x0, #0x0                   	// #0
  403af8:	bl	4020a0 <dcgettext@plt>
  403afc:	str	x0, [x25]
  403b00:	b	403a54 <ferror@plt+0x18d4>
  403b04:	mov	w0, #0xffffffff            	// #-1
  403b08:	ldp	x19, x20, [sp, #16]
  403b0c:	ldp	x21, x22, [sp, #32]
  403b10:	ldp	x23, x24, [sp, #48]
  403b14:	b	4039ec <ferror@plt+0x186c>
  403b18:	cbz	x5, 403b34 <ferror@plt+0x19b4>
  403b1c:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	add	x1, x1, #0xe80
  403b28:	mov	x0, #0x0                   	// #0
  403b2c:	bl	4020a0 <dcgettext@plt>
  403b30:	str	x0, [x25]
  403b34:	bl	402130 <__errno_location@plt>
  403b38:	mov	x1, x0
  403b3c:	mov	w2, #0x16                  	// #22
  403b40:	mov	w0, #0xffffffff            	// #-1
  403b44:	str	w2, [x1]
  403b48:	b	4039ec <ferror@plt+0x186c>
  403b4c:	adrp	x3, 406000 <ferror@plt+0x3e80>
  403b50:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b54:	adrp	x0, 405000 <ferror@plt+0x2e80>
  403b58:	add	x3, x3, #0x930
  403b5c:	add	x1, x1, #0xe90
  403b60:	add	x0, x0, #0xea8
  403b64:	mov	w2, #0x79                  	// #121
  403b68:	bl	402120 <__assert_fail@plt>
  403b6c:	nop
  403b70:	ldr	w0, [x1, #8]
  403b74:	cmn	w0, #0x2
  403b78:	b.eq	403b80 <ferror@plt+0x1a00>  // b.none
  403b7c:	ret
  403b80:	stp	x29, x30, [sp, #-16]!
  403b84:	mov	w2, #0x5                   	// #5
  403b88:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403b8c:	mov	x29, sp
  403b90:	add	x1, x1, #0xf10
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	bl	4020a0 <dcgettext@plt>
  403b9c:	mov	x1, x0
  403ba0:	mov	w0, #0x1                   	// #1
  403ba4:	bl	4020d0 <errx@plt>
  403ba8:	stp	x29, x30, [sp, #-32]!
  403bac:	mov	x29, sp
  403bb0:	stp	x19, x20, [sp, #16]
  403bb4:	mov	x20, x1
  403bb8:	mov	w19, w2
  403bbc:	cbz	x0, 403bc4 <ferror@plt+0x1a44>
  403bc0:	bl	402140 <unlink@plt>
  403bc4:	ldr	x0, [x20]
  403bc8:	cbz	x0, 403bd0 <ferror@plt+0x1a50>
  403bcc:	bl	402140 <unlink@plt>
  403bd0:	mov	w0, w19
  403bd4:	bl	401c70 <exit@plt>
  403bd8:	stp	x29, x30, [sp, #-32]!
  403bdc:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403be0:	mov	x29, sp
  403be4:	stp	x19, x20, [sp, #16]
  403be8:	ldr	x20, [x0, #800]
  403bec:	bl	402130 <__errno_location@plt>
  403bf0:	mov	x19, x0
  403bf4:	mov	x0, x20
  403bf8:	str	wzr, [x19]
  403bfc:	bl	402180 <ferror@plt>
  403c00:	cbz	w0, 403ca0 <ferror@plt+0x1b20>
  403c04:	ldr	w0, [x19]
  403c08:	cmp	w0, #0x9
  403c0c:	b.ne	403c50 <ferror@plt+0x1ad0>  // b.any
  403c10:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403c14:	ldr	x20, [x0, #784]
  403c18:	str	wzr, [x19]
  403c1c:	mov	x0, x20
  403c20:	bl	402180 <ferror@plt>
  403c24:	cbnz	w0, 403c38 <ferror@plt+0x1ab8>
  403c28:	mov	x0, x20
  403c2c:	bl	402060 <fflush@plt>
  403c30:	cbz	w0, 403c80 <ferror@plt+0x1b00>
  403c34:	nop
  403c38:	ldr	w0, [x19]
  403c3c:	cmp	w0, #0x9
  403c40:	b.ne	403c78 <ferror@plt+0x1af8>  // b.any
  403c44:	ldp	x19, x20, [sp, #16]
  403c48:	ldp	x29, x30, [sp], #32
  403c4c:	ret
  403c50:	cmp	w0, #0x20
  403c54:	b.eq	403c10 <ferror@plt+0x1a90>  // b.none
  403c58:	adrp	x1, 405000 <ferror@plt+0x2e80>
  403c5c:	mov	w2, #0x5                   	// #5
  403c60:	add	x1, x1, #0xf20
  403c64:	cbz	w0, 403ccc <ferror@plt+0x1b4c>
  403c68:	mov	x0, #0x0                   	// #0
  403c6c:	bl	4020a0 <dcgettext@plt>
  403c70:	bl	401f70 <warn@plt>
  403c74:	nop
  403c78:	mov	w0, #0x1                   	// #1
  403c7c:	bl	401c30 <_exit@plt>
  403c80:	mov	x0, x20
  403c84:	bl	401da0 <fileno@plt>
  403c88:	tbnz	w0, #31, 403c38 <ferror@plt+0x1ab8>
  403c8c:	bl	401c80 <dup@plt>
  403c90:	tbnz	w0, #31, 403c38 <ferror@plt+0x1ab8>
  403c94:	bl	401ed0 <close@plt>
  403c98:	cbz	w0, 403c44 <ferror@plt+0x1ac4>
  403c9c:	b	403c38 <ferror@plt+0x1ab8>
  403ca0:	mov	x0, x20
  403ca4:	bl	402060 <fflush@plt>
  403ca8:	cbnz	w0, 403c04 <ferror@plt+0x1a84>
  403cac:	mov	x0, x20
  403cb0:	bl	401da0 <fileno@plt>
  403cb4:	tbnz	w0, #31, 403c04 <ferror@plt+0x1a84>
  403cb8:	bl	401c80 <dup@plt>
  403cbc:	tbnz	w0, #31, 403c04 <ferror@plt+0x1a84>
  403cc0:	bl	401ed0 <close@plt>
  403cc4:	cbz	w0, 403c10 <ferror@plt+0x1a90>
  403cc8:	b	403c04 <ferror@plt+0x1a84>
  403ccc:	mov	x0, #0x0                   	// #0
  403cd0:	bl	4020a0 <dcgettext@plt>
  403cd4:	bl	402080 <warnx@plt>
  403cd8:	b	403c78 <ferror@plt+0x1af8>
  403cdc:	nop
  403ce0:	stp	x29, x30, [sp, #-176]!
  403ce4:	mov	x1, #0x0                   	// #0
  403ce8:	mov	x29, sp
  403cec:	str	x19, [sp, #16]
  403cf0:	mov	x19, x0
  403cf4:	add	x0, sp, #0x30
  403cf8:	bl	401e90 <gettimeofday@plt>
  403cfc:	cbz	w0, 403d18 <ferror@plt+0x1b98>
  403d00:	bl	402130 <__errno_location@plt>
  403d04:	ldr	w0, [x0]
  403d08:	neg	w0, w0
  403d0c:	ldr	x19, [sp, #16]
  403d10:	ldp	x29, x30, [sp], #176
  403d14:	ret
  403d18:	add	x1, sp, #0x20
  403d1c:	mov	w0, #0x7                   	// #7
  403d20:	bl	401d60 <clock_gettime@plt>
  403d24:	cbnz	w0, 403d78 <ferror@plt+0x1bf8>
  403d28:	ldp	x5, x4, [sp, #32]
  403d2c:	mov	x2, #0xf7cf                	// #63439
  403d30:	movk	x2, #0xe353, lsl #16
  403d34:	movk	x2, #0x9ba5, lsl #32
  403d38:	movk	x2, #0x20c4, lsl #48
  403d3c:	ldp	x3, x1, [sp, #48]
  403d40:	smulh	x2, x4, x2
  403d44:	asr	x2, x2, #7
  403d48:	sub	x2, x2, x4, asr #63
  403d4c:	sub	x3, x3, x5
  403d50:	sub	x1, x1, x2
  403d54:	stp	x3, x1, [x19]
  403d58:	tbz	x1, #63, 403d0c <ferror@plt+0x1b8c>
  403d5c:	add	x1, x1, #0xf4, lsl #12
  403d60:	sub	x3, x3, #0x1
  403d64:	add	x1, x1, #0x240
  403d68:	stp	x3, x1, [x19]
  403d6c:	ldr	x19, [sp, #16]
  403d70:	ldp	x29, x30, [sp], #176
  403d74:	ret
  403d78:	add	x0, sp, #0x40
  403d7c:	bl	401d00 <sysinfo@plt>
  403d80:	cbnz	w0, 403d00 <ferror@plt+0x1b80>
  403d84:	ldr	x1, [sp, #48]
  403d88:	ldr	x2, [sp, #64]
  403d8c:	sub	x1, x1, x2
  403d90:	stp	x1, xzr, [x19]
  403d94:	ldr	x19, [sp, #16]
  403d98:	ldp	x29, x30, [sp], #176
  403d9c:	ret
  403da0:	stp	x29, x30, [sp, #-48]!
  403da4:	mov	x29, sp
  403da8:	add	x1, sp, #0x20
  403dac:	str	x19, [sp, #16]
  403db0:	mov	x19, x0
  403db4:	mov	w0, #0x4                   	// #4
  403db8:	bl	401d60 <clock_gettime@plt>
  403dbc:	cbnz	w0, 403de4 <ferror@plt+0x1c64>
  403dc0:	ldp	x3, x2, [sp, #32]
  403dc4:	mov	x1, #0xf7cf                	// #63439
  403dc8:	movk	x1, #0xe353, lsl #16
  403dcc:	movk	x1, #0x9ba5, lsl #32
  403dd0:	movk	x1, #0x20c4, lsl #48
  403dd4:	smulh	x1, x2, x1
  403dd8:	asr	x1, x1, #7
  403ddc:	sub	x1, x1, x2, asr #63
  403de0:	stp	x3, x1, [x19]
  403de4:	ldr	x19, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #48
  403dec:	ret
  403df0:	stp	x29, x30, [sp, #-224]!
  403df4:	mov	x3, #0xd70b                	// #55051
  403df8:	movk	x3, #0x70a3, lsl #16
  403dfc:	mov	x29, sp
  403e00:	stp	x19, x20, [sp, #16]
  403e04:	mov	x19, x2
  403e08:	movk	x3, #0xa3d, lsl #32
  403e0c:	ldp	x2, x4, [x1, #16]
  403e10:	movk	x3, #0xa3d7, lsl #48
  403e14:	mov	x20, x0
  403e18:	smulh	x1, x2, x3
  403e1c:	add	x1, x1, x2
  403e20:	asr	x1, x1, #6
  403e24:	sub	x1, x1, x2, asr #63
  403e28:	str	x1, [sp, #40]
  403e2c:	cbz	x2, 403e7c <ferror@plt+0x1cfc>
  403e30:	add	x3, x1, x1, lsl #1
  403e34:	mov	x0, #0x9680                	// #38528
  403e38:	movk	x0, #0x98, lsl #16
  403e3c:	add	x3, x1, x3, lsl #3
  403e40:	sub	x3, x2, x3, lsl #2
  403e44:	mul	x3, x3, x0
  403e48:	lsl	x1, x4, #5
  403e4c:	add	x0, sp, #0x50
  403e50:	sub	x1, x1, x4
  403e54:	stp	x3, x2, [sp, #48]
  403e58:	add	x1, x4, x1, lsl #2
  403e5c:	lsl	x1, x1, #3
  403e60:	str	x1, [sp, #64]
  403e64:	bl	401e30 <sigemptyset@plt>
  403e68:	cbz	w0, 403e88 <ferror@plt+0x1d08>
  403e6c:	mov	w0, #0x1                   	// #1
  403e70:	ldp	x19, x20, [sp, #16]
  403e74:	ldp	x29, x30, [sp], #224
  403e78:	ret
  403e7c:	mov	x3, #0x9680                	// #38528
  403e80:	movk	x3, #0x98, lsl #16
  403e84:	b	403e48 <ferror@plt+0x1cc8>
  403e88:	mov	w3, #0x4                   	// #4
  403e8c:	add	x1, sp, #0x48
  403e90:	mov	x2, #0x0                   	// #0
  403e94:	mov	w0, #0xe                   	// #14
  403e98:	str	x19, [sp, #72]
  403e9c:	str	w3, [sp, #208]
  403ea0:	bl	401ee0 <sigaction@plt>
  403ea4:	cbnz	w0, 403e6c <ferror@plt+0x1cec>
  403ea8:	adrp	x1, 418000 <ferror@plt+0x15e80>
  403eac:	mov	x2, x20
  403eb0:	add	x1, x1, #0x2c8
  403eb4:	mov	w0, #0x1                   	// #1
  403eb8:	bl	401f20 <timer_create@plt>
  403ebc:	cbnz	w0, 403e6c <ferror@plt+0x1cec>
  403ec0:	ldr	x0, [x20]
  403ec4:	add	x2, sp, #0x28
  403ec8:	mov	x3, #0x0                   	// #0
  403ecc:	mov	w1, #0x0                   	// #0
  403ed0:	bl	401dd0 <timer_settime@plt>
  403ed4:	cmp	w0, #0x0
  403ed8:	cset	w0, ne  // ne = any
  403edc:	ldp	x19, x20, [sp, #16]
  403ee0:	ldp	x29, x30, [sp], #224
  403ee4:	ret
  403ee8:	ldr	x0, [x0]
  403eec:	b	401fc0 <timer_delete@plt>
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	mov	x29, sp
  403ef8:	stp	x19, x20, [sp, #16]
  403efc:	mov	x19, x1
  403f00:	mov	x20, x0
  403f04:	bl	402130 <__errno_location@plt>
  403f08:	mov	x4, x0
  403f0c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  403f10:	mov	w5, #0x22                  	// #34
  403f14:	adrp	x1, 406000 <ferror@plt+0x3e80>
  403f18:	mov	x3, x20
  403f1c:	ldr	w0, [x0, #776]
  403f20:	mov	x2, x19
  403f24:	str	w5, [x4]
  403f28:	add	x1, x1, #0xc30
  403f2c:	bl	402160 <err@plt>
  403f30:	adrp	x1, 418000 <ferror@plt+0x15e80>
  403f34:	str	w0, [x1, #776]
  403f38:	ret
  403f3c:	nop
  403f40:	stp	x29, x30, [sp, #-128]!
  403f44:	mov	x29, sp
  403f48:	stp	x19, x20, [sp, #16]
  403f4c:	mov	x20, x0
  403f50:	stp	x21, x22, [sp, #32]
  403f54:	mov	x22, x1
  403f58:	stp	x23, x24, [sp, #48]
  403f5c:	mov	x23, x2
  403f60:	str	xzr, [x1]
  403f64:	bl	402130 <__errno_location@plt>
  403f68:	mov	x21, x0
  403f6c:	cbz	x20, 404208 <ferror@plt+0x2088>
  403f70:	ldrsb	w19, [x20]
  403f74:	cbz	w19, 404208 <ferror@plt+0x2088>
  403f78:	bl	401f80 <__ctype_b_loc@plt>
  403f7c:	mov	x24, x0
  403f80:	ldr	x0, [x0]
  403f84:	ubfiz	x1, x19, #1, #8
  403f88:	ldrh	w1, [x0, x1]
  403f8c:	tbz	w1, #13, 403fa8 <ferror@plt+0x1e28>
  403f90:	mov	x1, x20
  403f94:	nop
  403f98:	ldrsb	w19, [x1, #1]!
  403f9c:	ubfiz	x2, x19, #1, #8
  403fa0:	ldrh	w2, [x0, x2]
  403fa4:	tbnz	w2, #13, 403f98 <ferror@plt+0x1e18>
  403fa8:	cmp	w19, #0x2d
  403fac:	b.eq	404208 <ferror@plt+0x2088>  // b.none
  403fb0:	stp	x25, x26, [sp, #64]
  403fb4:	mov	x0, x20
  403fb8:	mov	w3, #0x0                   	// #0
  403fbc:	stp	x27, x28, [sp, #80]
  403fc0:	add	x27, sp, #0x78
  403fc4:	mov	x1, x27
  403fc8:	str	wzr, [x21]
  403fcc:	mov	w2, #0x0                   	// #0
  403fd0:	str	xzr, [sp, #120]
  403fd4:	bl	401eb0 <__strtoul_internal@plt>
  403fd8:	mov	x25, x0
  403fdc:	ldr	x28, [sp, #120]
  403fe0:	ldr	w0, [x21]
  403fe4:	cmp	x28, x20
  403fe8:	b.eq	4041f8 <ferror@plt+0x2078>  // b.none
  403fec:	cbnz	w0, 404228 <ferror@plt+0x20a8>
  403ff0:	cbz	x28, 40429c <ferror@plt+0x211c>
  403ff4:	ldrsb	w0, [x28]
  403ff8:	mov	w20, #0x0                   	// #0
  403ffc:	mov	x26, #0x0                   	// #0
  404000:	cbz	w0, 40429c <ferror@plt+0x211c>
  404004:	nop
  404008:	ldrsb	w0, [x28, #1]
  40400c:	cmp	w0, #0x69
  404010:	b.eq	4040bc <ferror@plt+0x1f3c>  // b.none
  404014:	and	w1, w0, #0xffffffdf
  404018:	cmp	w1, #0x42
  40401c:	b.ne	40428c <ferror@plt+0x210c>  // b.any
  404020:	ldrsb	w0, [x28, #2]
  404024:	cbz	w0, 4042d4 <ferror@plt+0x2154>
  404028:	bl	401d90 <localeconv@plt>
  40402c:	cbz	x0, 404200 <ferror@plt+0x2080>
  404030:	ldr	x1, [x0]
  404034:	cbz	x1, 404200 <ferror@plt+0x2080>
  404038:	mov	x0, x1
  40403c:	str	x1, [sp, #104]
  404040:	bl	401c50 <strlen@plt>
  404044:	mov	x19, x0
  404048:	cbnz	x26, 404200 <ferror@plt+0x2080>
  40404c:	ldrsb	w0, [x28]
  404050:	cbz	w0, 404200 <ferror@plt+0x2080>
  404054:	ldr	x1, [sp, #104]
  404058:	mov	x2, x19
  40405c:	mov	x0, x1
  404060:	mov	x1, x28
  404064:	bl	401e40 <strncmp@plt>
  404068:	cbnz	w0, 404200 <ferror@plt+0x2080>
  40406c:	ldrsb	w4, [x28, x19]
  404070:	add	x1, x28, x19
  404074:	cmp	w4, #0x30
  404078:	b.ne	4042b0 <ferror@plt+0x2130>  // b.any
  40407c:	add	w0, w20, #0x1
  404080:	mov	x19, x1
  404084:	nop
  404088:	sub	w3, w19, w1
  40408c:	ldrsb	w4, [x19, #1]!
  404090:	add	w20, w3, w0
  404094:	cmp	w4, #0x30
  404098:	b.eq	404088 <ferror@plt+0x1f08>  // b.none
  40409c:	ldr	x0, [x24]
  4040a0:	ldrh	w0, [x0, w4, sxtw #1]
  4040a4:	tbnz	w0, #11, 40423c <ferror@plt+0x20bc>
  4040a8:	mov	x28, x19
  4040ac:	str	x19, [sp, #120]
  4040b0:	ldrsb	w0, [x28, #1]
  4040b4:	cmp	w0, #0x69
  4040b8:	b.ne	404014 <ferror@plt+0x1e94>  // b.any
  4040bc:	ldrsb	w0, [x28, #2]
  4040c0:	and	w0, w0, #0xffffffdf
  4040c4:	cmp	w0, #0x42
  4040c8:	b.ne	404028 <ferror@plt+0x1ea8>  // b.any
  4040cc:	ldrsb	w0, [x28, #3]
  4040d0:	cbnz	w0, 404028 <ferror@plt+0x1ea8>
  4040d4:	mov	x19, #0x400                 	// #1024
  4040d8:	ldrsb	w27, [x28]
  4040dc:	adrp	x24, 406000 <ferror@plt+0x3e80>
  4040e0:	add	x24, x24, #0xc40
  4040e4:	mov	x0, x24
  4040e8:	mov	w1, w27
  4040ec:	bl	402020 <strchr@plt>
  4040f0:	cbz	x0, 4042dc <ferror@plt+0x215c>
  4040f4:	sub	x1, x0, x24
  4040f8:	add	w1, w1, #0x1
  4040fc:	cbz	w1, 4042f8 <ferror@plt+0x2178>
  404100:	umulh	x0, x25, x19
  404104:	cbnz	x0, 4042c8 <ferror@plt+0x2148>
  404108:	sub	w0, w1, #0x2
  40410c:	b	40411c <ferror@plt+0x1f9c>
  404110:	umulh	x2, x25, x19
  404114:	sub	w0, w0, #0x1
  404118:	cbnz	x2, 4042c8 <ferror@plt+0x2148>
  40411c:	mul	x25, x25, x19
  404120:	cmn	w0, #0x1
  404124:	b.ne	404110 <ferror@plt+0x1f90>  // b.any
  404128:	mov	w0, #0x0                   	// #0
  40412c:	cbz	x23, 404134 <ferror@plt+0x1fb4>
  404130:	str	w1, [x23]
  404134:	cmp	x26, #0x0
  404138:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40413c:	b.eq	4041e4 <ferror@plt+0x2064>  // b.none
  404140:	sub	w1, w1, #0x2
  404144:	mov	x5, #0x1                   	// #1
  404148:	b	404158 <ferror@plt+0x1fd8>
  40414c:	umulh	x2, x5, x19
  404150:	sub	w1, w1, #0x1
  404154:	cbnz	x2, 404164 <ferror@plt+0x1fe4>
  404158:	mul	x5, x5, x19
  40415c:	cmn	w1, #0x1
  404160:	b.ne	40414c <ferror@plt+0x1fcc>  // b.any
  404164:	cmp	x26, #0xa
  404168:	mov	x1, #0xa                   	// #10
  40416c:	b.ls	404180 <ferror@plt+0x2000>  // b.plast
  404170:	add	x1, x1, x1, lsl #2
  404174:	cmp	x26, x1, lsl #1
  404178:	lsl	x1, x1, #1
  40417c:	b.hi	404170 <ferror@plt+0x1ff0>  // b.pmore
  404180:	cbz	w20, 40419c <ferror@plt+0x201c>
  404184:	mov	w2, #0x0                   	// #0
  404188:	add	x1, x1, x1, lsl #2
  40418c:	add	w2, w2, #0x1
  404190:	cmp	w20, w2
  404194:	lsl	x1, x1, #1
  404198:	b.ne	404188 <ferror@plt+0x2008>  // b.any
  40419c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4041a0:	mov	x4, #0x1                   	// #1
  4041a4:	movk	x8, #0xcccd
  4041a8:	umulh	x6, x26, x8
  4041ac:	add	x7, x4, x4, lsl #2
  4041b0:	mov	x3, x4
  4041b4:	cmp	x26, #0x9
  4041b8:	lsl	x4, x7, #1
  4041bc:	lsr	x2, x6, #3
  4041c0:	add	x2, x2, x2, lsl #2
  4041c4:	sub	x2, x26, x2, lsl #1
  4041c8:	lsr	x26, x6, #3
  4041cc:	cbz	x2, 4041e0 <ferror@plt+0x2060>
  4041d0:	udiv	x3, x1, x3
  4041d4:	udiv	x2, x3, x2
  4041d8:	udiv	x2, x5, x2
  4041dc:	add	x25, x25, x2
  4041e0:	b.hi	4041a8 <ferror@plt+0x2028>  // b.pmore
  4041e4:	str	x25, [x22]
  4041e8:	tbnz	w0, #31, 4042b8 <ferror@plt+0x2138>
  4041ec:	ldp	x25, x26, [sp, #64]
  4041f0:	ldp	x27, x28, [sp, #80]
  4041f4:	b	404214 <ferror@plt+0x2094>
  4041f8:	cbnz	w0, 404234 <ferror@plt+0x20b4>
  4041fc:	nop
  404200:	ldp	x25, x26, [sp, #64]
  404204:	ldp	x27, x28, [sp, #80]
  404208:	mov	w1, #0x16                  	// #22
  40420c:	mov	w0, #0xffffffea            	// #-22
  404210:	str	w1, [x21]
  404214:	ldp	x19, x20, [sp, #16]
  404218:	ldp	x21, x22, [sp, #32]
  40421c:	ldp	x23, x24, [sp, #48]
  404220:	ldp	x29, x30, [sp], #128
  404224:	ret
  404228:	sub	x1, x25, #0x1
  40422c:	cmn	x1, #0x3
  404230:	b.ls	403ff0 <ferror@plt+0x1e70>  // b.plast
  404234:	neg	w0, w0
  404238:	b	4041e8 <ferror@plt+0x2068>
  40423c:	str	wzr, [x21]
  404240:	mov	x1, x27
  404244:	mov	x0, x19
  404248:	mov	w3, #0x0                   	// #0
  40424c:	mov	w2, #0x0                   	// #0
  404250:	str	xzr, [sp, #120]
  404254:	bl	401eb0 <__strtoul_internal@plt>
  404258:	mov	x26, x0
  40425c:	ldr	x28, [sp, #120]
  404260:	ldr	w0, [x21]
  404264:	cmp	x28, x19
  404268:	b.eq	4041f8 <ferror@plt+0x2078>  // b.none
  40426c:	cbz	w0, 404294 <ferror@plt+0x2114>
  404270:	sub	x1, x26, #0x1
  404274:	cmn	x1, #0x3
  404278:	b.hi	404234 <ferror@plt+0x20b4>  // b.pmore
  40427c:	cbz	x28, 404200 <ferror@plt+0x2080>
  404280:	ldrsb	w0, [x28]
  404284:	cbnz	w0, 404008 <ferror@plt+0x1e88>
  404288:	b	404200 <ferror@plt+0x2080>
  40428c:	cbnz	w0, 404028 <ferror@plt+0x1ea8>
  404290:	b	4040d4 <ferror@plt+0x1f54>
  404294:	cbnz	x26, 40427c <ferror@plt+0x20fc>
  404298:	b	404008 <ferror@plt+0x1e88>
  40429c:	mov	w0, #0x0                   	// #0
  4042a0:	ldp	x27, x28, [sp, #80]
  4042a4:	str	x25, [x22]
  4042a8:	ldp	x25, x26, [sp, #64]
  4042ac:	b	404214 <ferror@plt+0x2094>
  4042b0:	mov	x19, x1
  4042b4:	b	40409c <ferror@plt+0x1f1c>
  4042b8:	neg	w1, w0
  4042bc:	ldp	x25, x26, [sp, #64]
  4042c0:	ldp	x27, x28, [sp, #80]
  4042c4:	b	404210 <ferror@plt+0x2090>
  4042c8:	mov	w0, #0xffffffde            	// #-34
  4042cc:	cbnz	x23, 404130 <ferror@plt+0x1fb0>
  4042d0:	b	404134 <ferror@plt+0x1fb4>
  4042d4:	mov	x19, #0x3e8                 	// #1000
  4042d8:	b	4040d8 <ferror@plt+0x1f58>
  4042dc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4042e0:	add	x24, x1, #0xc50
  4042e4:	mov	x0, x24
  4042e8:	mov	w1, w27
  4042ec:	bl	402020 <strchr@plt>
  4042f0:	cbnz	x0, 4040f4 <ferror@plt+0x1f74>
  4042f4:	b	404200 <ferror@plt+0x2080>
  4042f8:	mov	w0, #0x0                   	// #0
  4042fc:	cbnz	x23, 404130 <ferror@plt+0x1fb0>
  404300:	ldp	x27, x28, [sp, #80]
  404304:	str	x25, [x22]
  404308:	ldp	x25, x26, [sp, #64]
  40430c:	b	404214 <ferror@plt+0x2094>
  404310:	mov	x2, #0x0                   	// #0
  404314:	b	403f40 <ferror@plt+0x1dc0>
  404318:	stp	x29, x30, [sp, #-48]!
  40431c:	mov	x29, sp
  404320:	stp	x21, x22, [sp, #32]
  404324:	mov	x22, x1
  404328:	cbz	x0, 404388 <ferror@plt+0x2208>
  40432c:	mov	x21, x0
  404330:	stp	x19, x20, [sp, #16]
  404334:	mov	x20, x0
  404338:	b	404354 <ferror@plt+0x21d4>
  40433c:	bl	401f80 <__ctype_b_loc@plt>
  404340:	ubfiz	x19, x19, #1, #8
  404344:	ldr	x2, [x0]
  404348:	ldrh	w2, [x2, x19]
  40434c:	tbz	w2, #11, 40435c <ferror@plt+0x21dc>
  404350:	add	x20, x20, #0x1
  404354:	ldrsb	w19, [x20]
  404358:	cbnz	w19, 40433c <ferror@plt+0x21bc>
  40435c:	cbz	x22, 404364 <ferror@plt+0x21e4>
  404360:	str	x20, [x22]
  404364:	cmp	x20, x21
  404368:	b.ls	4043a0 <ferror@plt+0x2220>  // b.plast
  40436c:	ldrsb	w1, [x20]
  404370:	mov	w0, #0x1                   	// #1
  404374:	ldp	x19, x20, [sp, #16]
  404378:	cbnz	w1, 404390 <ferror@plt+0x2210>
  40437c:	ldp	x21, x22, [sp, #32]
  404380:	ldp	x29, x30, [sp], #48
  404384:	ret
  404388:	cbz	x1, 404390 <ferror@plt+0x2210>
  40438c:	str	xzr, [x1]
  404390:	mov	w0, #0x0                   	// #0
  404394:	ldp	x21, x22, [sp, #32]
  404398:	ldp	x29, x30, [sp], #48
  40439c:	ret
  4043a0:	mov	w0, #0x0                   	// #0
  4043a4:	ldp	x19, x20, [sp, #16]
  4043a8:	b	404394 <ferror@plt+0x2214>
  4043ac:	nop
  4043b0:	stp	x29, x30, [sp, #-48]!
  4043b4:	mov	x29, sp
  4043b8:	stp	x21, x22, [sp, #32]
  4043bc:	mov	x22, x1
  4043c0:	cbz	x0, 404420 <ferror@plt+0x22a0>
  4043c4:	mov	x21, x0
  4043c8:	stp	x19, x20, [sp, #16]
  4043cc:	mov	x20, x0
  4043d0:	b	4043ec <ferror@plt+0x226c>
  4043d4:	bl	401f80 <__ctype_b_loc@plt>
  4043d8:	ubfiz	x19, x19, #1, #8
  4043dc:	ldr	x2, [x0]
  4043e0:	ldrh	w2, [x2, x19]
  4043e4:	tbz	w2, #12, 4043f4 <ferror@plt+0x2274>
  4043e8:	add	x20, x20, #0x1
  4043ec:	ldrsb	w19, [x20]
  4043f0:	cbnz	w19, 4043d4 <ferror@plt+0x2254>
  4043f4:	cbz	x22, 4043fc <ferror@plt+0x227c>
  4043f8:	str	x20, [x22]
  4043fc:	cmp	x20, x21
  404400:	b.ls	404438 <ferror@plt+0x22b8>  // b.plast
  404404:	ldrsb	w1, [x20]
  404408:	mov	w0, #0x1                   	// #1
  40440c:	ldp	x19, x20, [sp, #16]
  404410:	cbnz	w1, 404428 <ferror@plt+0x22a8>
  404414:	ldp	x21, x22, [sp, #32]
  404418:	ldp	x29, x30, [sp], #48
  40441c:	ret
  404420:	cbz	x1, 404428 <ferror@plt+0x22a8>
  404424:	str	xzr, [x1]
  404428:	mov	w0, #0x0                   	// #0
  40442c:	ldp	x21, x22, [sp, #32]
  404430:	ldp	x29, x30, [sp], #48
  404434:	ret
  404438:	mov	w0, #0x0                   	// #0
  40443c:	ldp	x19, x20, [sp, #16]
  404440:	b	40442c <ferror@plt+0x22ac>
  404444:	nop
  404448:	stp	x29, x30, [sp, #-128]!
  40444c:	mov	x29, sp
  404450:	stp	x19, x20, [sp, #16]
  404454:	mov	x19, x0
  404458:	mov	x20, x1
  40445c:	mov	w0, #0xffffffd0            	// #-48
  404460:	add	x1, sp, #0x50
  404464:	stp	x21, x22, [sp, #32]
  404468:	add	x21, sp, #0x80
  40446c:	stp	x21, x21, [sp, #48]
  404470:	str	x1, [sp, #64]
  404474:	stp	w0, wzr, [sp, #72]
  404478:	stp	x2, x3, [sp, #80]
  40447c:	stp	x4, x5, [sp, #96]
  404480:	stp	x6, x7, [sp, #112]
  404484:	b	4044cc <ferror@plt+0x234c>
  404488:	ldr	x1, [x0]
  40448c:	add	x2, x0, #0xf
  404490:	and	x2, x2, #0xfffffffffffffff8
  404494:	str	x2, [sp, #48]
  404498:	cbz	x1, 404518 <ferror@plt+0x2398>
  40449c:	add	x0, x2, #0xf
  4044a0:	and	x0, x0, #0xfffffffffffffff8
  4044a4:	str	x0, [sp, #48]
  4044a8:	ldr	x22, [x2]
  4044ac:	cbz	x22, 404518 <ferror@plt+0x2398>
  4044b0:	mov	x0, x19
  4044b4:	bl	401f60 <strcmp@plt>
  4044b8:	cbz	w0, 40453c <ferror@plt+0x23bc>
  4044bc:	mov	x1, x22
  4044c0:	mov	x0, x19
  4044c4:	bl	401f60 <strcmp@plt>
  4044c8:	cbz	w0, 404540 <ferror@plt+0x23c0>
  4044cc:	ldr	w3, [sp, #72]
  4044d0:	ldr	x0, [sp, #48]
  4044d4:	tbz	w3, #31, 404488 <ferror@plt+0x2308>
  4044d8:	add	w2, w3, #0x8
  4044dc:	str	w2, [sp, #72]
  4044e0:	cmp	w2, #0x0
  4044e4:	b.gt	404488 <ferror@plt+0x2308>
  4044e8:	ldr	x1, [x21, w3, sxtw]
  4044ec:	cbz	x1, 404518 <ferror@plt+0x2398>
  4044f0:	cbz	w2, 404550 <ferror@plt+0x23d0>
  4044f4:	add	w3, w3, #0x10
  4044f8:	str	w3, [sp, #72]
  4044fc:	cmp	w3, #0x0
  404500:	b.le	404534 <ferror@plt+0x23b4>
  404504:	add	x3, x0, #0xf
  404508:	mov	x2, x0
  40450c:	and	x0, x3, #0xfffffffffffffff8
  404510:	str	x0, [sp, #48]
  404514:	b	4044a8 <ferror@plt+0x2328>
  404518:	adrp	x0, 418000 <ferror@plt+0x15e80>
  40451c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404520:	mov	x3, x19
  404524:	mov	x2, x20
  404528:	ldr	w0, [x0, #776]
  40452c:	add	x1, x1, #0xc30
  404530:	bl	4020d0 <errx@plt>
  404534:	add	x2, x21, w2, sxtw
  404538:	b	4044a8 <ferror@plt+0x2328>
  40453c:	mov	w0, #0x1                   	// #1
  404540:	ldp	x19, x20, [sp, #16]
  404544:	ldp	x21, x22, [sp, #32]
  404548:	ldp	x29, x30, [sp], #128
  40454c:	ret
  404550:	mov	x2, x0
  404554:	b	40449c <ferror@plt+0x231c>
  404558:	cbz	x1, 404584 <ferror@plt+0x2404>
  40455c:	add	x3, x0, x1
  404560:	sxtb	w2, w2
  404564:	b	404578 <ferror@plt+0x23f8>
  404568:	b.eq	404588 <ferror@plt+0x2408>  // b.none
  40456c:	add	x0, x0, #0x1
  404570:	cmp	x3, x0
  404574:	b.eq	404584 <ferror@plt+0x2404>  // b.none
  404578:	ldrsb	w1, [x0]
  40457c:	cmp	w2, w1
  404580:	cbnz	w1, 404568 <ferror@plt+0x23e8>
  404584:	mov	x0, #0x0                   	// #0
  404588:	ret
  40458c:	nop
  404590:	stp	x29, x30, [sp, #-64]!
  404594:	mov	x29, sp
  404598:	stp	x19, x20, [sp, #16]
  40459c:	mov	x19, x0
  4045a0:	stp	x21, x22, [sp, #32]
  4045a4:	mov	x21, x1
  4045a8:	adrp	x22, 418000 <ferror@plt+0x15e80>
  4045ac:	str	xzr, [sp, #56]
  4045b0:	bl	402130 <__errno_location@plt>
  4045b4:	str	wzr, [x0]
  4045b8:	cbz	x19, 4045cc <ferror@plt+0x244c>
  4045bc:	mov	x20, x0
  4045c0:	ldrsb	w0, [x19]
  4045c4:	adrp	x22, 418000 <ferror@plt+0x15e80>
  4045c8:	cbnz	w0, 4045e4 <ferror@plt+0x2464>
  4045cc:	ldr	w0, [x22, #776]
  4045d0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4045d4:	mov	x3, x19
  4045d8:	mov	x2, x21
  4045dc:	add	x1, x1, #0xc30
  4045e0:	bl	4020d0 <errx@plt>
  4045e4:	add	x1, sp, #0x38
  4045e8:	mov	x0, x19
  4045ec:	mov	w3, #0x0                   	// #0
  4045f0:	mov	w2, #0xa                   	// #10
  4045f4:	bl	401eb0 <__strtoul_internal@plt>
  4045f8:	ldr	w1, [x20]
  4045fc:	cbnz	w1, 404640 <ferror@plt+0x24c0>
  404600:	ldr	x1, [sp, #56]
  404604:	cmp	x19, x1
  404608:	b.eq	4045cc <ferror@plt+0x244c>  // b.none
  40460c:	cbz	x1, 404618 <ferror@plt+0x2498>
  404610:	ldrsb	w1, [x1]
  404614:	cbnz	w1, 4045cc <ferror@plt+0x244c>
  404618:	mov	x1, #0xffffffff            	// #4294967295
  40461c:	cmp	x0, x1
  404620:	b.hi	404660 <ferror@plt+0x24e0>  // b.pmore
  404624:	mov	x1, #0xffff                	// #65535
  404628:	cmp	x0, x1
  40462c:	b.hi	40466c <ferror@plt+0x24ec>  // b.pmore
  404630:	ldp	x19, x20, [sp, #16]
  404634:	ldp	x21, x22, [sp, #32]
  404638:	ldp	x29, x30, [sp], #64
  40463c:	ret
  404640:	ldr	w0, [x22, #776]
  404644:	cmp	w1, #0x22
  404648:	b.ne	4045cc <ferror@plt+0x244c>  // b.any
  40464c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404650:	mov	x3, x19
  404654:	mov	x2, x21
  404658:	add	x1, x1, #0xc30
  40465c:	bl	402160 <err@plt>
  404660:	mov	x1, x21
  404664:	mov	x0, x19
  404668:	bl	403ef0 <ferror@plt+0x1d70>
  40466c:	mov	x1, x21
  404670:	mov	x0, x19
  404674:	bl	403ef0 <ferror@plt+0x1d70>
  404678:	stp	x29, x30, [sp, #-64]!
  40467c:	mov	x29, sp
  404680:	stp	x19, x20, [sp, #16]
  404684:	mov	x19, x0
  404688:	stp	x21, x22, [sp, #32]
  40468c:	mov	x21, x1
  404690:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404694:	str	xzr, [sp, #56]
  404698:	bl	402130 <__errno_location@plt>
  40469c:	str	wzr, [x0]
  4046a0:	cbz	x19, 4046b4 <ferror@plt+0x2534>
  4046a4:	mov	x20, x0
  4046a8:	ldrsb	w0, [x19]
  4046ac:	adrp	x22, 418000 <ferror@plt+0x15e80>
  4046b0:	cbnz	w0, 4046cc <ferror@plt+0x254c>
  4046b4:	ldr	w0, [x22, #776]
  4046b8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4046bc:	mov	x3, x19
  4046c0:	mov	x2, x21
  4046c4:	add	x1, x1, #0xc30
  4046c8:	bl	4020d0 <errx@plt>
  4046cc:	add	x1, sp, #0x38
  4046d0:	mov	x0, x19
  4046d4:	mov	w3, #0x0                   	// #0
  4046d8:	mov	w2, #0x10                  	// #16
  4046dc:	bl	401eb0 <__strtoul_internal@plt>
  4046e0:	ldr	w1, [x20]
  4046e4:	cbnz	w1, 404728 <ferror@plt+0x25a8>
  4046e8:	ldr	x1, [sp, #56]
  4046ec:	cmp	x19, x1
  4046f0:	b.eq	4046b4 <ferror@plt+0x2534>  // b.none
  4046f4:	cbz	x1, 404700 <ferror@plt+0x2580>
  4046f8:	ldrsb	w1, [x1]
  4046fc:	cbnz	w1, 4046b4 <ferror@plt+0x2534>
  404700:	mov	x1, #0xffffffff            	// #4294967295
  404704:	cmp	x0, x1
  404708:	b.hi	404748 <ferror@plt+0x25c8>  // b.pmore
  40470c:	mov	x1, #0xffff                	// #65535
  404710:	cmp	x0, x1
  404714:	b.hi	404754 <ferror@plt+0x25d4>  // b.pmore
  404718:	ldp	x19, x20, [sp, #16]
  40471c:	ldp	x21, x22, [sp, #32]
  404720:	ldp	x29, x30, [sp], #64
  404724:	ret
  404728:	ldr	w0, [x22, #776]
  40472c:	cmp	w1, #0x22
  404730:	b.ne	4046b4 <ferror@plt+0x2534>  // b.any
  404734:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404738:	mov	x3, x19
  40473c:	mov	x2, x21
  404740:	add	x1, x1, #0xc30
  404744:	bl	402160 <err@plt>
  404748:	mov	x1, x21
  40474c:	mov	x0, x19
  404750:	bl	403ef0 <ferror@plt+0x1d70>
  404754:	mov	x1, x21
  404758:	mov	x0, x19
  40475c:	bl	403ef0 <ferror@plt+0x1d70>
  404760:	stp	x29, x30, [sp, #-64]!
  404764:	mov	x29, sp
  404768:	stp	x19, x20, [sp, #16]
  40476c:	mov	x19, x0
  404770:	stp	x21, x22, [sp, #32]
  404774:	mov	x21, x1
  404778:	adrp	x22, 418000 <ferror@plt+0x15e80>
  40477c:	str	xzr, [sp, #56]
  404780:	bl	402130 <__errno_location@plt>
  404784:	str	wzr, [x0]
  404788:	cbz	x19, 40479c <ferror@plt+0x261c>
  40478c:	mov	x20, x0
  404790:	ldrsb	w0, [x19]
  404794:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404798:	cbnz	w0, 4047b4 <ferror@plt+0x2634>
  40479c:	ldr	w0, [x22, #776]
  4047a0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4047a4:	mov	x3, x19
  4047a8:	mov	x2, x21
  4047ac:	add	x1, x1, #0xc30
  4047b0:	bl	4020d0 <errx@plt>
  4047b4:	add	x1, sp, #0x38
  4047b8:	mov	x0, x19
  4047bc:	mov	w3, #0x0                   	// #0
  4047c0:	mov	w2, #0xa                   	// #10
  4047c4:	bl	401eb0 <__strtoul_internal@plt>
  4047c8:	ldr	w1, [x20]
  4047cc:	cbnz	w1, 404804 <ferror@plt+0x2684>
  4047d0:	ldr	x1, [sp, #56]
  4047d4:	cmp	x19, x1
  4047d8:	b.eq	40479c <ferror@plt+0x261c>  // b.none
  4047dc:	cbz	x1, 4047e8 <ferror@plt+0x2668>
  4047e0:	ldrsb	w1, [x1]
  4047e4:	cbnz	w1, 40479c <ferror@plt+0x261c>
  4047e8:	mov	x1, #0xffffffff            	// #4294967295
  4047ec:	cmp	x0, x1
  4047f0:	b.hi	404824 <ferror@plt+0x26a4>  // b.pmore
  4047f4:	ldp	x19, x20, [sp, #16]
  4047f8:	ldp	x21, x22, [sp, #32]
  4047fc:	ldp	x29, x30, [sp], #64
  404800:	ret
  404804:	ldr	w0, [x22, #776]
  404808:	cmp	w1, #0x22
  40480c:	b.ne	40479c <ferror@plt+0x261c>  // b.any
  404810:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404814:	mov	x3, x19
  404818:	mov	x2, x21
  40481c:	add	x1, x1, #0xc30
  404820:	bl	402160 <err@plt>
  404824:	mov	x1, x21
  404828:	mov	x0, x19
  40482c:	bl	403ef0 <ferror@plt+0x1d70>
  404830:	stp	x29, x30, [sp, #-64]!
  404834:	mov	x29, sp
  404838:	stp	x19, x20, [sp, #16]
  40483c:	mov	x19, x0
  404840:	stp	x21, x22, [sp, #32]
  404844:	mov	x21, x1
  404848:	adrp	x22, 418000 <ferror@plt+0x15e80>
  40484c:	str	xzr, [sp, #56]
  404850:	bl	402130 <__errno_location@plt>
  404854:	str	wzr, [x0]
  404858:	cbz	x19, 40486c <ferror@plt+0x26ec>
  40485c:	mov	x20, x0
  404860:	ldrsb	w0, [x19]
  404864:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404868:	cbnz	w0, 404884 <ferror@plt+0x2704>
  40486c:	ldr	w0, [x22, #776]
  404870:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404874:	mov	x3, x19
  404878:	mov	x2, x21
  40487c:	add	x1, x1, #0xc30
  404880:	bl	4020d0 <errx@plt>
  404884:	add	x1, sp, #0x38
  404888:	mov	x0, x19
  40488c:	mov	w3, #0x0                   	// #0
  404890:	mov	w2, #0x10                  	// #16
  404894:	bl	401eb0 <__strtoul_internal@plt>
  404898:	ldr	w1, [x20]
  40489c:	cbnz	w1, 4048d4 <ferror@plt+0x2754>
  4048a0:	ldr	x1, [sp, #56]
  4048a4:	cmp	x19, x1
  4048a8:	b.eq	40486c <ferror@plt+0x26ec>  // b.none
  4048ac:	cbz	x1, 4048b8 <ferror@plt+0x2738>
  4048b0:	ldrsb	w1, [x1]
  4048b4:	cbnz	w1, 40486c <ferror@plt+0x26ec>
  4048b8:	mov	x1, #0xffffffff            	// #4294967295
  4048bc:	cmp	x0, x1
  4048c0:	b.hi	4048f4 <ferror@plt+0x2774>  // b.pmore
  4048c4:	ldp	x19, x20, [sp, #16]
  4048c8:	ldp	x21, x22, [sp, #32]
  4048cc:	ldp	x29, x30, [sp], #64
  4048d0:	ret
  4048d4:	ldr	w0, [x22, #776]
  4048d8:	cmp	w1, #0x22
  4048dc:	b.ne	40486c <ferror@plt+0x26ec>  // b.any
  4048e0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4048e4:	mov	x3, x19
  4048e8:	mov	x2, x21
  4048ec:	add	x1, x1, #0xc30
  4048f0:	bl	402160 <err@plt>
  4048f4:	mov	x1, x21
  4048f8:	mov	x0, x19
  4048fc:	bl	403ef0 <ferror@plt+0x1d70>
  404900:	stp	x29, x30, [sp, #-64]!
  404904:	mov	x29, sp
  404908:	stp	x19, x20, [sp, #16]
  40490c:	mov	x19, x0
  404910:	stp	x21, x22, [sp, #32]
  404914:	mov	x21, x1
  404918:	adrp	x22, 418000 <ferror@plt+0x15e80>
  40491c:	str	xzr, [sp, #56]
  404920:	bl	402130 <__errno_location@plt>
  404924:	str	wzr, [x0]
  404928:	cbz	x19, 40493c <ferror@plt+0x27bc>
  40492c:	mov	x20, x0
  404930:	ldrsb	w0, [x19]
  404934:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404938:	cbnz	w0, 404954 <ferror@plt+0x27d4>
  40493c:	ldr	w0, [x22, #776]
  404940:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404944:	mov	x3, x19
  404948:	mov	x2, x21
  40494c:	add	x1, x1, #0xc30
  404950:	bl	4020d0 <errx@plt>
  404954:	add	x1, sp, #0x38
  404958:	mov	x0, x19
  40495c:	mov	w3, #0x0                   	// #0
  404960:	mov	w2, #0xa                   	// #10
  404964:	bl	401e20 <__strtol_internal@plt>
  404968:	ldr	w1, [x20]
  40496c:	cbnz	w1, 404998 <ferror@plt+0x2818>
  404970:	ldr	x1, [sp, #56]
  404974:	cmp	x1, x19
  404978:	b.eq	40493c <ferror@plt+0x27bc>  // b.none
  40497c:	cbz	x1, 404988 <ferror@plt+0x2808>
  404980:	ldrsb	w1, [x1]
  404984:	cbnz	w1, 40493c <ferror@plt+0x27bc>
  404988:	ldp	x19, x20, [sp, #16]
  40498c:	ldp	x21, x22, [sp, #32]
  404990:	ldp	x29, x30, [sp], #64
  404994:	ret
  404998:	ldr	w0, [x22, #776]
  40499c:	cmp	w1, #0x22
  4049a0:	b.ne	40493c <ferror@plt+0x27bc>  // b.any
  4049a4:	adrp	x1, 406000 <ferror@plt+0x3e80>
  4049a8:	mov	x3, x19
  4049ac:	mov	x2, x21
  4049b0:	add	x1, x1, #0xc30
  4049b4:	bl	402160 <err@plt>
  4049b8:	stp	x29, x30, [sp, #-32]!
  4049bc:	mov	x29, sp
  4049c0:	stp	x19, x20, [sp, #16]
  4049c4:	mov	x19, x1
  4049c8:	mov	x20, x0
  4049cc:	bl	404900 <ferror@plt+0x2780>
  4049d0:	mov	x2, #0x80000000            	// #2147483648
  4049d4:	add	x2, x0, x2
  4049d8:	mov	x1, #0xffffffff            	// #4294967295
  4049dc:	cmp	x2, x1
  4049e0:	b.hi	4049f0 <ferror@plt+0x2870>  // b.pmore
  4049e4:	ldp	x19, x20, [sp, #16]
  4049e8:	ldp	x29, x30, [sp], #32
  4049ec:	ret
  4049f0:	bl	402130 <__errno_location@plt>
  4049f4:	mov	x4, x0
  4049f8:	adrp	x0, 418000 <ferror@plt+0x15e80>
  4049fc:	mov	w5, #0x22                  	// #34
  404a00:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404a04:	mov	x3, x20
  404a08:	ldr	w0, [x0, #776]
  404a0c:	mov	x2, x19
  404a10:	str	w5, [x4]
  404a14:	add	x1, x1, #0xc30
  404a18:	bl	402160 <err@plt>
  404a1c:	nop
  404a20:	stp	x29, x30, [sp, #-32]!
  404a24:	mov	x29, sp
  404a28:	stp	x19, x20, [sp, #16]
  404a2c:	mov	x19, x1
  404a30:	mov	x20, x0
  404a34:	bl	4049b8 <ferror@plt+0x2838>
  404a38:	add	w2, w0, #0x8, lsl #12
  404a3c:	mov	w1, #0xffff                	// #65535
  404a40:	cmp	w2, w1
  404a44:	b.hi	404a54 <ferror@plt+0x28d4>  // b.pmore
  404a48:	ldp	x19, x20, [sp, #16]
  404a4c:	ldp	x29, x30, [sp], #32
  404a50:	ret
  404a54:	bl	402130 <__errno_location@plt>
  404a58:	mov	x4, x0
  404a5c:	adrp	x0, 418000 <ferror@plt+0x15e80>
  404a60:	mov	w5, #0x22                  	// #34
  404a64:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404a68:	mov	x3, x20
  404a6c:	ldr	w0, [x0, #776]
  404a70:	mov	x2, x19
  404a74:	str	w5, [x4]
  404a78:	add	x1, x1, #0xc30
  404a7c:	bl	402160 <err@plt>
  404a80:	stp	x29, x30, [sp, #-64]!
  404a84:	mov	x29, sp
  404a88:	stp	x19, x20, [sp, #16]
  404a8c:	mov	x19, x0
  404a90:	stp	x21, x22, [sp, #32]
  404a94:	mov	x21, x1
  404a98:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404a9c:	str	xzr, [sp, #56]
  404aa0:	bl	402130 <__errno_location@plt>
  404aa4:	str	wzr, [x0]
  404aa8:	cbz	x19, 404abc <ferror@plt+0x293c>
  404aac:	mov	x20, x0
  404ab0:	ldrsb	w0, [x19]
  404ab4:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404ab8:	cbnz	w0, 404ad4 <ferror@plt+0x2954>
  404abc:	ldr	w0, [x22, #776]
  404ac0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404ac4:	mov	x3, x19
  404ac8:	mov	x2, x21
  404acc:	add	x1, x1, #0xc30
  404ad0:	bl	4020d0 <errx@plt>
  404ad4:	add	x1, sp, #0x38
  404ad8:	mov	x0, x19
  404adc:	mov	w3, #0x0                   	// #0
  404ae0:	mov	w2, #0xa                   	// #10
  404ae4:	bl	401eb0 <__strtoul_internal@plt>
  404ae8:	ldr	w1, [x20]
  404aec:	cbnz	w1, 404b18 <ferror@plt+0x2998>
  404af0:	ldr	x1, [sp, #56]
  404af4:	cmp	x19, x1
  404af8:	b.eq	404abc <ferror@plt+0x293c>  // b.none
  404afc:	cbz	x1, 404b08 <ferror@plt+0x2988>
  404b00:	ldrsb	w1, [x1]
  404b04:	cbnz	w1, 404abc <ferror@plt+0x293c>
  404b08:	ldp	x19, x20, [sp, #16]
  404b0c:	ldp	x21, x22, [sp, #32]
  404b10:	ldp	x29, x30, [sp], #64
  404b14:	ret
  404b18:	ldr	w0, [x22, #776]
  404b1c:	cmp	w1, #0x22
  404b20:	b.ne	404abc <ferror@plt+0x293c>  // b.any
  404b24:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b28:	mov	x3, x19
  404b2c:	mov	x2, x21
  404b30:	add	x1, x1, #0xc30
  404b34:	bl	402160 <err@plt>
  404b38:	stp	x29, x30, [sp, #-64]!
  404b3c:	mov	x29, sp
  404b40:	stp	x19, x20, [sp, #16]
  404b44:	mov	x19, x0
  404b48:	stp	x21, x22, [sp, #32]
  404b4c:	mov	x21, x1
  404b50:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404b54:	str	xzr, [sp, #56]
  404b58:	bl	402130 <__errno_location@plt>
  404b5c:	str	wzr, [x0]
  404b60:	cbz	x19, 404b74 <ferror@plt+0x29f4>
  404b64:	mov	x20, x0
  404b68:	ldrsb	w0, [x19]
  404b6c:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404b70:	cbnz	w0, 404b8c <ferror@plt+0x2a0c>
  404b74:	ldr	w0, [x22, #776]
  404b78:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404b7c:	mov	x3, x19
  404b80:	mov	x2, x21
  404b84:	add	x1, x1, #0xc30
  404b88:	bl	4020d0 <errx@plt>
  404b8c:	add	x1, sp, #0x38
  404b90:	mov	x0, x19
  404b94:	mov	w3, #0x0                   	// #0
  404b98:	mov	w2, #0x10                  	// #16
  404b9c:	bl	401eb0 <__strtoul_internal@plt>
  404ba0:	ldr	w1, [x20]
  404ba4:	cbnz	w1, 404bd0 <ferror@plt+0x2a50>
  404ba8:	ldr	x1, [sp, #56]
  404bac:	cmp	x19, x1
  404bb0:	b.eq	404b74 <ferror@plt+0x29f4>  // b.none
  404bb4:	cbz	x1, 404bc0 <ferror@plt+0x2a40>
  404bb8:	ldrsb	w1, [x1]
  404bbc:	cbnz	w1, 404b74 <ferror@plt+0x29f4>
  404bc0:	ldp	x19, x20, [sp, #16]
  404bc4:	ldp	x21, x22, [sp, #32]
  404bc8:	ldp	x29, x30, [sp], #64
  404bcc:	ret
  404bd0:	ldr	w0, [x22, #776]
  404bd4:	cmp	w1, #0x22
  404bd8:	b.ne	404b74 <ferror@plt+0x29f4>  // b.any
  404bdc:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404be0:	mov	x3, x19
  404be4:	mov	x2, x21
  404be8:	add	x1, x1, #0xc30
  404bec:	bl	402160 <err@plt>
  404bf0:	stp	x29, x30, [sp, #-64]!
  404bf4:	mov	x29, sp
  404bf8:	stp	x19, x20, [sp, #16]
  404bfc:	mov	x19, x0
  404c00:	stp	x21, x22, [sp, #32]
  404c04:	mov	x21, x1
  404c08:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404c0c:	str	xzr, [sp, #56]
  404c10:	bl	402130 <__errno_location@plt>
  404c14:	str	wzr, [x0]
  404c18:	cbz	x19, 404c2c <ferror@plt+0x2aac>
  404c1c:	mov	x20, x0
  404c20:	ldrsb	w0, [x19]
  404c24:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404c28:	cbnz	w0, 404c44 <ferror@plt+0x2ac4>
  404c2c:	ldr	w0, [x22, #776]
  404c30:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404c34:	mov	x3, x19
  404c38:	mov	x2, x21
  404c3c:	add	x1, x1, #0xc30
  404c40:	bl	4020d0 <errx@plt>
  404c44:	mov	x0, x19
  404c48:	add	x1, sp, #0x38
  404c4c:	bl	401ce0 <strtod@plt>
  404c50:	ldr	w0, [x20]
  404c54:	cbnz	w0, 404c80 <ferror@plt+0x2b00>
  404c58:	ldr	x0, [sp, #56]
  404c5c:	cmp	x0, x19
  404c60:	b.eq	404c2c <ferror@plt+0x2aac>  // b.none
  404c64:	cbz	x0, 404c70 <ferror@plt+0x2af0>
  404c68:	ldrsb	w0, [x0]
  404c6c:	cbnz	w0, 404c2c <ferror@plt+0x2aac>
  404c70:	ldp	x19, x20, [sp, #16]
  404c74:	ldp	x21, x22, [sp, #32]
  404c78:	ldp	x29, x30, [sp], #64
  404c7c:	ret
  404c80:	cmp	w0, #0x22
  404c84:	ldr	w0, [x22, #776]
  404c88:	b.ne	404c2c <ferror@plt+0x2aac>  // b.any
  404c8c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404c90:	mov	x3, x19
  404c94:	mov	x2, x21
  404c98:	add	x1, x1, #0xc30
  404c9c:	bl	402160 <err@plt>
  404ca0:	stp	x29, x30, [sp, #-64]!
  404ca4:	mov	x29, sp
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	mov	x19, x0
  404cb0:	stp	x21, x22, [sp, #32]
  404cb4:	mov	x21, x1
  404cb8:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404cbc:	str	xzr, [sp, #56]
  404cc0:	bl	402130 <__errno_location@plt>
  404cc4:	str	wzr, [x0]
  404cc8:	cbz	x19, 404cdc <ferror@plt+0x2b5c>
  404ccc:	mov	x20, x0
  404cd0:	ldrsb	w0, [x19]
  404cd4:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404cd8:	cbnz	w0, 404cf4 <ferror@plt+0x2b74>
  404cdc:	ldr	w0, [x22, #776]
  404ce0:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404ce4:	mov	x3, x19
  404ce8:	mov	x2, x21
  404cec:	add	x1, x1, #0xc30
  404cf0:	bl	4020d0 <errx@plt>
  404cf4:	add	x1, sp, #0x38
  404cf8:	mov	x0, x19
  404cfc:	mov	w2, #0xa                   	// #10
  404d00:	bl	401f90 <strtol@plt>
  404d04:	ldr	w1, [x20]
  404d08:	cbnz	w1, 404d34 <ferror@plt+0x2bb4>
  404d0c:	ldr	x1, [sp, #56]
  404d10:	cmp	x1, x19
  404d14:	b.eq	404cdc <ferror@plt+0x2b5c>  // b.none
  404d18:	cbz	x1, 404d24 <ferror@plt+0x2ba4>
  404d1c:	ldrsb	w1, [x1]
  404d20:	cbnz	w1, 404cdc <ferror@plt+0x2b5c>
  404d24:	ldp	x19, x20, [sp, #16]
  404d28:	ldp	x21, x22, [sp, #32]
  404d2c:	ldp	x29, x30, [sp], #64
  404d30:	ret
  404d34:	ldr	w0, [x22, #776]
  404d38:	cmp	w1, #0x22
  404d3c:	b.ne	404cdc <ferror@plt+0x2b5c>  // b.any
  404d40:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404d44:	mov	x3, x19
  404d48:	mov	x2, x21
  404d4c:	add	x1, x1, #0xc30
  404d50:	bl	402160 <err@plt>
  404d54:	nop
  404d58:	stp	x29, x30, [sp, #-64]!
  404d5c:	mov	x29, sp
  404d60:	stp	x19, x20, [sp, #16]
  404d64:	mov	x19, x0
  404d68:	stp	x21, x22, [sp, #32]
  404d6c:	mov	x21, x1
  404d70:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404d74:	str	xzr, [sp, #56]
  404d78:	bl	402130 <__errno_location@plt>
  404d7c:	str	wzr, [x0]
  404d80:	cbz	x19, 404d94 <ferror@plt+0x2c14>
  404d84:	mov	x20, x0
  404d88:	ldrsb	w0, [x19]
  404d8c:	adrp	x22, 418000 <ferror@plt+0x15e80>
  404d90:	cbnz	w0, 404dac <ferror@plt+0x2c2c>
  404d94:	ldr	w0, [x22, #776]
  404d98:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404d9c:	mov	x3, x19
  404da0:	mov	x2, x21
  404da4:	add	x1, x1, #0xc30
  404da8:	bl	4020d0 <errx@plt>
  404dac:	add	x1, sp, #0x38
  404db0:	mov	x0, x19
  404db4:	mov	w2, #0xa                   	// #10
  404db8:	bl	401c40 <strtoul@plt>
  404dbc:	ldr	w1, [x20]
  404dc0:	cbnz	w1, 404dec <ferror@plt+0x2c6c>
  404dc4:	ldr	x1, [sp, #56]
  404dc8:	cmp	x1, x19
  404dcc:	b.eq	404d94 <ferror@plt+0x2c14>  // b.none
  404dd0:	cbz	x1, 404ddc <ferror@plt+0x2c5c>
  404dd4:	ldrsb	w1, [x1]
  404dd8:	cbnz	w1, 404d94 <ferror@plt+0x2c14>
  404ddc:	ldp	x19, x20, [sp, #16]
  404de0:	ldp	x21, x22, [sp, #32]
  404de4:	ldp	x29, x30, [sp], #64
  404de8:	ret
  404dec:	ldr	w0, [x22, #776]
  404df0:	cmp	w1, #0x22
  404df4:	b.ne	404d94 <ferror@plt+0x2c14>  // b.any
  404df8:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404dfc:	mov	x3, x19
  404e00:	mov	x2, x21
  404e04:	add	x1, x1, #0xc30
  404e08:	bl	402160 <err@plt>
  404e0c:	nop
  404e10:	stp	x29, x30, [sp, #-48]!
  404e14:	mov	x29, sp
  404e18:	stp	x19, x20, [sp, #16]
  404e1c:	mov	x19, x1
  404e20:	mov	x20, x0
  404e24:	add	x1, sp, #0x28
  404e28:	bl	404310 <ferror@plt+0x2190>
  404e2c:	cbz	w0, 404e64 <ferror@plt+0x2ce4>
  404e30:	bl	402130 <__errno_location@plt>
  404e34:	ldr	w1, [x0]
  404e38:	adrp	x2, 418000 <ferror@plt+0x15e80>
  404e3c:	mov	x3, x20
  404e40:	ldr	w0, [x2, #776]
  404e44:	mov	x2, x19
  404e48:	cbz	w1, 404e58 <ferror@plt+0x2cd8>
  404e4c:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404e50:	add	x1, x1, #0xc30
  404e54:	bl	402160 <err@plt>
  404e58:	adrp	x1, 406000 <ferror@plt+0x3e80>
  404e5c:	add	x1, x1, #0xc30
  404e60:	bl	4020d0 <errx@plt>
  404e64:	ldp	x19, x20, [sp, #16]
  404e68:	ldr	x0, [sp, #40]
  404e6c:	ldp	x29, x30, [sp], #48
  404e70:	ret
  404e74:	nop
  404e78:	stp	x29, x30, [sp, #-32]!
  404e7c:	mov	x29, sp
  404e80:	str	x19, [sp, #16]
  404e84:	mov	x19, x1
  404e88:	mov	x1, x2
  404e8c:	bl	404bf0 <ferror@plt+0x2a70>
  404e90:	fcvtzs	d2, d0
  404e94:	mov	x0, #0x848000000000        	// #145685290680320
  404e98:	movk	x0, #0x412e, lsl #48
  404e9c:	fmov	d1, x0
  404ea0:	scvtf	d3, d2
  404ea4:	fsub	d0, d0, d3
  404ea8:	fmul	d0, d0, d1
  404eac:	fcvtzs	d0, d0
  404eb0:	stp	d2, d0, [x19]
  404eb4:	ldr	x19, [sp, #16]
  404eb8:	ldp	x29, x30, [sp], #32
  404ebc:	ret
  404ec0:	mov	w2, w0
  404ec4:	mov	x0, x1
  404ec8:	and	w1, w2, #0xf000
  404ecc:	add	x14, x0, #0x1
  404ed0:	cmp	w1, #0x4, lsl #12
  404ed4:	add	x13, x0, #0x2
  404ed8:	add	x12, x0, #0x3
  404edc:	add	x11, x0, #0x4
  404ee0:	add	x10, x0, #0x5
  404ee4:	add	x9, x0, #0x6
  404ee8:	add	x8, x0, #0x7
  404eec:	add	x7, x0, #0x8
  404ef0:	add	x6, x0, #0x9
  404ef4:	b.eq	405060 <ferror@plt+0x2ee0>  // b.none
  404ef8:	cmp	w1, #0xa, lsl #12
  404efc:	b.eq	404f54 <ferror@plt+0x2dd4>  // b.none
  404f00:	cmp	w1, #0x2, lsl #12
  404f04:	b.eq	405080 <ferror@plt+0x2f00>  // b.none
  404f08:	cmp	w1, #0x6, lsl #12
  404f0c:	b.eq	405070 <ferror@plt+0x2ef0>  // b.none
  404f10:	cmp	w1, #0xc, lsl #12
  404f14:	b.eq	405090 <ferror@plt+0x2f10>  // b.none
  404f18:	cmp	w1, #0x1, lsl #12
  404f1c:	b.eq	4050a0 <ferror@plt+0x2f20>  // b.none
  404f20:	cmp	w1, #0x8, lsl #12
  404f24:	b.eq	4050b0 <ferror@plt+0x2f30>  // b.none
  404f28:	mov	x4, x6
  404f2c:	mov	x6, x7
  404f30:	mov	x7, x8
  404f34:	mov	x8, x9
  404f38:	mov	x9, x10
  404f3c:	mov	x10, x11
  404f40:	mov	x11, x12
  404f44:	mov	x12, x13
  404f48:	mov	x13, x14
  404f4c:	mov	x14, x0
  404f50:	b	404f60 <ferror@plt+0x2de0>
  404f54:	mov	x4, x0
  404f58:	mov	w1, #0x6c                  	// #108
  404f5c:	strb	w1, [x4], #10
  404f60:	tst	x2, #0x100
  404f64:	mov	w5, #0x2d                  	// #45
  404f68:	mov	w3, #0x72                  	// #114
  404f6c:	csel	w3, w3, w5, ne  // ne = any
  404f70:	tst	x2, #0x80
  404f74:	strb	w3, [x14]
  404f78:	mov	w3, #0x77                  	// #119
  404f7c:	csel	w3, w3, w5, ne  // ne = any
  404f80:	strb	w3, [x13]
  404f84:	and	w1, w2, #0x40
  404f88:	tbz	w2, #11, 405028 <ferror@plt+0x2ea8>
  404f8c:	cmp	w1, #0x0
  404f90:	mov	w3, #0x53                  	// #83
  404f94:	mov	w1, #0x73                  	// #115
  404f98:	csel	w1, w1, w3, ne  // ne = any
  404f9c:	tst	x2, #0x20
  404fa0:	strb	w1, [x12]
  404fa4:	mov	w5, #0x2d                  	// #45
  404fa8:	mov	w3, #0x72                  	// #114
  404fac:	csel	w3, w3, w5, ne  // ne = any
  404fb0:	tst	x2, #0x10
  404fb4:	strb	w3, [x11]
  404fb8:	mov	w3, #0x77                  	// #119
  404fbc:	csel	w3, w3, w5, ne  // ne = any
  404fc0:	strb	w3, [x10]
  404fc4:	and	w1, w2, #0x8
  404fc8:	tbz	w2, #10, 405050 <ferror@plt+0x2ed0>
  404fcc:	cmp	w1, #0x0
  404fd0:	mov	w3, #0x53                  	// #83
  404fd4:	mov	w1, #0x73                  	// #115
  404fd8:	csel	w1, w1, w3, ne  // ne = any
  404fdc:	tst	x2, #0x4
  404fe0:	strb	w1, [x9]
  404fe4:	mov	w5, #0x2d                  	// #45
  404fe8:	mov	w3, #0x72                  	// #114
  404fec:	csel	w3, w3, w5, ne  // ne = any
  404ff0:	tst	x2, #0x2
  404ff4:	strb	w3, [x8]
  404ff8:	mov	w3, #0x77                  	// #119
  404ffc:	csel	w3, w3, w5, ne  // ne = any
  405000:	strb	w3, [x7]
  405004:	and	w1, w2, #0x1
  405008:	tbz	w2, #9, 405038 <ferror@plt+0x2eb8>
  40500c:	cmp	w1, #0x0
  405010:	mov	w2, #0x54                  	// #84
  405014:	mov	w1, #0x74                  	// #116
  405018:	csel	w1, w1, w2, ne  // ne = any
  40501c:	strb	w1, [x6]
  405020:	strb	wzr, [x4]
  405024:	ret
  405028:	cmp	w1, #0x0
  40502c:	mov	w1, #0x78                  	// #120
  405030:	csel	w1, w1, w5, ne  // ne = any
  405034:	b	404f9c <ferror@plt+0x2e1c>
  405038:	cmp	w1, #0x0
  40503c:	mov	w1, #0x78                  	// #120
  405040:	csel	w1, w1, w5, ne  // ne = any
  405044:	strb	w1, [x6]
  405048:	strb	wzr, [x4]
  40504c:	ret
  405050:	cmp	w1, #0x0
  405054:	mov	w1, #0x78                  	// #120
  405058:	csel	w1, w1, w5, ne  // ne = any
  40505c:	b	404fdc <ferror@plt+0x2e5c>
  405060:	mov	x4, x0
  405064:	mov	w1, #0x64                  	// #100
  405068:	strb	w1, [x4], #10
  40506c:	b	404f60 <ferror@plt+0x2de0>
  405070:	mov	x4, x0
  405074:	mov	w1, #0x62                  	// #98
  405078:	strb	w1, [x4], #10
  40507c:	b	404f60 <ferror@plt+0x2de0>
  405080:	mov	x4, x0
  405084:	mov	w1, #0x63                  	// #99
  405088:	strb	w1, [x4], #10
  40508c:	b	404f60 <ferror@plt+0x2de0>
  405090:	mov	x4, x0
  405094:	mov	w1, #0x73                  	// #115
  405098:	strb	w1, [x4], #10
  40509c:	b	404f60 <ferror@plt+0x2de0>
  4050a0:	mov	x4, x0
  4050a4:	mov	w1, #0x70                  	// #112
  4050a8:	strb	w1, [x4], #10
  4050ac:	b	404f60 <ferror@plt+0x2de0>
  4050b0:	mov	x4, x0
  4050b4:	mov	w1, #0x2d                  	// #45
  4050b8:	strb	w1, [x4], #10
  4050bc:	b	404f60 <ferror@plt+0x2de0>
  4050c0:	stp	x29, x30, [sp, #-96]!
  4050c4:	mov	x29, sp
  4050c8:	stp	x19, x20, [sp, #16]
  4050cc:	add	x20, sp, #0x38
  4050d0:	mov	x4, x20
  4050d4:	stp	x21, x22, [sp, #32]
  4050d8:	tbz	w0, #1, 4050e8 <ferror@plt+0x2f68>
  4050dc:	add	x4, x20, #0x1
  4050e0:	mov	w2, #0x20                  	// #32
  4050e4:	strb	w2, [sp, #56]
  4050e8:	cmp	x1, #0x3ff
  4050ec:	b.ls	405234 <ferror@plt+0x30b4>  // b.plast
  4050f0:	mov	x2, #0xfffff               	// #1048575
  4050f4:	cmp	x1, x2
  4050f8:	b.ls	4052b0 <ferror@plt+0x3130>  // b.plast
  4050fc:	mov	x2, #0x3fffffff            	// #1073741823
  405100:	cmp	x1, x2
  405104:	b.ls	4052bc <ferror@plt+0x313c>  // b.plast
  405108:	mov	x2, #0xffffffffff          	// #1099511627775
  40510c:	cmp	x1, x2
  405110:	b.ls	4052c8 <ferror@plt+0x3148>  // b.plast
  405114:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405118:	cmp	x1, x2
  40511c:	b.ls	4052d4 <ferror@plt+0x3154>  // b.plast
  405120:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  405124:	cmp	x1, x2
  405128:	b.ls	4052e0 <ferror@plt+0x3160>  // b.plast
  40512c:	mov	w3, #0x3c                  	// #60
  405130:	mov	w6, #0x46                  	// #70
  405134:	mov	w7, #0xcccd                	// #52429
  405138:	adrp	x8, 406000 <ferror@plt+0x3e80>
  40513c:	movk	w7, #0xcccc, lsl #16
  405140:	add	x8, x8, #0xc68
  405144:	mov	x2, #0xffffffffffffffff    	// #-1
  405148:	lsr	x22, x1, x3
  40514c:	umull	x7, w3, w7
  405150:	lsl	x2, x2, x3
  405154:	bic	x2, x1, x2
  405158:	and	w5, w0, #0x1
  40515c:	mov	w3, w22
  405160:	lsr	x7, x7, #35
  405164:	ldrsb	w1, [x8, w7, sxtw]
  405168:	strb	w1, [x4]
  40516c:	cmp	w1, #0x42
  405170:	add	x1, x4, #0x1
  405174:	csel	w5, w5, wzr, ne  // ne = any
  405178:	cbz	w5, 405188 <ferror@plt+0x3008>
  40517c:	add	x1, x4, #0x3
  405180:	mov	w5, #0x4269                	// #17001
  405184:	sturh	w5, [x4, #1]
  405188:	strb	wzr, [x1]
  40518c:	cbz	x2, 405240 <ferror@plt+0x30c0>
  405190:	sub	w6, w6, #0x14
  405194:	lsr	x2, x2, x6
  405198:	tbz	w0, #2, 405274 <ferror@plt+0x30f4>
  40519c:	add	x2, x2, #0x5
  4051a0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4051a4:	movk	x0, #0xcccd
  4051a8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4051ac:	movk	x4, #0x1999, lsl #48
  4051b0:	umulh	x19, x2, x0
  4051b4:	lsr	x19, x19, #3
  4051b8:	mul	x1, x19, x0
  4051bc:	umulh	x0, x19, x0
  4051c0:	ror	x1, x1, #1
  4051c4:	lsr	x0, x0, #3
  4051c8:	cmp	x1, x4
  4051cc:	csel	x19, x19, x0, hi  // hi = pmore
  4051d0:	cbz	x19, 405240 <ferror@plt+0x30c0>
  4051d4:	bl	401d90 <localeconv@plt>
  4051d8:	cbz	x0, 4052a4 <ferror@plt+0x3124>
  4051dc:	ldr	x4, [x0]
  4051e0:	cbz	x4, 4052a4 <ferror@plt+0x3124>
  4051e4:	ldrsb	w1, [x4]
  4051e8:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4051ec:	add	x0, x0, #0xc60
  4051f0:	cmp	w1, #0x0
  4051f4:	csel	x4, x0, x4, eq  // eq = none
  4051f8:	mov	x6, x20
  4051fc:	mov	x5, x19
  405200:	mov	w3, w22
  405204:	adrp	x2, 406000 <ferror@plt+0x3e80>
  405208:	add	x2, x2, #0xc70
  40520c:	add	x21, sp, #0x40
  405210:	mov	x1, #0x20                  	// #32
  405214:	mov	x0, x21
  405218:	bl	401d80 <snprintf@plt>
  40521c:	mov	x0, x21
  405220:	bl	401ec0 <strdup@plt>
  405224:	ldp	x19, x20, [sp, #16]
  405228:	ldp	x21, x22, [sp, #32]
  40522c:	ldp	x29, x30, [sp], #96
  405230:	ret
  405234:	mov	w3, w1
  405238:	mov	w0, #0x42                  	// #66
  40523c:	strh	w0, [x4]
  405240:	mov	x4, x20
  405244:	adrp	x2, 406000 <ferror@plt+0x3e80>
  405248:	add	x2, x2, #0xc80
  40524c:	add	x21, sp, #0x40
  405250:	mov	x1, #0x20                  	// #32
  405254:	mov	x0, x21
  405258:	bl	401d80 <snprintf@plt>
  40525c:	mov	x0, x21
  405260:	bl	401ec0 <strdup@plt>
  405264:	ldp	x19, x20, [sp, #16]
  405268:	ldp	x21, x22, [sp, #32]
  40526c:	ldp	x29, x30, [sp], #96
  405270:	ret
  405274:	add	x2, x2, #0x32
  405278:	mov	x5, #0xf5c3                	// #62915
  40527c:	movk	x5, #0x5c28, lsl #16
  405280:	lsr	x19, x2, #2
  405284:	movk	x5, #0xc28f, lsl #32
  405288:	movk	x5, #0x28f5, lsl #48
  40528c:	umulh	x19, x19, x5
  405290:	lsr	x19, x19, #2
  405294:	cmp	x19, #0xa
  405298:	b.ne	4051d0 <ferror@plt+0x3050>  // b.any
  40529c:	add	w3, w22, #0x1
  4052a0:	b	405240 <ferror@plt+0x30c0>
  4052a4:	adrp	x4, 406000 <ferror@plt+0x3e80>
  4052a8:	add	x4, x4, #0xc60
  4052ac:	b	4051f8 <ferror@plt+0x3078>
  4052b0:	mov	w6, #0x14                  	// #20
  4052b4:	sub	w3, w6, #0xa
  4052b8:	b	405134 <ferror@plt+0x2fb4>
  4052bc:	mov	w6, #0x1e                  	// #30
  4052c0:	sub	w3, w6, #0xa
  4052c4:	b	405134 <ferror@plt+0x2fb4>
  4052c8:	mov	w6, #0x28                  	// #40
  4052cc:	sub	w3, w6, #0xa
  4052d0:	b	405134 <ferror@plt+0x2fb4>
  4052d4:	mov	w6, #0x32                  	// #50
  4052d8:	sub	w3, w6, #0xa
  4052dc:	b	405134 <ferror@plt+0x2fb4>
  4052e0:	mov	w6, #0x3c                  	// #60
  4052e4:	sub	w3, w6, #0xa
  4052e8:	b	405134 <ferror@plt+0x2fb4>
  4052ec:	nop
  4052f0:	cbz	x0, 4053ec <ferror@plt+0x326c>
  4052f4:	stp	x29, x30, [sp, #-64]!
  4052f8:	mov	x29, sp
  4052fc:	stp	x19, x20, [sp, #16]
  405300:	mov	x20, x0
  405304:	ldrsb	w4, [x0]
  405308:	cbz	w4, 4053dc <ferror@plt+0x325c>
  40530c:	cmp	x1, #0x0
  405310:	stp	x21, x22, [sp, #32]
  405314:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405318:	stp	x23, x24, [sp, #48]
  40531c:	mov	x21, x2
  405320:	mov	x23, x1
  405324:	mov	x22, x3
  405328:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  40532c:	b.eq	4053d4 <ferror@plt+0x3254>  // b.none
  405330:	mov	x19, #0x0                   	// #0
  405334:	nop
  405338:	cmp	w4, #0x2c
  40533c:	ldrsb	w4, [x20, #1]
  405340:	b.eq	40536c <ferror@plt+0x31ec>  // b.none
  405344:	cbz	w4, 405374 <ferror@plt+0x31f4>
  405348:	add	x20, x20, #0x1
  40534c:	cmp	x21, x19
  405350:	b.hi	405338 <ferror@plt+0x31b8>  // b.pmore
  405354:	mov	w0, #0xfffffffe            	// #-2
  405358:	ldp	x19, x20, [sp, #16]
  40535c:	ldp	x21, x22, [sp, #32]
  405360:	ldp	x23, x24, [sp, #48]
  405364:	ldp	x29, x30, [sp], #64
  405368:	ret
  40536c:	mov	x24, x20
  405370:	cbnz	w4, 405378 <ferror@plt+0x31f8>
  405374:	add	x24, x20, #0x1
  405378:	cmp	x0, x24
  40537c:	b.cs	4053d4 <ferror@plt+0x3254>  // b.hs, b.nlast
  405380:	sub	x1, x24, x0
  405384:	blr	x22
  405388:	cmn	w0, #0x1
  40538c:	b.eq	4053d4 <ferror@plt+0x3254>  // b.none
  405390:	str	w0, [x23, x19, lsl #2]
  405394:	add	x19, x19, #0x1
  405398:	ldrsb	w0, [x24]
  40539c:	cbz	w0, 4053bc <ferror@plt+0x323c>
  4053a0:	mov	x0, x20
  4053a4:	ldrsb	w4, [x0, #1]!
  4053a8:	cbz	w4, 4053bc <ferror@plt+0x323c>
  4053ac:	cmp	x21, x19
  4053b0:	b.ls	405354 <ferror@plt+0x31d4>  // b.plast
  4053b4:	mov	x20, x0
  4053b8:	b	405338 <ferror@plt+0x31b8>
  4053bc:	mov	w0, w19
  4053c0:	ldp	x19, x20, [sp, #16]
  4053c4:	ldp	x21, x22, [sp, #32]
  4053c8:	ldp	x23, x24, [sp, #48]
  4053cc:	ldp	x29, x30, [sp], #64
  4053d0:	ret
  4053d4:	ldp	x21, x22, [sp, #32]
  4053d8:	ldp	x23, x24, [sp, #48]
  4053dc:	mov	w0, #0xffffffff            	// #-1
  4053e0:	ldp	x19, x20, [sp, #16]
  4053e4:	ldp	x29, x30, [sp], #64
  4053e8:	ret
  4053ec:	mov	w0, #0xffffffff            	// #-1
  4053f0:	ret
  4053f4:	nop
  4053f8:	cbz	x0, 405474 <ferror@plt+0x32f4>
  4053fc:	stp	x29, x30, [sp, #-32]!
  405400:	mov	x29, sp
  405404:	str	x19, [sp, #16]
  405408:	mov	x19, x3
  40540c:	mov	x3, x4
  405410:	cmp	x19, #0x0
  405414:	ldrsb	w4, [x0]
  405418:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40541c:	b.eq	40546c <ferror@plt+0x32ec>  // b.none
  405420:	ldr	x5, [x19]
  405424:	cmp	x5, x2
  405428:	b.hi	40546c <ferror@plt+0x32ec>  // b.pmore
  40542c:	cmp	w4, #0x2b
  405430:	b.eq	40545c <ferror@plt+0x32dc>  // b.none
  405434:	str	xzr, [x19]
  405438:	bl	4052f0 <ferror@plt+0x3170>
  40543c:	cmp	w0, #0x0
  405440:	b.le	405450 <ferror@plt+0x32d0>
  405444:	ldr	x1, [x19]
  405448:	add	x1, x1, w0, sxtw
  40544c:	str	x1, [x19]
  405450:	ldr	x19, [sp, #16]
  405454:	ldp	x29, x30, [sp], #32
  405458:	ret
  40545c:	add	x0, x0, #0x1
  405460:	add	x1, x1, x5, lsl #2
  405464:	sub	x2, x2, x5
  405468:	b	405438 <ferror@plt+0x32b8>
  40546c:	mov	w0, #0xffffffff            	// #-1
  405470:	b	405450 <ferror@plt+0x32d0>
  405474:	mov	w0, #0xffffffff            	// #-1
  405478:	ret
  40547c:	nop
  405480:	cmp	x2, #0x0
  405484:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405488:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40548c:	b.eq	405568 <ferror@plt+0x33e8>  // b.none
  405490:	stp	x29, x30, [sp, #-64]!
  405494:	mov	x29, sp
  405498:	stp	x19, x20, [sp, #16]
  40549c:	mov	x20, x2
  4054a0:	mov	x19, x0
  4054a4:	stp	x21, x22, [sp, #32]
  4054a8:	mov	w21, #0x1                   	// #1
  4054ac:	str	x23, [sp, #48]
  4054b0:	mov	x23, x1
  4054b4:	ldrsb	w3, [x0]
  4054b8:	cbz	w3, 405550 <ferror@plt+0x33d0>
  4054bc:	nop
  4054c0:	cmp	w3, #0x2c
  4054c4:	ldrsb	w3, [x19, #1]
  4054c8:	b.eq	4054e0 <ferror@plt+0x3360>  // b.none
  4054cc:	cbz	w3, 40552c <ferror@plt+0x33ac>
  4054d0:	add	x19, x19, #0x1
  4054d4:	cmp	w3, #0x2c
  4054d8:	ldrsb	w3, [x19, #1]
  4054dc:	b.ne	4054cc <ferror@plt+0x334c>  // b.any
  4054e0:	mov	x22, x19
  4054e4:	cbz	w3, 40552c <ferror@plt+0x33ac>
  4054e8:	cmp	x0, x22
  4054ec:	b.cs	405538 <ferror@plt+0x33b8>  // b.hs, b.nlast
  4054f0:	sub	x1, x22, x0
  4054f4:	blr	x20
  4054f8:	tbnz	w0, #31, 40553c <ferror@plt+0x33bc>
  4054fc:	asr	w2, w0, #3
  405500:	and	w0, w0, #0x7
  405504:	lsl	w0, w21, w0
  405508:	ldrb	w1, [x23, w2, sxtw]
  40550c:	orr	w0, w0, w1
  405510:	strb	w0, [x23, w2, sxtw]
  405514:	ldrsb	w0, [x22]
  405518:	cbz	w0, 405550 <ferror@plt+0x33d0>
  40551c:	ldrsb	w3, [x19, #1]!
  405520:	cbz	w3, 405550 <ferror@plt+0x33d0>
  405524:	mov	x0, x19
  405528:	b	4054c0 <ferror@plt+0x3340>
  40552c:	add	x22, x19, #0x1
  405530:	cmp	x0, x22
  405534:	b.cc	4054f0 <ferror@plt+0x3370>  // b.lo, b.ul, b.last
  405538:	mov	w0, #0xffffffff            	// #-1
  40553c:	ldp	x19, x20, [sp, #16]
  405540:	ldp	x21, x22, [sp, #32]
  405544:	ldr	x23, [sp, #48]
  405548:	ldp	x29, x30, [sp], #64
  40554c:	ret
  405550:	mov	w0, #0x0                   	// #0
  405554:	ldp	x19, x20, [sp, #16]
  405558:	ldp	x21, x22, [sp, #32]
  40555c:	ldr	x23, [sp, #48]
  405560:	ldp	x29, x30, [sp], #64
  405564:	ret
  405568:	mov	w0, #0xffffffea            	// #-22
  40556c:	ret
  405570:	cmp	x2, #0x0
  405574:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405578:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40557c:	b.eq	40563c <ferror@plt+0x34bc>  // b.none
  405580:	stp	x29, x30, [sp, #-48]!
  405584:	mov	x29, sp
  405588:	stp	x19, x20, [sp, #16]
  40558c:	mov	x19, x0
  405590:	stp	x21, x22, [sp, #32]
  405594:	mov	x21, x2
  405598:	mov	x22, x1
  40559c:	ldrsb	w3, [x0]
  4055a0:	cbz	w3, 405628 <ferror@plt+0x34a8>
  4055a4:	nop
  4055a8:	cmp	w3, #0x2c
  4055ac:	ldrsb	w3, [x19, #1]
  4055b0:	b.eq	4055c8 <ferror@plt+0x3448>  // b.none
  4055b4:	cbz	w3, 405608 <ferror@plt+0x3488>
  4055b8:	add	x19, x19, #0x1
  4055bc:	cmp	w3, #0x2c
  4055c0:	ldrsb	w3, [x19, #1]
  4055c4:	b.ne	4055b4 <ferror@plt+0x3434>  // b.any
  4055c8:	mov	x20, x19
  4055cc:	cbz	w3, 405608 <ferror@plt+0x3488>
  4055d0:	cmp	x0, x20
  4055d4:	b.cs	405614 <ferror@plt+0x3494>  // b.hs, b.nlast
  4055d8:	sub	x1, x20, x0
  4055dc:	blr	x21
  4055e0:	tbnz	x0, #63, 405618 <ferror@plt+0x3498>
  4055e4:	ldr	x2, [x22]
  4055e8:	orr	x0, x2, x0
  4055ec:	str	x0, [x22]
  4055f0:	ldrsb	w0, [x20]
  4055f4:	cbz	w0, 405628 <ferror@plt+0x34a8>
  4055f8:	ldrsb	w3, [x19, #1]!
  4055fc:	cbz	w3, 405628 <ferror@plt+0x34a8>
  405600:	mov	x0, x19
  405604:	b	4055a8 <ferror@plt+0x3428>
  405608:	add	x20, x19, #0x1
  40560c:	cmp	x0, x20
  405610:	b.cc	4055d8 <ferror@plt+0x3458>  // b.lo, b.ul, b.last
  405614:	mov	w0, #0xffffffff            	// #-1
  405618:	ldp	x19, x20, [sp, #16]
  40561c:	ldp	x21, x22, [sp, #32]
  405620:	ldp	x29, x30, [sp], #48
  405624:	ret
  405628:	mov	w0, #0x0                   	// #0
  40562c:	ldp	x19, x20, [sp, #16]
  405630:	ldp	x21, x22, [sp, #32]
  405634:	ldp	x29, x30, [sp], #48
  405638:	ret
  40563c:	mov	w0, #0xffffffea            	// #-22
  405640:	ret
  405644:	nop
  405648:	stp	x29, x30, [sp, #-80]!
  40564c:	mov	x29, sp
  405650:	str	xzr, [sp, #72]
  405654:	cbz	x0, 4056e8 <ferror@plt+0x3568>
  405658:	stp	x19, x20, [sp, #16]
  40565c:	mov	x19, x0
  405660:	mov	x20, x2
  405664:	stp	x21, x22, [sp, #32]
  405668:	mov	w21, w3
  40566c:	stp	x23, x24, [sp, #48]
  405670:	mov	x23, x1
  405674:	str	w3, [x1]
  405678:	str	w3, [x2]
  40567c:	bl	402130 <__errno_location@plt>
  405680:	str	wzr, [x0]
  405684:	mov	x22, x0
  405688:	ldrsb	w0, [x19]
  40568c:	cmp	w0, #0x3a
  405690:	b.eq	4056f4 <ferror@plt+0x3574>  // b.none
  405694:	add	x24, sp, #0x48
  405698:	mov	x0, x19
  40569c:	mov	x1, x24
  4056a0:	mov	w2, #0xa                   	// #10
  4056a4:	bl	401f90 <strtol@plt>
  4056a8:	str	w0, [x23]
  4056ac:	str	w0, [x20]
  4056b0:	ldr	w0, [x22]
  4056b4:	cbnz	w0, 40572c <ferror@plt+0x35ac>
  4056b8:	ldr	x2, [sp, #72]
  4056bc:	cmp	x2, #0x0
  4056c0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4056c4:	b.eq	40572c <ferror@plt+0x35ac>  // b.none
  4056c8:	ldrsb	w3, [x2]
  4056cc:	cmp	w3, #0x3a
  4056d0:	b.eq	405740 <ferror@plt+0x35c0>  // b.none
  4056d4:	cmp	w3, #0x2d
  4056d8:	b.eq	40575c <ferror@plt+0x35dc>  // b.none
  4056dc:	ldp	x19, x20, [sp, #16]
  4056e0:	ldp	x21, x22, [sp, #32]
  4056e4:	ldp	x23, x24, [sp, #48]
  4056e8:	mov	w0, #0x0                   	// #0
  4056ec:	ldp	x29, x30, [sp], #80
  4056f0:	ret
  4056f4:	add	x19, x19, #0x1
  4056f8:	add	x1, sp, #0x48
  4056fc:	mov	x0, x19
  405700:	mov	w2, #0xa                   	// #10
  405704:	bl	401f90 <strtol@plt>
  405708:	str	w0, [x20]
  40570c:	ldr	w0, [x22]
  405710:	cbnz	w0, 40572c <ferror@plt+0x35ac>
  405714:	ldr	x0, [sp, #72]
  405718:	cbz	x0, 40572c <ferror@plt+0x35ac>
  40571c:	ldrsb	w1, [x0]
  405720:	cmp	w1, #0x0
  405724:	ccmp	x0, x19, #0x4, eq  // eq = none
  405728:	b.ne	4056dc <ferror@plt+0x355c>  // b.any
  40572c:	mov	w0, #0xffffffff            	// #-1
  405730:	ldp	x19, x20, [sp, #16]
  405734:	ldp	x21, x22, [sp, #32]
  405738:	ldp	x23, x24, [sp, #48]
  40573c:	b	4056ec <ferror@plt+0x356c>
  405740:	ldrsb	w1, [x2, #1]
  405744:	cbnz	w1, 40575c <ferror@plt+0x35dc>
  405748:	ldp	x23, x24, [sp, #48]
  40574c:	str	w21, [x20]
  405750:	ldp	x19, x20, [sp, #16]
  405754:	ldp	x21, x22, [sp, #32]
  405758:	b	4056ec <ferror@plt+0x356c>
  40575c:	str	wzr, [x22]
  405760:	add	x19, x2, #0x1
  405764:	mov	x1, x24
  405768:	mov	x0, x19
  40576c:	mov	w2, #0xa                   	// #10
  405770:	str	xzr, [sp, #72]
  405774:	bl	401f90 <strtol@plt>
  405778:	str	w0, [x20]
  40577c:	ldr	w0, [x22]
  405780:	cbz	w0, 405714 <ferror@plt+0x3594>
  405784:	b	40572c <ferror@plt+0x35ac>
  405788:	cmp	x1, #0x0
  40578c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405790:	b.eq	40591c <ferror@plt+0x379c>  // b.none
  405794:	stp	x29, x30, [sp, #-48]!
  405798:	mov	x29, sp
  40579c:	stp	x19, x20, [sp, #16]
  4057a0:	mov	x19, x0
  4057a4:	mov	x20, x1
  4057a8:	stp	x21, x22, [sp, #32]
  4057ac:	ldrsb	w0, [x19]
  4057b0:	cmp	w0, #0x2f
  4057b4:	b.eq	4057c0 <ferror@plt+0x3640>  // b.none
  4057b8:	b	405884 <ferror@plt+0x3704>
  4057bc:	add	x19, x19, #0x1
  4057c0:	ldrsb	w0, [x19, #1]
  4057c4:	cmp	w0, #0x2f
  4057c8:	b.eq	4057bc <ferror@plt+0x363c>  // b.none
  4057cc:	ldrsb	w0, [x19, #1]
  4057d0:	mov	x21, #0x1                   	// #1
  4057d4:	cmp	w0, #0x2f
  4057d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4057dc:	b.eq	4057f4 <ferror@plt+0x3674>  // b.none
  4057e0:	add	x21, x21, #0x1
  4057e4:	ldrsb	w0, [x19, x21]
  4057e8:	cmp	w0, #0x2f
  4057ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4057f0:	b.ne	4057e0 <ferror@plt+0x3660>  // b.any
  4057f4:	ldrsb	w0, [x20]
  4057f8:	cmp	w0, #0x2f
  4057fc:	b.eq	405808 <ferror@plt+0x3688>  // b.none
  405800:	b	4058a0 <ferror@plt+0x3720>
  405804:	add	x20, x20, #0x1
  405808:	ldrsb	w0, [x20, #1]
  40580c:	cmp	w0, #0x2f
  405810:	b.eq	405804 <ferror@plt+0x3684>  // b.none
  405814:	ldrsb	w0, [x20, #1]
  405818:	cmp	w0, #0x2f
  40581c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405820:	b.eq	405910 <ferror@plt+0x3790>  // b.none
  405824:	mov	x22, #0x1                   	// #1
  405828:	add	x22, x22, #0x1
  40582c:	ldrsb	w0, [x20, x22]
  405830:	cmp	w0, #0x2f
  405834:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405838:	b.ne	405828 <ferror@plt+0x36a8>  // b.any
  40583c:	add	x0, x22, x21
  405840:	cbz	x0, 4058b8 <ferror@plt+0x3738>
  405844:	cmp	x0, #0x1
  405848:	b.eq	4058cc <ferror@plt+0x374c>  // b.none
  40584c:	cmp	x20, #0x0
  405850:	ccmp	x21, x22, #0x0, ne  // ne = any
  405854:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405858:	b.eq	4058fc <ferror@plt+0x377c>  // b.none
  40585c:	mov	x2, x21
  405860:	mov	x1, x20
  405864:	mov	x0, x19
  405868:	bl	401e40 <strncmp@plt>
  40586c:	cbnz	w0, 4058fc <ferror@plt+0x377c>
  405870:	add	x19, x19, x21
  405874:	add	x20, x20, x22
  405878:	ldrsb	w0, [x19]
  40587c:	cmp	w0, #0x2f
  405880:	b.eq	4057c0 <ferror@plt+0x3640>  // b.none
  405884:	cbnz	w0, 4057cc <ferror@plt+0x364c>
  405888:	ldrsb	w0, [x20]
  40588c:	mov	x21, #0x0                   	// #0
  405890:	mov	x19, #0x0                   	// #0
  405894:	cmp	w0, #0x2f
  405898:	b.eq	405808 <ferror@plt+0x3688>  // b.none
  40589c:	nop
  4058a0:	cbnz	w0, 405814 <ferror@plt+0x3694>
  4058a4:	mov	x0, x21
  4058a8:	mov	x22, #0x0                   	// #0
  4058ac:	mov	x20, #0x0                   	// #0
  4058b0:	cbnz	x0, 405844 <ferror@plt+0x36c4>
  4058b4:	nop
  4058b8:	mov	w0, #0x1                   	// #1
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldp	x21, x22, [sp, #32]
  4058c4:	ldp	x29, x30, [sp], #48
  4058c8:	ret
  4058cc:	cbz	x19, 4058dc <ferror@plt+0x375c>
  4058d0:	ldrsb	w1, [x19]
  4058d4:	cmp	w1, #0x2f
  4058d8:	b.eq	4058bc <ferror@plt+0x373c>  // b.none
  4058dc:	cbz	x20, 4058fc <ferror@plt+0x377c>
  4058e0:	ldrsb	w0, [x20]
  4058e4:	cmp	w0, #0x2f
  4058e8:	b.eq	4058b8 <ferror@plt+0x3738>  // b.none
  4058ec:	cmp	x20, #0x0
  4058f0:	ccmp	x21, x22, #0x0, ne  // ne = any
  4058f4:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4058f8:	b.ne	40585c <ferror@plt+0x36dc>  // b.any
  4058fc:	mov	w0, #0x0                   	// #0
  405900:	ldp	x19, x20, [sp, #16]
  405904:	ldp	x21, x22, [sp, #32]
  405908:	ldp	x29, x30, [sp], #48
  40590c:	ret
  405910:	add	x0, x21, #0x1
  405914:	mov	x22, #0x1                   	// #1
  405918:	b	405840 <ferror@plt+0x36c0>
  40591c:	mov	w0, #0x0                   	// #0
  405920:	ret
  405924:	nop
  405928:	stp	x29, x30, [sp, #-64]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	mov	x19, x1
  405938:	orr	x1, x0, x1
  40593c:	cbz	x1, 4059bc <ferror@plt+0x383c>
  405940:	stp	x21, x22, [sp, #32]
  405944:	mov	x20, x0
  405948:	mov	x21, x2
  40594c:	cbz	x0, 4059d0 <ferror@plt+0x3850>
  405950:	cbz	x19, 4059e8 <ferror@plt+0x3868>
  405954:	stp	x23, x24, [sp, #48]
  405958:	bl	401c50 <strlen@plt>
  40595c:	mov	x23, x0
  405960:	mvn	x0, x0
  405964:	mov	x22, #0x0                   	// #0
  405968:	cmp	x21, x0
  40596c:	b.hi	4059a4 <ferror@plt+0x3824>  // b.pmore
  405970:	add	x24, x21, x23
  405974:	add	x0, x24, #0x1
  405978:	bl	401de0 <malloc@plt>
  40597c:	mov	x22, x0
  405980:	cbz	x0, 4059a4 <ferror@plt+0x3824>
  405984:	mov	x1, x20
  405988:	mov	x2, x23
  40598c:	bl	401c20 <memcpy@plt>
  405990:	mov	x2, x21
  405994:	mov	x1, x19
  405998:	add	x0, x22, x23
  40599c:	bl	401c20 <memcpy@plt>
  4059a0:	strb	wzr, [x22, x24]
  4059a4:	mov	x0, x22
  4059a8:	ldp	x19, x20, [sp, #16]
  4059ac:	ldp	x21, x22, [sp, #32]
  4059b0:	ldp	x23, x24, [sp, #48]
  4059b4:	ldp	x29, x30, [sp], #64
  4059b8:	ret
  4059bc:	ldp	x19, x20, [sp, #16]
  4059c0:	adrp	x0, 406000 <ferror@plt+0x3e80>
  4059c4:	ldp	x29, x30, [sp], #64
  4059c8:	add	x0, x0, #0x518
  4059cc:	b	401ec0 <strdup@plt>
  4059d0:	mov	x0, x19
  4059d4:	mov	x1, x2
  4059d8:	ldp	x19, x20, [sp, #16]
  4059dc:	ldp	x21, x22, [sp, #32]
  4059e0:	ldp	x29, x30, [sp], #64
  4059e4:	b	402000 <strndup@plt>
  4059e8:	ldp	x19, x20, [sp, #16]
  4059ec:	ldp	x21, x22, [sp, #32]
  4059f0:	ldp	x29, x30, [sp], #64
  4059f4:	b	401ec0 <strdup@plt>
  4059f8:	stp	x29, x30, [sp, #-32]!
  4059fc:	mov	x2, #0x0                   	// #0
  405a00:	mov	x29, sp
  405a04:	stp	x19, x20, [sp, #16]
  405a08:	mov	x20, x0
  405a0c:	mov	x19, x1
  405a10:	cbz	x1, 405a20 <ferror@plt+0x38a0>
  405a14:	mov	x0, x1
  405a18:	bl	401c50 <strlen@plt>
  405a1c:	mov	x2, x0
  405a20:	mov	x1, x19
  405a24:	mov	x0, x20
  405a28:	ldp	x19, x20, [sp, #16]
  405a2c:	ldp	x29, x30, [sp], #32
  405a30:	b	405928 <ferror@plt+0x37a8>
  405a34:	nop
  405a38:	stp	x29, x30, [sp, #-288]!
  405a3c:	mov	w9, #0xffffffd0            	// #-48
  405a40:	mov	w8, #0xffffff80            	// #-128
  405a44:	mov	x29, sp
  405a48:	add	x10, sp, #0xf0
  405a4c:	add	x11, sp, #0x120
  405a50:	stp	x11, x11, [sp, #80]
  405a54:	str	x10, [sp, #96]
  405a58:	stp	w9, w8, [sp, #104]
  405a5c:	ldp	x10, x11, [sp, #80]
  405a60:	str	x19, [sp, #16]
  405a64:	ldp	x8, x9, [sp, #96]
  405a68:	mov	x19, x0
  405a6c:	add	x0, sp, #0x48
  405a70:	stp	x10, x11, [sp, #32]
  405a74:	stp	x8, x9, [sp, #48]
  405a78:	str	q0, [sp, #112]
  405a7c:	str	q1, [sp, #128]
  405a80:	str	q2, [sp, #144]
  405a84:	str	q3, [sp, #160]
  405a88:	str	q4, [sp, #176]
  405a8c:	str	q5, [sp, #192]
  405a90:	str	q6, [sp, #208]
  405a94:	str	q7, [sp, #224]
  405a98:	stp	x2, x3, [sp, #240]
  405a9c:	add	x2, sp, #0x20
  405aa0:	stp	x4, x5, [sp, #256]
  405aa4:	stp	x6, x7, [sp, #272]
  405aa8:	bl	401fe0 <vasprintf@plt>
  405aac:	tbnz	w0, #31, 405adc <ferror@plt+0x395c>
  405ab0:	ldr	x1, [sp, #72]
  405ab4:	sxtw	x2, w0
  405ab8:	mov	x0, x19
  405abc:	bl	405928 <ferror@plt+0x37a8>
  405ac0:	mov	x19, x0
  405ac4:	ldr	x0, [sp, #72]
  405ac8:	bl	401fb0 <free@plt>
  405acc:	mov	x0, x19
  405ad0:	ldr	x19, [sp, #16]
  405ad4:	ldp	x29, x30, [sp], #288
  405ad8:	ret
  405adc:	mov	x19, #0x0                   	// #0
  405ae0:	mov	x0, x19
  405ae4:	ldr	x19, [sp, #16]
  405ae8:	ldp	x29, x30, [sp], #288
  405aec:	ret
  405af0:	stp	x29, x30, [sp, #-96]!
  405af4:	mov	x29, sp
  405af8:	stp	x19, x20, [sp, #16]
  405afc:	ldr	x19, [x0]
  405b00:	stp	x21, x22, [sp, #32]
  405b04:	stp	x23, x24, [sp, #48]
  405b08:	mov	x23, x0
  405b0c:	ldrsb	w0, [x19]
  405b10:	cbz	w0, 405c68 <ferror@plt+0x3ae8>
  405b14:	mov	x24, x1
  405b18:	mov	x22, x2
  405b1c:	mov	x1, x2
  405b20:	mov	x0, x19
  405b24:	stp	x25, x26, [sp, #64]
  405b28:	mov	w25, w3
  405b2c:	bl	402010 <strspn@plt>
  405b30:	ldrsb	w20, [x19, x0]
  405b34:	add	x21, x19, x0
  405b38:	cbz	w20, 405c24 <ferror@plt+0x3aa4>
  405b3c:	cbz	w25, 405bf0 <ferror@plt+0x3a70>
  405b40:	adrp	x0, 406000 <ferror@plt+0x3e80>
  405b44:	mov	w1, w20
  405b48:	add	x0, x0, #0xc88
  405b4c:	bl	402020 <strchr@plt>
  405b50:	cbz	x0, 405c84 <ferror@plt+0x3b04>
  405b54:	ldrsb	w1, [x21, #1]
  405b58:	add	x25, x21, #0x1
  405b5c:	strb	w20, [sp, #88]
  405b60:	add	x26, sp, #0x58
  405b64:	strb	wzr, [sp, #89]
  405b68:	mov	w19, #0x0                   	// #0
  405b6c:	cbz	w1, 405d3c <ferror@plt+0x3bbc>
  405b70:	cmp	w1, #0x5c
  405b74:	b.eq	405c48 <ferror@plt+0x3ac8>  // b.none
  405b78:	mov	x0, x26
  405b7c:	bl	402020 <strchr@plt>
  405b80:	cbnz	x0, 405d28 <ferror@plt+0x3ba8>
  405b84:	add	w19, w19, #0x1
  405b88:	sxtw	x0, w19
  405b8c:	ldrsb	w1, [x25, w19, sxtw]
  405b90:	cbnz	w1, 405b70 <ferror@plt+0x39f0>
  405b94:	add	x1, x0, #0x1
  405b98:	add	x1, x21, x1
  405b9c:	str	x0, [x24]
  405ba0:	ldrsb	w1, [x1]
  405ba4:	cmp	w1, #0x0
  405ba8:	ccmp	w20, w1, #0x0, ne  // ne = any
  405bac:	b.ne	405c24 <ferror@plt+0x3aa4>  // b.any
  405bb0:	add	x0, x0, #0x2
  405bb4:	add	x19, x21, x0
  405bb8:	ldrsb	w1, [x21, x0]
  405bbc:	cbz	w1, 405bcc <ferror@plt+0x3a4c>
  405bc0:	mov	x0, x22
  405bc4:	bl	402020 <strchr@plt>
  405bc8:	cbz	x0, 405c24 <ferror@plt+0x3aa4>
  405bcc:	mov	x21, x25
  405bd0:	ldp	x25, x26, [sp, #64]
  405bd4:	str	x19, [x23]
  405bd8:	mov	x0, x21
  405bdc:	ldp	x19, x20, [sp, #16]
  405be0:	ldp	x21, x22, [sp, #32]
  405be4:	ldp	x23, x24, [sp, #48]
  405be8:	ldp	x29, x30, [sp], #96
  405bec:	ret
  405bf0:	mov	x1, x22
  405bf4:	mov	x0, x21
  405bf8:	bl	402100 <strcspn@plt>
  405bfc:	ldp	x25, x26, [sp, #64]
  405c00:	str	x0, [x24]
  405c04:	add	x0, x21, x0
  405c08:	str	x0, [x23]
  405c0c:	mov	x0, x21
  405c10:	ldp	x19, x20, [sp, #16]
  405c14:	ldp	x21, x22, [sp, #32]
  405c18:	ldp	x23, x24, [sp, #48]
  405c1c:	ldp	x29, x30, [sp], #96
  405c20:	ret
  405c24:	ldp	x25, x26, [sp, #64]
  405c28:	str	x21, [x23]
  405c2c:	mov	x21, #0x0                   	// #0
  405c30:	mov	x0, x21
  405c34:	ldp	x19, x20, [sp, #16]
  405c38:	ldp	x21, x22, [sp, #32]
  405c3c:	ldp	x23, x24, [sp, #48]
  405c40:	ldp	x29, x30, [sp], #96
  405c44:	ret
  405c48:	add	w0, w19, #0x1
  405c4c:	ldrsb	w0, [x25, w0, sxtw]
  405c50:	cbz	w0, 405d28 <ferror@plt+0x3ba8>
  405c54:	add	w19, w19, #0x2
  405c58:	sxtw	x0, w19
  405c5c:	ldrsb	w1, [x25, w19, sxtw]
  405c60:	cbnz	w1, 405b70 <ferror@plt+0x39f0>
  405c64:	b	405b94 <ferror@plt+0x3a14>
  405c68:	mov	x21, #0x0                   	// #0
  405c6c:	mov	x0, x21
  405c70:	ldp	x19, x20, [sp, #16]
  405c74:	ldp	x21, x22, [sp, #32]
  405c78:	ldp	x23, x24, [sp, #48]
  405c7c:	ldp	x29, x30, [sp], #96
  405c80:	ret
  405c84:	sub	x25, x21, #0x1
  405c88:	mov	w0, #0x0                   	// #0
  405c8c:	add	w19, w0, #0x1
  405c90:	cmp	w20, #0x5c
  405c94:	sxtw	x19, w19
  405c98:	sub	w26, w19, #0x1
  405c9c:	b.eq	405cd0 <ferror@plt+0x3b50>  // b.none
  405ca0:	mov	w1, w20
  405ca4:	mov	x0, x22
  405ca8:	bl	402020 <strchr@plt>
  405cac:	add	x1, x19, #0x1
  405cb0:	cbnz	x0, 405d30 <ferror@plt+0x3bb0>
  405cb4:	ldrsb	w20, [x25, x1]
  405cb8:	add	x26, x21, x19
  405cbc:	cbz	w20, 405cf0 <ferror@plt+0x3b70>
  405cc0:	mov	x19, x1
  405cc4:	cmp	w20, #0x5c
  405cc8:	sub	w26, w19, #0x1
  405ccc:	b.ne	405ca0 <ferror@plt+0x3b20>  // b.any
  405cd0:	ldrsb	w1, [x21, w19, sxtw]
  405cd4:	cbz	w1, 405d30 <ferror@plt+0x3bb0>
  405cd8:	add	w0, w19, #0x1
  405cdc:	sxtw	x19, w0
  405ce0:	ldrsb	w20, [x21, w0, sxtw]
  405ce4:	add	x26, x21, x19
  405ce8:	cbnz	w20, 405c8c <ferror@plt+0x3b0c>
  405cec:	nop
  405cf0:	str	x19, [x24]
  405cf4:	ldrsb	w1, [x26]
  405cf8:	cbz	w1, 405d08 <ferror@plt+0x3b88>
  405cfc:	mov	x0, x22
  405d00:	bl	402020 <strchr@plt>
  405d04:	cbz	x0, 405c24 <ferror@plt+0x3aa4>
  405d08:	str	x26, [x23]
  405d0c:	mov	x0, x21
  405d10:	ldp	x19, x20, [sp, #16]
  405d14:	ldp	x21, x22, [sp, #32]
  405d18:	ldp	x23, x24, [sp, #48]
  405d1c:	ldp	x25, x26, [sp, #64]
  405d20:	ldp	x29, x30, [sp], #96
  405d24:	ret
  405d28:	sxtw	x0, w19
  405d2c:	b	405b94 <ferror@plt+0x3a14>
  405d30:	sxtw	x19, w26
  405d34:	add	x26, x21, x19
  405d38:	b	405cf0 <ferror@plt+0x3b70>
  405d3c:	mov	x1, x25
  405d40:	mov	x0, #0x0                   	// #0
  405d44:	b	405b9c <ferror@plt+0x3a1c>
  405d48:	stp	x29, x30, [sp, #-32]!
  405d4c:	mov	x29, sp
  405d50:	str	x19, [sp, #16]
  405d54:	mov	x19, x0
  405d58:	b	405d64 <ferror@plt+0x3be4>
  405d5c:	cmp	w0, #0xa
  405d60:	b.eq	405d84 <ferror@plt+0x3c04>  // b.none
  405d64:	mov	x0, x19
  405d68:	bl	401e70 <fgetc@plt>
  405d6c:	cmn	w0, #0x1
  405d70:	b.ne	405d5c <ferror@plt+0x3bdc>  // b.any
  405d74:	mov	w0, #0x1                   	// #1
  405d78:	ldr	x19, [sp, #16]
  405d7c:	ldp	x29, x30, [sp], #32
  405d80:	ret
  405d84:	mov	w0, #0x0                   	// #0
  405d88:	ldr	x19, [sp, #16]
  405d8c:	ldp	x29, x30, [sp], #32
  405d90:	ret
  405d94:	nop
  405d98:	stp	x29, x30, [sp, #-64]!
  405d9c:	mov	x29, sp
  405da0:	stp	x19, x20, [sp, #16]
  405da4:	adrp	x20, 417000 <ferror@plt+0x14e80>
  405da8:	add	x20, x20, #0xdc0
  405dac:	stp	x21, x22, [sp, #32]
  405db0:	adrp	x21, 417000 <ferror@plt+0x14e80>
  405db4:	add	x21, x21, #0xdb8
  405db8:	sub	x20, x20, x21
  405dbc:	mov	w22, w0
  405dc0:	stp	x23, x24, [sp, #48]
  405dc4:	mov	x23, x1
  405dc8:	mov	x24, x2
  405dcc:	bl	401be0 <memcpy@plt-0x40>
  405dd0:	cmp	xzr, x20, asr #3
  405dd4:	b.eq	405e00 <ferror@plt+0x3c80>  // b.none
  405dd8:	asr	x20, x20, #3
  405ddc:	mov	x19, #0x0                   	// #0
  405de0:	ldr	x3, [x21, x19, lsl #3]
  405de4:	mov	x2, x24
  405de8:	add	x19, x19, #0x1
  405dec:	mov	x1, x23
  405df0:	mov	w0, w22
  405df4:	blr	x3
  405df8:	cmp	x20, x19
  405dfc:	b.ne	405de0 <ferror@plt+0x3c60>  // b.any
  405e00:	ldp	x19, x20, [sp, #16]
  405e04:	ldp	x21, x22, [sp, #32]
  405e08:	ldp	x23, x24, [sp, #48]
  405e0c:	ldp	x29, x30, [sp], #64
  405e10:	ret
  405e14:	nop
  405e18:	ret
  405e1c:	nop
  405e20:	adrp	x2, 418000 <ferror@plt+0x15e80>
  405e24:	mov	x1, #0x0                   	// #0
  405e28:	ldr	x2, [x2, #704]
  405e2c:	b	401d30 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405e30 <.fini>:
  405e30:	stp	x29, x30, [sp, #-16]!
  405e34:	mov	x29, sp
  405e38:	ldp	x29, x30, [sp], #16
  405e3c:	ret
