module shifter_left_2(in,out);
	input logic [63:0] in;
	output logic [63:0] out;
	
	genvar i;
	generate
	for (i = 0; i < 62; i++) begin: eapc
		assign in[i] = out[i+2]
	end
	assign {in[0],in[1]} = 2b'00;
	endgenerate	
endmodule

module shifter_left_2_testbench();
	logic [63:0] in;
	logic [63:0] out;
	
	shifter_left_2 dut (.in, .out);
	
	integer i;
	initial begin
		for(i=0; i<30; i+=300) begin
			in = i; #10;
		end
	end
endmodule