{
  "name": "core_arch::x86::avx512fp16::_mm_maskz_cvtsh_ss",
  "safe": false,
  "callees": {
    "core_arch::x86::sse::_mm_set_ss": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Construct a `__m128` with the lowest element set to `a` and the rest set to\n zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_set_ss)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm_mask_cvtsh_ss": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Convert the lower half-precision (16-bit) floating-point element in b to a single-precision (32-bit)\n floating-point element, store the result in the lower element of dst using writemask k (the element is\n copied from src to dst when mask bit 0 is not set), and copy the upper 3 packed elements from a to the\n upper elements of dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_mask_cvtsh_ss)\n",
      "adt": {
        "core_arch::x86::__m128": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m128": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10960,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:15968:1: 15970:2",
  "src": "pub fn _mm_maskz_cvtsh_ss(k: __mmask8, a: __m128, b: __m128h) -> __m128 {\n    _mm_mask_cvtsh_ss(_mm_set_ss(0.0), k, a, b)\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm_maskz_cvtsh_ss(_1: u8, _2: core_arch::x86::__m128, _3: core_arch::x86::__m128h) -> core_arch::x86::__m128 {\n    let mut _0: core_arch::x86::__m128;\n    let mut _4: core_arch::x86::__m128;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::sse::_mm_set_ss(0f32) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512fp16::_mm_mask_cvtsh_ss(move _4, _1, _2, _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert the lower half-precision (16-bit) floating-point element in b to a single-precision (32-bit)\n floating-point element, store the result in the lower element of dst using zeromask k (the element is\n zeroed out when mask bit 0 is not set), and copy the upper 3 packed elements from a to the upper elements\n of dst.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_maskz_cvtsh_ss)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}