TimeQuest Timing Analyzer report for u16
Fri Apr 24 20:24:41 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50_'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 41. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 45. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50_'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Slow 1200mV 0C Model Metastability Report
 59. Fast 1200mV 0C Model Setup Summary
 60. Fast 1200mV 0C Model Hold Summary
 61. Fast 1200mV 0C Model Recovery Summary
 62. Fast 1200mV 0C Model Removal Summary
 63. Fast 1200mV 0C Model Minimum Pulse Width Summary
 64. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 68. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 70. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50_'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Output Enable Times
 80. Minimum Output Enable Times
 81. Output Disable Times
 82. Minimum Output Disable Times
 83. Fast 1200mV 0C Model Metastability Report
 84. Multicorner Timing Analysis Summary
 85. Setup Times
 86. Hold Times
 87. Clock to Output Times
 88. Minimum Clock to Output Times
 89. Board Trace Model Assignments
 90. Input Transition Times
 91. Signal Integrity Metrics (Slow 1200mv 0c Model)
 92. Signal Integrity Metrics (Slow 1200mv 85c Model)
 93. Signal Integrity Metrics (Fast 1200mv 0c Model)
 94. Setup Transfers
 95. Hold Transfers
 96. Recovery Transfers
 97. Removal Transfers
 98. Report TCCS
 99. Report RSKM
100. Unconstrained Paths
101. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; u16                                                               ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C8                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; u16.sdc       ; OK     ; Fri Apr 24 20:24:24 2020 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+
; clk_50_                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                   ; { clk_50_ }                                         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk_50_ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[0] } ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50_ ; pll|altpll_component|auto_generated|pll1|inclk[0] ; { pll|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 24.5 MHz   ; 24.5 MHz        ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 103.71 MHz ; 103.71 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; -0.812 ; -13.618       ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.358  ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.434 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.434 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.411  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 15.892 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                   ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 2.067 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 3.019 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.665  ; 0.000         ;
; clk_50_                                         ; 9.926  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.567 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; -0.812 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.338      ; 41.151     ;
; -0.761 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.311      ; 41.073     ;
; -0.743 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.652     ;
; -0.743 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.652     ;
; -0.743 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.652     ;
; -0.743 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.652     ;
; -0.743 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.652     ;
; -0.706 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.338      ; 41.045     ;
; -0.654 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.574     ;
; -0.654 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.574     ;
; -0.654 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.574     ;
; -0.654 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.574     ;
; -0.654 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.574     ;
; -0.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.546     ;
; -0.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.546     ;
; -0.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.546     ;
; -0.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.546     ;
; -0.637 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 40.546     ;
; -0.616 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 40.526     ;
; -0.527 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 40.448     ;
; -0.510 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.091     ; 40.420     ;
; -0.502 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.377      ; 40.880     ;
; -0.502 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.377      ; 40.880     ;
; -0.487 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.873     ;
; -0.487 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.873     ;
; -0.487 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.873     ;
; -0.487 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.873     ;
; -0.485 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.350      ; 40.836     ;
; -0.451 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.350      ; 40.802     ;
; -0.451 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.350      ; 40.802     ;
; -0.449 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.360      ; 40.810     ;
; -0.436 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.358      ; 40.795     ;
; -0.436 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.358      ; 40.795     ;
; -0.436 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.358      ; 40.795     ;
; -0.436 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.358      ; 40.795     ;
; -0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.323      ; 40.758     ;
; -0.413 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.352      ; 40.766     ;
; -0.398 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.333      ; 40.732     ;
; -0.396 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.377      ; 40.774     ;
; -0.396 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.377      ; 40.774     ;
; -0.381 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.767     ;
; -0.381 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.767     ;
; -0.381 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.767     ;
; -0.381 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.385      ; 40.767     ;
; -0.379 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.350      ; 40.730     ;
; -0.378 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.347      ; 40.726     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.371 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.279     ;
; -0.344 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 40.267     ;
; -0.344 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 40.267     ;
; -0.344 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 40.267     ;
; -0.344 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 40.267     ;
; -0.344 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 40.267     ;
; -0.343 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.360      ; 40.704     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.320 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 40.201     ;
; -0.289 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.358      ; 40.648     ;
; -0.283 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.311      ; 40.595     ;
; -0.272 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.347      ; 40.620     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.265 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 40.173     ;
; -0.234 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.311      ; 40.546     ;
; -0.217 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 40.141     ;
; -0.210 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 40.587     ;
; -0.210 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 40.587     ;
; -0.202 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.350      ; 40.553     ;
; -0.190 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.352      ; 40.543     ;
; -0.176 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.096     ;
; -0.176 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.096     ;
; -0.176 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.096     ;
; -0.176 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.096     ;
; -0.176 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[3]      ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.096     ;
; -0.173 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.384      ; 40.558     ;
; -0.173 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.384      ; 40.558     ;
; -0.159 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.349      ; 40.509     ;
; -0.159 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.349      ; 40.509     ;
; -0.155 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.338      ; 40.494     ;
; -0.151 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.323      ; 40.475     ;
; -0.129 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.311      ; 40.441     ;
; -0.127 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.047     ;
; -0.127 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.047     ;
; -0.127 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 40.047     ;
+--------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.358 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.521      ;
; 0.358 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.521      ;
; 0.367 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.413      ;
; 0.381 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.399      ;
; 0.415 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.365      ;
; 0.429 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.351      ;
; 0.483 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.396      ;
; 0.483 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.396      ;
; 0.521 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.358      ;
; 0.521 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.358      ;
; 0.527 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.254      ;
; 0.571 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.210      ;
; 0.575 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.206      ;
; 0.601 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.278      ;
; 0.601 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.278      ;
; 0.619 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.162      ;
; 0.673 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 9.103      ;
; 0.687 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 9.089      ;
; 0.692 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.088      ;
; 0.704 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.638      ;
; 0.706 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.074      ;
; 0.745 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.134      ;
; 0.745 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.134      ;
; 0.749 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                      ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 9.029      ;
; 0.777 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.102      ;
; 0.777 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.102      ;
; 0.786 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.313      ; 9.575      ;
; 0.788 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 9.536      ;
; 0.797 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                      ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.981      ;
; 0.799 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                      ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.980      ;
; 0.813 ; fmlbrg:fmlbrg|fml_adr[10]                                                       ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.967      ;
; 0.825 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 9.055      ;
; 0.825 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.121     ; 9.055      ;
; 0.827 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.954      ;
; 0.829 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.513      ;
; 0.833 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.944      ;
; 0.837 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.042      ;
; 0.837 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.042      ;
; 0.847 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                      ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.932      ;
; 0.849 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 9.466      ;
; 0.855 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.544      ;
; 0.855 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.544      ;
; 0.859 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.020      ;
; 0.859 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 9.020      ;
; 0.861 ; fmlbrg:fmlbrg|fml_adr[10]                                                       ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.919      ;
; 0.862 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 9.019      ;
; 0.862 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 9.019      ;
; 0.865 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.915      ;
; 0.869 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.473      ;
; 0.877 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                         ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 8.900      ;
; 0.879 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.901      ;
; 0.896 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                         ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.885      ;
; 0.913 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 9.411      ;
; 0.937 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.942      ;
; 0.937 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.942      ;
; 0.947 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.395      ;
; 0.953 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 9.371      ;
; 0.959 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.820      ;
; 0.964 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 9.370      ;
; 0.973 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.806      ;
; 0.973 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.906      ;
; 0.973 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.906      ;
; 0.974 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 9.341      ;
; 0.978 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.901      ;
; 0.978 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.901      ;
; 0.980 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.419      ;
; 0.980 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.419      ;
; 1.001 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~23                       ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 8.874      ;
; 1.001 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~23                       ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 8.874      ;
; 1.007 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 9.308      ;
; 1.014 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~6                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 8.861      ;
; 1.014 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~6                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 8.861      ;
; 1.020 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.379      ;
; 1.020 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.379      ;
; 1.022 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 8.859      ;
; 1.022 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 8.859      ;
; 1.025 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.756      ;
; 1.031 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.323      ; 9.293      ;
; 1.039 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 9.295      ;
; 1.053 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                        ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.286      ; 9.281      ;
; 1.055 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                      ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 8.719      ;
; 1.069 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                         ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.712      ;
; 1.074 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                      ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.704      ;
; 1.075 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                         ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.705      ;
; 1.077 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.850      ;
; 1.077 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.850      ;
; 1.077 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.850      ;
; 1.077 ; fmlarb:fmlarb|master.010                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.850      ;
; 1.091 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.836      ;
; 1.091 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.836      ;
; 1.091 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.836      ;
; 1.091 ; fmlarb:fmlarb|master.001                                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 8.836      ;
; 1.091 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                        ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.294      ; 9.251      ;
; 1.092 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.314      ; 9.223      ;
; 1.094 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~5                        ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.785      ;
; 1.094 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~5                        ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 8.785      ;
; 1.098 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.301      ;
; 1.098 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                        ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.398      ; 9.301      ;
; 1.099 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                      ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 8.680      ;
; 1.105 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                      ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.093     ; 8.670      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.434 ; fmlbrg:fmlbrg|state.EVICT2                                                                    ; fmlbrg:fmlbrg|state.EVICT2                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.447 ; wb_abrgr:vga_brg|wbm_adr_o[12]                                                                ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.185      ;
; 0.453 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                    ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                     ; wb_abrgr:wb_fmlbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                           ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wb_abrgr:wb_csrbrg|ft_ack                                                                     ; wb_abrgr:wb_csrbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; wb_abrgr:wb_csrbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; csrbrg:csrbrg|state.IDLE                                                                      ; csrbrg:csrbrg|state.IDLE                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]              ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]              ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                      ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                    ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                      ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                              ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                     ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                        ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                            ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                        ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                  ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fmlbrg:fmlbrg|state.REFILL2                                                                   ; fmlbrg:fmlbrg|state.REFILL2                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; fmlbrg:fmlbrg|state.REFILL1                                                                   ; fmlbrg:fmlbrg|state.REFILL1                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_abrgr:vga_brg|ft_ack                                                                       ; wb_abrgr:vga_brg|ft_ack                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_abrgr:vga_brg|wbm_stb                                                                      ; wb_abrgr:vga_brg|wbm_stb                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel               ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o               ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                        ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdspi:sdspi|clk_div[1]                                                                        ; sdspi:sdspi|clk_div[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_abrgr:sd_brg|ft_ack                                                                        ; wb_abrgr:sd_brg|ft_ack                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_abrgr:sd_brg|wbm_stb                                                                       ; wb_abrgr:sd_brg|wbm_stb                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdspi:sdspi|st                                                                                ; sdspi:sdspi|st                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sdspi:sdspi|sclk                                                                              ; sdspi:sdspi|sclk                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sdspi:sdspi|ss                                                                                ; sdspi:sdspi|ss                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[2]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.187      ;
; 0.457 ; wb_abrgr:sd_brg|wbm_dat_o[5]                                                                  ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.206      ;
; 0.466 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                      ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                              ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; fmlbrg:fmlbrg|bcounter[0]                                                                     ; fmlbrg:fmlbrg|bcounter[0]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                              ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                            ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.467 ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                           ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                              ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                              ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; sdspi:sdspi|clk_div[0]                                                                        ; sdspi:sdspi|clk_div[0]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; sdspi:sdspi|wb_ack_o                                                                          ; sdspi:sdspi|wb_ack_o                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.758      ;
; 0.473 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[7]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.203      ;
; 0.482 ; wb_abrgr:vga_brg|wbm_tga_o_r                                                                  ; wb_abrgr:vga_brg|wbm_tga_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.793      ;
; 0.484 ; wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                               ; wb_abrgr:vga_brg|wbm_adr_o[8]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.496 ; wb_abrgr:vga_brg|wbm_dat_o[9]                                                                 ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.233      ;
; 0.498 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~portb_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.150      ;
; 0.501 ; wb_abrgr:vga_brg|wbm_adr_o_r[3]                                                               ; wb_abrgr:vga_brg|wbm_adr_o[3]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[7]                                                       ; csrbrg:csrbrg|wb_dat_o[7]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[4]                                                       ; csrbrg:csrbrg|wb_dat_o[4]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; csrbrg:csrbrg|csr_do[14]                                                                      ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[10]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                        ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                     ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.437 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.746      ;
; 0.453 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                             ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                        ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                    ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                           ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                           ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                    ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; flash8:flash8|flash_rd_                                                                                                                                                                             ; flash8:flash8|flash_rd_                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                               ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                              ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sound:sound|sb_dat_o[7]                                                                                                                                                                             ; sound:sound|sb_dat_o[7]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                       ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                            ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|IPEND                                                                                                                                                                                   ; serial:com1|IPEND                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|DR                                                                                                                                                                                      ; serial:com1|DR                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; serial:com1|THRE                                                                                                                                                                                    ; serial:com1|THRE                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; simple_pic:pic0|irr[1]                                                                                                                                                                              ; simple_pic:pic0|irr[1]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; simple_pic:pic0|irr[4]                                                                                                                                                                              ; simple_pic:pic0|irr[4]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; simple_pic:pic0|irr[0]                                                                                                                                                                              ; simple_pic:pic0|irr[0]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; simple_pic:pic0|irr[3]                                                                                                                                                                              ; simple_pic:pic0|irr[3]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                       ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                          ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                          ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                          ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; zet:zet|zet_core:core|hlt                                                                                                                                                                           ; zet:zet|zet_core:core|hlt                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.466 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[0]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.758      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                   ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.411 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.198     ; 4.392      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 5.469 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 4.335      ;
; 6.267 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.209     ; 3.525      ;
; 7.129 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.216     ; 2.656      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 15.892 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.140     ; 3.969      ;
; 16.051 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 3.910      ;
; 16.134 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.142     ; 3.725      ;
; 16.250 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 3.711      ;
; 16.662 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.040     ; 3.299      ;
; 17.275 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.038     ; 2.688      ;
; 35.011 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 4.891      ;
; 35.585 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.322      ;
; 35.585 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.322      ;
; 35.585 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.322      ;
; 35.631 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.631 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.096     ; 4.274      ;
; 35.674 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.232      ;
; 35.674 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.232      ;
; 35.674 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.232      ;
; 35.679 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.679 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.227      ;
; 35.931 ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 3.977      ;
; 35.961 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 3.947      ;
; 35.972 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 3.924      ;
; 35.972 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 3.924      ;
; 35.972 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 3.924      ;
; 35.972 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 3.924      ;
; 35.972 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.105     ; 3.924      ;
; 36.277 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 3.630      ;
; 36.336 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.336 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.336 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.336 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.336 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.336 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.566      ;
; 36.339 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.099     ; 3.563      ;
; 36.361 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.361 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.361 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.361 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.361 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.361 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.098     ; 3.542      ;
; 36.374 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.538      ;
; 36.374 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.538      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.067 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 2.471      ;
; 2.878 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 3.289      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.691 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 4.115      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
; 3.734 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 4.157      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.019  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.019  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.019  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.019  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.019  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.019  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.330      ;
; 3.024  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.345      ;
; 3.024  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 3.345      ;
; 3.040  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.350      ;
; 3.042  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.042  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.042  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.042  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.042  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.042  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 3.353      ;
; 3.109  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.424      ;
; 3.417  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.722      ;
; 3.417  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.722      ;
; 3.417  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.722      ;
; 3.417  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.722      ;
; 3.417  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.722      ;
; 3.431  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 3.747      ;
; 3.439  ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.105      ; 3.756      ;
; 3.642  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.642  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.957      ;
; 3.661  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.976      ;
; 3.661  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.976      ;
; 3.661  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 3.976      ;
; 3.737  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.737  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.051      ;
; 3.744  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.060      ;
; 3.744  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.060      ;
; 3.744  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.104      ; 4.060      ;
; 4.289  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.600      ;
; 22.188 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.123      ; 2.543      ;
; 22.810 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.121      ; 3.163      ;
; 23.171 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.121      ; 3.524      ;
; 23.198 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.057      ; 3.487      ;
; 23.334 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.121      ; 3.687      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
; 23.477 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.059      ; 3.768      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[0] ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[1] ;
; 4.665 ; 4.885        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[2] ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[8] ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[10]                                                            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[11]                                                            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[12]                                                            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[13]                                                            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[14]                                                            ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[1]                                                             ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[2]                                                             ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[6]                                                             ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[8]                                                             ;
; 4.666 ; 4.886        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[9]                                                             ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[0] ;
; 4.667 ; 4.887        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[1] ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[2]                                                                    ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][10]          ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][2]           ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[15]                                                          ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[5]                                                           ;
; 4.668 ; 4.888        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[7]                                                           ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][0]           ;
; 4.669 ; 4.889        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]           ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[0]                                                                    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[5]                                                                    ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[0]                                                         ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[3]                                                         ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[0]                ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[0]                                                                ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[3]                                                                ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[4]                                                                ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                              ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                              ;
; 4.670 ; 4.890        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_o_r[11]                                                            ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|state.EVICT2                                                                  ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[10]                                                      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[11]                                                      ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[8]                                                       ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[9]                                                       ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                             ;
; 4.671 ; 4.891        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                             ;
; 4.672 ; 4.892        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[4]                                                         ;
; 4.672 ; 4.892        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[2]                                                                ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][1]           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][9]           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][11]          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][15]          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][3]           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][7]           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[0]                                                           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[10]                                                          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[14]                                                          ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[6]                                                           ;
; 4.673 ; 4.893        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[8]                                                           ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][13]          ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][5]           ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[8] ;
; 4.674 ; 4.894        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                             ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][13]          ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][1]           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][5]           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[0][9]           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[11]                                                          ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[12]                                                          ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[13]                                                          ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[1]                                                           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[2]                                                           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[3]                                                           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[4]                                                           ;
; 4.676 ; 4.896        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[9]                                                           ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlarb:fmlarb|wmaster.001                                                                   ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlarb:fmlarb|wmaster.010                                                                   ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[18]                                                                   ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[19]                                                                   ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[6]                                                                    ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[0]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[1]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[2]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[3]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[4]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[8]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[9]                                                                      ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[16]                                                    ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[3]                                                     ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[7]                                                     ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[8]                                                     ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][12]          ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][4]           ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                             ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[18]                                                            ;
; 4.677 ; 4.897        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[19]                                                            ;
; 4.684 ; 4.904        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[4][2]                                         ;
; 4.684 ; 4.904        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[4][3]                                         ;
; 4.684 ; 4.904        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|seq[4][4]                                         ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[5]                                                                    ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[9]                                                                    ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[5]                                                     ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[9]                                                     ;
; 4.686 ; 4.906        ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[5]                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50_'                                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.926  ; 9.926        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.986  ; 9.986        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.013 ; 10.013       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.072 ; 10.072       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.072 ; 10.072       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.072 ; 10.072       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.567 ; 19.968       ; 0.401          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.611 ; 20.012       ; 0.401          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.662 ; 19.882       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][13]                               ;
; 19.663 ; 19.883       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][9]                                ;
; 19.667 ; 19.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][1]                                ;
; 19.667 ; 19.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][2]                                ;
; 19.667 ; 19.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][4]                                 ;
; 19.667 ; 19.887       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][5]                                 ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][2]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][3]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][4]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][5]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][6]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][7]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][0]                                ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[11]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[12]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[13]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[14]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[15]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[16]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[17]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[18]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|adr1[19]                                                        ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[4]                                                    ;
; 19.668 ; 19.888       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_wb_master:wb_master|wb_adr_o[8]                                                     ;
; 19.669 ; 19.889       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][0]                                ;
; 19.670 ; 19.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][10]                                ;
; 19.670 ; 19.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][10]                                ;
; 19.670 ; 19.890       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][12]                                ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][11]                                ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][13]                                ;
; 19.671 ; 19.891       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[7][14]                                ;
; 19.672 ; 19.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][9]                                ;
; 19.672 ; 19.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]                                                  ;
; 19.672 ; 19.892       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]                                                  ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][15]                               ;
; 19.673 ; 19.893       ; 0.220          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][8]                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 5.692 ; 5.930 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.858 ; 6.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.661 ; 4.921 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.614 ; 5.844 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.159 ; 4.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.555 ; 4.713 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.498 ; 4.676 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.115 ; 5.398 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.718 ; 4.928 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.733 ; 4.949 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.158 ; 4.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.617 ; 5.870 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.858 ; 6.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.021 ; 5.291 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.228 ; 5.355 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.493 ; 5.766 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.243 ; 5.526 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.190 ; 5.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; 5.360 ; 5.634 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 5.616 ; 5.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 5.751 ; 6.070 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 5.853 ; 6.128 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; 7.323 ; 7.679 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; 5.825 ; 6.158 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 7.685 ; 7.901 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -4.775 ; -4.989 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -3.296 ; -3.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -3.756 ; -4.006 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -4.712 ; -4.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -3.297 ; -3.525 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -3.652 ; -3.804 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -3.602 ; -3.773 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -4.233 ; -4.504 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -3.852 ; -4.054 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -3.865 ; -4.073 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -3.296 ; -3.524 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -4.714 ; -4.956 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -4.945 ; -5.144 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -4.125 ; -4.373 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -4.341 ; -4.463 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -4.595 ; -4.857 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -4.355 ; -4.627 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -4.305 ; -4.588 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; -4.450 ; -4.702 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; -4.698 ; -4.934 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; -4.825 ; -5.121 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; -4.923 ; -5.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; -4.640 ; -4.889 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; -4.885 ; -5.218 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -4.736 ; -4.958 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 6.662  ; 6.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 5.936  ; 5.842  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 6.662  ; 6.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 6.308  ; 6.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 6.053  ; 5.946  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 7.945  ; 7.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 7.945  ; 7.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 6.556  ; 6.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 6.551  ; 6.391  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 7.053  ; 6.815  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 8.237  ; 8.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 8.237  ; 8.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 5.745  ; 5.573  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 5.352  ; 5.265  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 6.592  ; 6.357  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 5.834  ; 5.744  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 7.314  ; 7.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 5.226  ; 5.283  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.771  ; 3.728  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 3.774  ; 3.731  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 5.226  ; 5.283  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.771  ; 3.728  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.775  ; 3.732  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.835  ; 5.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.835  ; 5.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.681  ; 5.487  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 6.253  ; 6.113  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 5.395  ; 5.220  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 3.433  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 5.956  ; 5.837  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 12.740 ; 12.155 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 11.629 ; 11.244 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 12.039 ; 11.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 11.779 ; 11.327 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 11.696 ; 11.264 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 11.522 ; 11.149 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.990 ; 11.526 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 11.226 ; 10.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 11.524 ; 11.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 10.791 ; 10.474 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 11.461 ; 10.991 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 11.493 ; 11.112 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 11.381 ; 11.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 12.362 ; 11.893 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 12.740 ; 12.155 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 11.469 ; 11.111 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 11.282 ; 10.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 7.694  ; 7.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 7.506  ; 7.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.694  ; 7.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 5.588  ; 5.527  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 6.250  ; 6.097  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.750  ; 5.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 6.923  ; 6.726  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 6.880  ; 6.708  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 12.693 ; 12.970 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 6.302  ; 6.085  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 3.295  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.992  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 8.895  ; 8.564  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 8.165  ; 8.532  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 11.923 ; 11.671 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 7.908  ; 7.736  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 6.375  ; 6.355  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 8.591  ; 8.114  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 8.321  ; 8.696  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 5.247 ; 5.157 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 5.247 ; 5.157 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 5.944 ; 5.711 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 5.605 ; 5.534 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 5.357 ; 5.252 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 5.838 ; 5.684 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 7.176 ; 7.111 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 5.842 ; 5.708 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 5.838 ; 5.684 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 6.322 ; 6.091 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 4.683 ; 4.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 7.511 ; 7.419 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 5.066 ; 4.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 4.683 ; 4.598 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 5.874 ; 5.647 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 5.149 ; 5.063 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 6.625 ; 6.552 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 3.272 ; 3.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.272 ; 3.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.273 ; 3.229 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.273 ; 3.229 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 3.275 ; 3.231 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.276 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.276 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 3.276 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.276 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 4.727 ; 4.783 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.274 ; 3.230 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.272 ; 3.228 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.276 ; 3.232 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.005 ; 4.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.153 ; 5.055 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.005 ; 4.817 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 5.554 ; 5.418 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 4.730 ; 4.560 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 2.858 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 5.269 ; 5.152 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.922 ; 5.763 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 6.839 ; 6.667 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 6.799 ; 6.615 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 6.800 ; 6.580 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 6.560 ; 6.432 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 6.494 ; 6.425 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 6.474 ; 6.292 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 6.489 ; 6.313 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.922 ; 5.763 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 6.177 ; 6.055 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 6.715 ; 6.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 6.840 ; 6.635 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 6.038 ; 5.917 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 7.211 ; 6.928 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 8.160 ; 7.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 6.350 ; 6.186 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.953 ; 5.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 6.163 ; 6.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 6.163 ; 6.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 6.343 ; 6.516 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 4.916 ; 4.855 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.551 ; 5.402 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.070 ; 4.947 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 6.196 ; 6.005 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 6.154 ; 5.988 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 7.830 ; 8.088 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.601 ; 5.391 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 2.725 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.389 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 6.791 ; 6.534 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 7.388 ; 7.743 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 7.531 ; 7.300 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 7.143 ; 6.975 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.681 ; 5.658 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 7.792 ; 3.223 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 7.550 ; 7.906 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 5.034  ; 4.920  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 6.222  ; 6.108  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 6.210  ; 6.096  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 6.222  ; 6.108  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 6.222  ; 6.108  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 6.218  ; 6.104  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 6.215  ; 6.101  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.869  ; 5.755  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.910  ; 5.796  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 5.034  ; 4.920  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.048  ; 4.934  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.048  ; 4.934  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.057  ; 4.943  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 6.218  ; 6.104  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 6.206  ; 6.092  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 6.209  ; 6.095  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 6.209  ; 6.095  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 10.171 ; 10.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.356 ; 4.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.496 ; 5.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.484 ; 5.370 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.496 ; 5.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.496 ; 5.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.492 ; 5.378 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.489 ; 5.375 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.157 ; 5.043 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.196 ; 5.082 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.356 ; 4.242 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.369 ; 4.255 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.369 ; 4.255 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.378 ; 4.264 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.492 ; 5.378 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.481 ; 5.367 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.483 ; 5.369 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.483 ; 5.369 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 7.833 ; 7.719 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.817     ; 4.931     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 6.008     ; 6.122     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 6.002     ; 6.116     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 6.008     ; 6.122     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 6.008     ; 6.122     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 6.022     ; 6.136     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.988     ; 6.102     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.674     ; 5.788     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.706     ; 5.820     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.817     ; 4.931     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.832     ; 4.946     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.832     ; 4.946     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.849     ; 4.963     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 6.022     ; 6.136     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.998     ; 6.112     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 6.001     ; 6.115     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 6.001     ; 6.115     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 9.757     ; 9.871     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.142     ; 4.256     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.286     ; 5.400     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.280     ; 5.394     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.286     ; 5.400     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.286     ; 5.400     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.299     ; 5.413     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.267     ; 5.381     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.966     ; 5.080     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.996     ; 5.110     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.142     ; 4.256     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.157     ; 4.271     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.157     ; 4.271     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.173     ; 4.287     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.299     ; 5.413     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.277     ; 5.391     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.279     ; 5.393     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.279     ; 5.393     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 7.558     ; 7.672     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 25.96 MHz  ; 25.96 MHz       ; pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 110.82 MHz ; 110.82 MHz      ; pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.976 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.473 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.383 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.699  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 16.118 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 1.852 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 2.710 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.641  ; 0.000         ;
; clk_50_                                         ; 9.935  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.590 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.976 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.817      ;
; 0.981 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.812      ;
; 1.019 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.774      ;
; 1.024 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.769      ;
; 1.088 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.807      ;
; 1.088 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.807      ;
; 1.108 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.686      ;
; 1.113 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.681      ;
; 1.131 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.764      ;
; 1.131 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.764      ;
; 1.163 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.631      ;
; 1.168 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.626      ;
; 1.192 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.703      ;
; 1.192 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.703      ;
; 1.224 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.567      ;
; 1.229 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.562      ;
; 1.256 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.533      ;
; 1.257 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel   ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.278      ; 9.060      ;
; 1.294 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.499      ;
; 1.298 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.597      ;
; 1.298 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.597      ;
; 1.299 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 8.490      ;
; 1.319 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.473      ;
; 1.324 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.468      ;
; 1.337 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.456      ;
; 1.382 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.916      ;
; 1.388 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.402      ;
; 1.406 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 8.887      ;
; 1.407 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.488      ;
; 1.407 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.488      ;
; 1.413 ; fmlbrg:fmlbrg|fml_adr[10]                                                         ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.380      ;
; 1.418 ; fmlbrg:fmlbrg|fml_adr[10]                                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.375      ;
; 1.425 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.873      ;
; 1.426 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.367      ;
; 1.426 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.368      ;
; 1.439 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.457      ;
; 1.439 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.457      ;
; 1.443 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 8.347      ;
; 1.449 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 8.844      ;
; 1.450 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.445      ;
; 1.450 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.445      ;
; 1.467 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.428      ;
; 1.467 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.428      ;
; 1.469 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 8.324      ;
; 1.477 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.418      ;
; 1.477 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.418      ;
; 1.481 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.313      ;
; 1.486 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.812      ;
; 1.504 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 8.283      ;
; 1.510 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.254      ; 8.783      ;
; 1.514 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 8.799      ;
; 1.520 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.376      ;
; 1.520 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 8.376      ;
; 1.524 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.259      ; 8.774      ;
; 1.542 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 8.249      ;
; 1.547 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.758      ;
; 1.557 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 8.756      ;
; 1.558 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.236      ;
; 1.558 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][3] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.288      ; 8.769      ;
; 1.563 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.381      ; 8.820      ;
; 1.563 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.381      ; 8.820      ;
; 1.565 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.330      ;
; 1.565 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.330      ;
; 1.570 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.365      ;
; 1.570 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.365      ;
; 1.570 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.365      ;
; 1.570 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.365      ;
; 1.575 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel   ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.283      ; 8.747      ;
; 1.578 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.214      ;
; 1.590 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.715      ;
; 1.599 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                        ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.189      ;
; 1.599 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.296      ;
; 1.599 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.296      ;
; 1.606 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.381      ; 8.777      ;
; 1.606 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.381      ; 8.777      ;
; 1.608 ; wb_abrgr:sd_brg|wbm_we_o                                                          ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.609     ; 2.785      ;
; 1.612 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.323      ;
; 1.612 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.323      ;
; 1.612 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.323      ;
; 1.612 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.323      ;
; 1.613 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 8.181      ;
; 1.613 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.322      ;
; 1.613 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.322      ;
; 1.613 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.322      ;
; 1.613 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.322      ;
; 1.618 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.311      ; 8.695      ;
; 1.621 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[3]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.171      ;
; 1.634 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                        ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 8.158      ;
; 1.641 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.294      ;
; 1.643 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]  ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 8.248      ;
; 1.643 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]  ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 8.248      ;
; 1.645 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.252      ;
; 1.645 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 8.252      ;
; 1.647 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.248      ;
; 1.647 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 8.248      ;
; 1.651 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.303      ; 8.654      ;
; 1.655 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.280      ;
; 1.655 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[1]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.280      ;
; 1.655 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[2]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.280      ;
; 1.655 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[3]                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 8.280      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.473 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.324      ; 38.853     ;
; 1.528 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.395     ;
; 1.528 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.395     ;
; 1.528 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.395     ;
; 1.528 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.395     ;
; 1.528 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.395     ;
; 1.619 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.324      ; 38.707     ;
; 1.627 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.296     ;
; 1.668 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 38.633     ;
; 1.674 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.249     ;
; 1.674 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.249     ;
; 1.674 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.249     ;
; 1.674 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.249     ;
; 1.674 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.249     ;
; 1.761 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 38.600     ;
; 1.761 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 38.600     ;
; 1.770 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.330      ; 38.562     ;
; 1.773 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.150     ;
; 1.780 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 38.150     ;
; 1.780 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 38.150     ;
; 1.780 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 38.150     ;
; 1.780 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 38.150     ;
; 1.780 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 38.150     ;
; 1.781 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.597     ;
; 1.781 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.597     ;
; 1.781 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.597     ;
; 1.781 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.597     ;
; 1.819 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.347      ; 38.530     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.849 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 38.074     ;
; 1.887 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.332      ; 38.447     ;
; 1.907 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 38.454     ;
; 1.907 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.359      ; 38.454     ;
; 1.916 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.330      ; 38.416     ;
; 1.927 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.451     ;
; 1.927 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.451     ;
; 1.927 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.451     ;
; 1.927 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.376      ; 38.451     ;
; 1.944 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.334      ; 38.392     ;
; 1.944 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.334      ; 38.392     ;
; 1.947 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 37.983     ;
; 1.953 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.305      ; 38.354     ;
; 1.955 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 38.411     ;
; 1.955 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 38.411     ;
; 1.958 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.332      ; 38.376     ;
; 1.964 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.351      ; 38.389     ;
; 1.964 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.351      ; 38.389     ;
; 1.964 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.351      ; 38.389     ;
; 1.964 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.351      ; 38.389     ;
; 1.965 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.347      ; 38.384     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 1.995 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 37.928     ;
; 2.002 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.322      ; 38.322     ;
; 2.033 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.335      ; 38.304     ;
; 2.033 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.332      ; 38.301     ;
; 2.038 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.893     ;
; 2.038 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.893     ;
; 2.038 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.893     ;
; 2.038 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.893     ;
; 2.038 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.893     ;
; 2.067 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.373      ; 38.308     ;
; 2.067 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.373      ; 38.308     ;
; 2.101 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 38.265     ;
; 2.101 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.364      ; 38.265     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.104     ; 37.796     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[7]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.372      ; 38.272     ;
; 2.102 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.372      ; 38.272     ;
; 2.116 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.339      ; 38.225     ;
; 2.148 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0] ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 38.153     ;
; 2.172 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.332      ; 38.162     ;
; 2.179 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.335      ; 38.158     ;
; 2.189 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]    ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.308      ; 38.121     ;
; 2.205 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 37.726     ;
; 2.213 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.373      ; 38.162     ;
; 2.213 ; zet:zet|zet_core:core|zet_fetch:fetch|state[1]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[0]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.373      ; 38.162     ;
; 2.216 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.310      ; 38.096     ;
; 2.233 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[6]      ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.324      ; 38.093     ;
; 2.234 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.367      ; 38.135     ;
; 2.234 ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]  ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.367      ; 38.135     ;
; 2.236 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.339      ; 38.105     ;
; 2.236 ; zet:zet|zet_core:core|zet_fetch:fetch|state[0]    ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.339      ; 38.105     ;
+-------+---------------------------------------------------+---------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.383 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                        ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                     ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.386 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.402 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                             ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                    ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                           ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                           ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                    ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                        ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                               ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                              ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sound:sound|sb_dat_o[7]                                                                                                                                                                             ; sound:sound|sb_dat_o[7]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                       ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                            ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|IPEND                                                                                                                                                                                   ; serial:com1|IPEND                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|DR                                                                                                                                                                                      ; serial:com1|DR                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serial:com1|THRE                                                                                                                                                                                    ; serial:com1|THRE                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; simple_pic:pic0|irr[1]                                                                                                                                                                              ; simple_pic:pic0|irr[1]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; simple_pic:pic0|irr[4]                                                                                                                                                                              ; simple_pic:pic0|irr[4]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; simple_pic:pic0|irr[0]                                                                                                                                                                              ; simple_pic:pic0|irr[0]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; flash8:flash8|flash_rd_                                                                                                                                                                             ; flash8:flash8|flash_rd_                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; simple_pic:pic0|irr[3]                                                                                                                                                                              ; simple_pic:pic0|irr[3]                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt2|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                       ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                          ; zet:zet|zet_wb_master:wb_master|cs.stb2_hi                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                          ; timer:timer|timer_counter:cnt0|bCurrentClk                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                          ; zet:zet|zet_wb_master:wb_master|cs.bloc_lo                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_core:core|hlt                                                                                                                                                                           ; zet:zet|zet_core:core|hlt                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[0]                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                                                                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.384 ; fmlbrg:fmlbrg|state.EVICT2                                                                    ; fmlbrg:fmlbrg|state.EVICT2                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                    ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                     ; wb_abrgr:wb_fmlbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]              ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]              ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                      ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                           ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                              ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                     ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                        ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                            ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                        ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                  ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmlbrg:fmlbrg|state.REFILL2                                                                   ; fmlbrg:fmlbrg|state.REFILL2                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; fmlbrg:fmlbrg|state.REFILL1                                                                   ; fmlbrg:fmlbrg|state.REFILL1                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_abrgr:vga_brg|ft_ack                                                                       ; wb_abrgr:vga_brg|ft_ack                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; wb_abrgr:vga_brg|wbm_stb                                                                      ; wb_abrgr:vga_brg|wbm_stb                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel               ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o               ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; wb_abrgr:wb_csrbrg|ft_ack                                                                     ; wb_abrgr:wb_csrbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                    ; wb_abrgr:wb_csrbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; csrbrg:csrbrg|state.IDLE                                                                      ; csrbrg:csrbrg|state.IDLE                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                    ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                     ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                        ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                      ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                    ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                           ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                        ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                          ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdspi:sdspi|clk_div[1]                                                                        ; sdspi:sdspi|clk_div[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_abrgr:sd_brg|ft_ack                                                                        ; wb_abrgr:sd_brg|ft_ack                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; wb_abrgr:sd_brg|wbm_stb                                                                       ; wb_abrgr:sd_brg|wbm_stb                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdspi:sdspi|st                                                                                ; sdspi:sdspi|st                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sdspi:sdspi|sclk                                                                              ; sdspi:sdspi|sclk                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.406 ; sdspi:sdspi|ss                                                                                ; sdspi:sdspi|ss                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.669      ;
; 0.417 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                      ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                              ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|activate_counter[0]                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                              ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                            ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|autorefresh_counter[0]                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                   ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; fmlbrg:fmlbrg|bcounter[0]                                                                     ; fmlbrg:fmlbrg|bcounter[0]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                       ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                           ; vga_fml:vga|vga_config_iface:config_iface|ack_delay                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                              ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[0]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                              ; vga_fml:vga|vga_config_iface:config_iface|dac_read_data_cycle[1]                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sdspi:sdspi|clk_div[0]                                                                        ; sdspi:sdspi|clk_div[0]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sdspi:sdspi|wb_ack_o                                                                          ; sdspi:sdspi|wb_ack_o                                                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.684      ;
; 0.425 ; wb_abrgr:vga_brg|wbm_adr_o[12]                                                                ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.083      ;
; 0.434 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[2]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.085      ;
; 0.437 ; wb_abrgr:sd_brg|wbm_dat_o[5]                                                                  ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.102      ;
; 0.447 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[7]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.098      ;
; 0.451 ; wb_abrgr:vga_brg|wbm_tga_o_r                                                                  ; wb_abrgr:vga_brg|wbm_tga_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.737      ;
; 0.455 ; wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                               ; wb_abrgr:vga_brg|wbm_adr_o[8]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.740      ;
; 0.462 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~portb_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.042      ;
; 0.466 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                          ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~portb_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.042      ;
; 0.469 ; sdspi:sdspi|tr[6]                                                                             ; sdspi:sdspi|tr[7]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; wb_abrgr:vga_brg|wbm_dat_o[9]                                                                 ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.125      ;
; 0.470 ; wb_abrgr:vga_brg|wbm_adr_o_r[3]                                                               ; wb_abrgr:vga_brg|wbm_adr_o[3]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|attr[2]                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
+-------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.699 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.171     ; 4.132      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 5.735 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 4.097      ;
; 6.490 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.184     ; 3.328      ;
; 7.310 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.190     ; 2.502      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.118 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.139     ; 3.745      ;
; 16.320 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 3.665      ;
; 16.393 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.141     ; 3.468      ;
; 16.509 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 3.476      ;
; 16.856 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.017     ; 3.129      ;
; 17.508 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.016     ; 2.478      ;
; 35.444 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.472      ;
; 35.809 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 4.111      ;
; 35.809 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 4.111      ;
; 35.809 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 4.111      ;
; 35.868 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.868 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.084     ; 4.050      ;
; 35.897 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.022      ;
; 35.897 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.022      ;
; 35.897 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.022      ;
; 35.903 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 35.903 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.016      ;
; 36.151 ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.770      ;
; 36.187 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 3.734      ;
; 36.198 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.715      ;
; 36.198 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.715      ;
; 36.198 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.715      ;
; 36.198 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.715      ;
; 36.198 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.089     ; 3.715      ;
; 36.514 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.082     ; 3.406      ;
; 36.573 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.573 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.573 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.573 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.573 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.573 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.342      ;
; 36.576 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 3.339      ;
; 36.588 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.337      ;
; 36.588 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 3.337      ;
; 36.592 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
; 36.592 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
; 36.592 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
; 36.592 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
; 36.592 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
; 36.592 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 3.324      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.852 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 2.219      ;
; 2.584 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.158      ; 2.957      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.323 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.172      ; 3.710      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
; 3.370 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.171      ; 3.756      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 2.710  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.003      ;
; 2.710  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.098      ; 3.003      ;
; 2.741  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.741  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.741  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.741  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.741  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.741  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.024      ;
; 2.759  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.087      ; 3.041      ;
; 2.760  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.760  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.760  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.760  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.760  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.760  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 3.043      ;
; 2.816  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.103      ;
; 3.069  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.349      ;
; 3.069  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.349      ;
; 3.069  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.349      ;
; 3.069  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.349      ;
; 3.069  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 3.349      ;
; 3.086  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.374      ;
; 3.094  ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 3.383      ;
; 3.265  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.265  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.551      ;
; 3.279  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.566      ;
; 3.279  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.566      ;
; 3.279  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 3.566      ;
; 3.349  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.637      ;
; 3.349  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.637      ;
; 3.349  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 3.637      ;
; 3.355  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 3.355  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 3.641      ;
; 4.004  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.287      ;
; 21.983 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.125      ; 2.323      ;
; 22.496 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.123      ; 2.834      ;
; 22.863 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.123      ; 3.201      ;
; 22.934 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.034      ; 3.183      ;
; 23.012 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.123      ; 3.350      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
; 23.140 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.035      ; 3.390      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+
; 4.641 ; 4.857        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][0]           ;
; 4.641 ; 4.857        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][8]           ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[3]                                                         ;
; 4.643 ; 4.859        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[3]                                                                ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[0] ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[1] ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[2] ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                             ;
; 4.646 ; 4.862        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                             ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|state.EVICT2                                                                  ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[0]                                                         ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[10]                                                      ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[11]                                                      ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[8]                                                       ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[9]                                                       ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane0_tmp[8] ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[0]                                                                ;
; 4.647 ; 4.863        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o_r[0]                                                              ;
; 4.648 ; 4.864        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[0] ;
; 4.648 ; 4.864        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane1_tmp[1] ;
; 4.648 ; 4.864        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[4]                                                                ;
; 4.648 ; 4.864        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o_r[4]                                                              ;
; 4.648 ; 4.864        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_o_r[11]                                                            ;
; 4.649 ; 4.865        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[2]                                                                    ;
; 4.649 ; 4.865        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[15]                                                          ;
; 4.649 ; 4.865        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[5]                                                           ;
; 4.649 ; 4.865        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[7]                                                           ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlarb:fmlarb|wmaster.001                                                                   ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlarb:fmlarb|wmaster.010                                                                   ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[0]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[1]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[2]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[3]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[4]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[8]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|tag_r[9]                                                                      ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[7]                                                     ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][10]          ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][2]           ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[18]                                                            ;
; 4.651 ; 4.867        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_adr_o[19]                                                            ;
; 4.652 ; 4.868        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[4]                                                         ;
; 4.652 ; 4.868        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|dat_low[0]                ;
; 4.652 ; 4.868        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][1]           ;
; 4.652 ; 4.868        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][9]           ;
; 4.652 ; 4.868        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_dat_o[2]                                                                ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[19]                                                                   ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[3]                                                     ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[8]                                                     ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][11]          ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][15]          ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][3]           ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][7]           ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_planar_fml:planar|plane2_tmp[8] ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[0]                                                           ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[10]                                                          ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[14]                                                          ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[6]                                                           ;
; 4.653 ; 4.869        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[8]                                                           ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[18]                                                                   ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[6]                                                                    ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[0]                                                                    ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|index_r[5]                                                                    ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[16]                                                    ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][13]          ;
; 4.654 ; 4.870        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][5]           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][12]          ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][4]           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[11]                                                          ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[12]                                                          ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[13]                                                          ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[1]                                                           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[2]                                                           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[3]                                                           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[4]                                                           ;
; 4.655 ; 4.871        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[9]                                                           ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[5]                                                                    ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[9]                                                                    ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[5]                                                     ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[9]                                                     ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[5]                                                               ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[8]                                                               ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                             ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[11]                                                            ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[14]                                                            ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[1]                                                             ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[2]                                                             ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                             ;
; 4.657 ; 4.873        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[6]                                                             ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:sd_brg|wbm_we_o                                                                    ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[1]                                                               ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[4]                                                               ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o_r[4]                                                             ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[10]                                                            ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[12]                                                            ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[13]                                                            ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[8]                                                             ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_dat_i_r[9]                                                             ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_tga_o                                                                  ;
; 4.658 ; 4.874        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_tga_o_r                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50_'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.935  ; 9.935        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.935  ; 9.935        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.935  ; 9.935        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.999  ; 9.999        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.063 ; 10.063       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.590 ; 19.972       ; 0.382          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[0]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[10] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[11] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[12] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[13] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[14] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[15] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[16] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[17] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[18] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[19] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[1]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[20] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[21] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[22] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[23] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[24] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[25] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[26] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[27] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[28] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[29] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[2]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[30] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[31] ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[3]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[4]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[5]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[6]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[7]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[8]  ;
; 19.632 ; 20.014       ; 0.382          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_signmul17:signmul17|p[9]  ;
; 19.641 ; 19.857       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][14]                                ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][15]                               ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]                                                  ;
; 19.642 ; 19.858       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]                                                  ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][9]                                ;
; 19.643 ; 19.859       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[6][2]                                 ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|flags[7]                                ;
; 19.644 ; 19.860       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[9][5]                                 ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][9]                                ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][1]                                ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[15][2]                                ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][4]                                 ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[8][9]                                 ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[0]                                                  ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]                                                  ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[3]                                                  ;
; 19.645 ; 19.861       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[7]                                                  ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][2]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][3]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][4]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][6]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[12][7]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[13][8]                                ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]                                                 ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]                                                 ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]                                                 ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]                                                 ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[2]                                                  ;
; 19.646 ; 19.862       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[5]                                                  ;
; 19.647 ; 19.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][13]                               ;
; 19.647 ; 19.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][2]                                 ;
; 19.647 ; 19.863       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[4][5]                                 ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][14]                               ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][15]                               ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[10][2]                                ;
; 19.648 ; 19.864       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[11][4]                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 5.074 ; 5.112 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.251 ; 5.230 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.100 ; 4.170 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.993 ; 5.025 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 3.603 ; 3.719 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.001 ; 3.986 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 3.925 ; 3.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.516 ; 4.633 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.129 ; 4.212 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.141 ; 4.227 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 3.608 ; 3.725 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.006 ; 5.056 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.251 ; 5.230 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.442 ; 4.523 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.636 ; 4.590 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 4.874 ; 4.966 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 4.653 ; 4.749 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.591 ; 4.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; 4.774 ; 4.825 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 5.016 ; 5.047 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 5.151 ; 5.216 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 5.255 ; 5.265 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; 6.594 ; 6.758 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; 5.209 ; 5.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 6.986 ; 6.891 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -4.259 ; -4.284 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -2.842 ; -2.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -3.297 ; -3.366 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -4.194 ; -4.226 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -2.842 ; -2.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -3.201 ; -3.187 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -3.132 ; -3.171 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -3.736 ; -3.850 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -3.364 ; -3.445 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -3.376 ; -3.459 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -2.847 ; -2.950 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -4.206 ; -4.255 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -4.441 ; -4.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -3.649 ; -3.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -3.851 ; -3.808 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -4.079 ; -4.168 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -3.867 ; -3.960 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -3.807 ; -3.924 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; -3.967 ; -4.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; -4.198 ; -4.218 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; -4.328 ; -4.382 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; -4.428 ; -4.429 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; -4.159 ; -4.177 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; -4.375 ; -4.472 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -4.237 ; -4.273 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 6.314  ; 5.816  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 5.561  ; 5.320  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 6.314  ; 5.816  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 5.915  ; 5.666  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 5.683  ; 5.407  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 7.501  ; 7.132  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 7.501  ; 7.132  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 6.169  ; 5.818  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 6.170  ; 5.789  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 6.633  ; 6.194  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 7.640  ; 7.311  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 7.640  ; 7.311  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 5.374  ; 5.081  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 4.986  ; 4.798  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 6.219  ; 5.769  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 5.471  ; 5.227  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 6.773  ; 6.493  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 4.703  ; 4.741  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.432  ; 3.414  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.434  ; 3.416  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.434  ; 3.416  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 3.435  ; 3.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.437  ; 3.419  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.437  ; 3.419  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 3.437  ; 3.419  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.437  ; 3.419  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 4.703  ; 4.741  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.435  ; 3.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.432  ; 3.414  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.436  ; 3.418  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.448  ; 5.226  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.448  ; 5.226  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.314  ; 5.006  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 5.852  ; 5.568  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 5.032  ; 4.769  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 3.175  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 5.564  ; 5.322  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 11.927 ; 10.998 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 10.860 ; 10.175 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 11.262 ; 10.472 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 11.005 ; 10.253 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 10.901 ; 10.196 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 10.729 ; 10.102 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.185 ; 10.437 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 10.445 ; 9.842  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 10.745 ; 10.105 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 10.023 ; 9.491  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 10.640 ; 9.952  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 10.667 ; 10.077 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 10.564 ; 10.033 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 11.522 ; 10.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 11.927 ; 10.998 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 10.689 ; 10.062 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 10.481 ; 9.924  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 7.153  ; 7.164  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 6.980  ; 7.051  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.153  ; 7.164  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 5.215  ; 5.049  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.854  ; 5.540  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.402  ; 5.110  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 6.536  ; 6.104  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 6.494  ; 6.081  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 11.584 ; 12.141 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.945  ; 5.504  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 3.019  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.697  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 8.395  ; 7.786  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 7.393  ; 8.106  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 11.325 ; 10.625 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 7.478  ; 7.003  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.755  ; 5.946  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 8.147  ; 7.323  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 7.479  ; 8.262  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 4.931 ; 4.698 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 4.931 ; 4.698 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 5.654 ; 5.174 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 5.271 ; 5.031 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 5.044 ; 4.778 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 5.515 ; 5.149 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 6.794 ; 6.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 5.515 ; 5.176 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 5.516 ; 5.149 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 5.959 ; 5.537 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 4.376 ; 4.194 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 6.973 ; 6.659 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 4.751 ; 4.468 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 4.376 ; 4.194 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 5.559 ; 5.126 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 4.844 ; 4.608 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 6.140 ; 5.873 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 2.997 ; 2.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 2.997 ; 2.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 2.998 ; 2.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 2.998 ; 2.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 3.000 ; 2.982 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.001 ; 2.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.001 ; 2.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 3.001 ; 2.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.001 ; 2.983 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 4.267 ; 4.305 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 2.999 ; 2.981 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 2.997 ; 2.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.000 ; 2.982 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 4.692 ; 4.396 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 4.821 ; 4.606 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 4.692 ; 4.396 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 5.210 ; 4.936 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 4.422 ; 4.167 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 2.649 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 4.933 ; 4.699 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.567 ; 5.264 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 6.448 ; 6.060 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 6.410 ; 6.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 6.412 ; 5.979 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 6.160 ; 5.847 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 6.080 ; 5.853 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 6.104 ; 5.737 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 6.096 ; 5.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.572 ; 5.264 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 5.784 ; 5.517 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 6.291 ; 5.870 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 6.414 ; 6.047 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.654 ; 5.404 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 6.797 ; 6.299 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 7.738 ; 6.997 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.978 ; 5.638 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.567 ; 5.413 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 5.614 ; 6.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 5.614 ; 6.007 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 5.781 ; 6.115 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 4.598 ; 4.438 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 5.211 ; 4.908 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 4.778 ; 4.495 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 5.866 ; 5.450 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 5.825 ; 5.427 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 7.117 ; 7.616 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 5.301 ; 4.876 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 2.499 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.147 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 6.465 ; 5.909 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 6.687 ; 7.373 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 7.153 ; 6.600 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 6.770 ; 6.313 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 5.127 ; 5.308 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 7.410 ; 2.940 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 6.782 ; 7.531 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.642 ; 4.549 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.814 ; 5.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.802 ; 5.709 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.814 ; 5.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.814 ; 5.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.805 ; 5.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.809 ; 5.716 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.467 ; 5.374 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.508 ; 5.415 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.642 ; 4.549 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.654 ; 4.561 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.654 ; 4.561 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.672 ; 4.579 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.805 ; 5.712 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.799 ; 5.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.801 ; 5.708 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.801 ; 5.708 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 9.640 ; 9.547 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.030 ; 3.937 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.155 ; 5.062 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.143 ; 5.050 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.155 ; 5.062 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.155 ; 5.062 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.146 ; 5.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.150 ; 5.057 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.822 ; 4.729 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.862 ; 4.769 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.030 ; 3.937 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.041 ; 3.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.041 ; 3.948 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.058 ; 3.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.146 ; 5.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.141 ; 5.048 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.142 ; 5.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.142 ; 5.049 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 7.397 ; 7.304 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 4.382     ; 4.475     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 5.448     ; 5.541     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.444     ; 5.537     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 5.448     ; 5.541     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 5.448     ; 5.541     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 5.460     ; 5.553     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.436     ; 5.529     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 5.155     ; 5.248     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 5.183     ; 5.276     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.382     ; 4.475     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.396     ; 4.489     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.396     ; 4.489     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.409     ; 4.502     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.460     ; 5.553     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.440     ; 5.533     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.442     ; 5.535     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.442     ; 5.535     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 8.791     ; 8.884     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 3.777     ; 3.870     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.800     ; 4.893     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.795     ; 4.888     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.800     ; 4.893     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.800     ; 4.893     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.811     ; 4.904     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.788     ; 4.881     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.518     ; 4.611     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.545     ; 4.638     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 3.777     ; 3.870     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 3.789     ; 3.882     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 3.789     ; 3.882     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 3.803     ; 3.896     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 4.811     ; 4.904     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 4.792     ; 4.885     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 4.794     ; 4.887     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.794     ; 4.887     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 6.833     ; 6.926     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 3.445 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 8.220 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.164 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 7.715  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 18.007 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                    ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.856 ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 1.305 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; 4.748  ; 0.000         ;
; clk_50_                                         ; 9.585  ; 0.000         ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; 19.746 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                                                                                 ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 3.445 ; wb_abrgr:sd_brg|wbm_we_o                                                          ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.230     ; 1.312      ;
; 3.468 ; rst                                                                               ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.084     ; 1.435      ;
; 3.711 ; wb_abrgr:sd_brg|wbm_stb                                                           ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.258      ;
; 3.832 ; wb_abrgr:sd_brg|wbm_dat_o[8]                                                      ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.137      ;
; 3.970 ; wb_abrgr:sd_brg|wbm_sel_o[1]                                                      ; sdspi:sdspi|ss                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 0.996      ;
; 5.836 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.094      ;
; 5.836 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.094      ;
; 5.842 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel   ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.137      ; 4.304      ;
; 5.867 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.062      ;
; 5.867 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.062      ;
; 5.886 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.044      ;
; 5.886 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 4.044      ;
; 5.906 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.990      ;
; 5.912 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.984      ;
; 5.922 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.007      ;
; 5.922 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 4.007      ;
; 5.936 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 4.202      ;
; 5.938 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.196      ;
; 5.958 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.938      ;
; 5.964 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.932      ;
; 5.967 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 4.170      ;
; 5.969 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.124      ; 4.164      ;
; 5.974 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.923      ;
; 5.980 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.950      ;
; 5.980 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.950      ;
; 5.986 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 4.152      ;
; 5.988 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.909      ;
; 5.988 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.943      ;
; 5.988 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.943      ;
; 5.988 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.146      ;
; 6.012 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.101      ;
; 6.015 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.915      ;
; 6.015 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.915      ;
; 6.022 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 4.115      ;
; 6.024 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 4.110      ;
; 6.024 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 4.110      ;
; 6.024 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.124      ; 4.109      ;
; 6.024 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.905      ;
; 6.024 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.905      ;
; 6.026 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.871      ;
; 6.026 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.904      ;
; 6.026 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 3.904      ;
; 6.027 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.869      ;
; 6.028 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.867      ;
; 6.030 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.862      ;
; 6.033 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.863      ;
; 6.034 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.897      ;
; 6.034 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 3.897      ;
; 6.036 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.856      ;
; 6.040 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.857      ;
; 6.043 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.069      ;
; 6.046 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 4.063      ;
; 6.055 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 4.078      ;
; 6.055 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 4.078      ;
; 6.061 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[1][3] ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.145      ; 4.093      ;
; 6.062 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.051      ;
; 6.064 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.865      ;
; 6.064 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~2                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.865      ;
; 6.072 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.857      ;
; 6.072 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~21                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.857      ;
; 6.074 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 4.060      ;
; 6.074 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.147      ; 4.060      ;
; 6.077 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 4.031      ;
; 6.080 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[2][0]                                        ; hpdmc:hpdmc|sdram_adr[5]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.815      ;
; 6.080 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 4.058      ;
; 6.082 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~4                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.052      ;
; 6.083 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.837      ;
; 6.085 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|openrows[1][1]                                        ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.811      ;
; 6.088 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 4.051      ;
; 6.090 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~28                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.126      ; 4.045      ;
; 6.095 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.802      ;
; 6.096 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.122      ; 4.013      ;
; 6.097 ; fmlbrg:fmlbrg|fml_adr[10]                                                         ; hpdmc:hpdmc|sdram_adr[6]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.799      ;
; 6.097 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.835      ;
; 6.097 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~9                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 3.835      ;
; 6.098 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[11]                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.795      ;
; 6.098 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[5]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.014      ;
; 6.107 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel   ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.141      ; 4.043      ;
; 6.109 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[4]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 3.788      ;
; 6.110 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[0]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 4.023      ;
; 6.110 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[3]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.146      ; 4.023      ;
; 6.112 ; vga_fml:vga|vga_lcd_fml:lcd|fml_adr[10]                                           ; hpdmc:hpdmc|sdram_adr[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.781      ;
; 6.114 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~17                         ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.805      ;
; 6.115 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 4.023      ;
; 6.117 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~1                          ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.017      ;
; 6.122 ; fmlarb:fmlarb|master.010                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.774      ;
; 6.122 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                         ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.807      ;
; 6.122 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~20                         ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 3.807      ;
; 6.124 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.128      ; 4.013      ;
; 6.125 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~6                          ; wb_abrgr:vga_brg|wbm_dat_i_r[15]                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.801      ;
; 6.125 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~6                          ; wb_abrgr:vga_brg|wbm_dat_i_r[7]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.801      ;
; 6.126 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.129      ; 4.012      ;
; 6.126 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~18                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.124      ; 4.007      ;
; 6.128 ; fmlarb:fmlarb|master.001                                                          ; hpdmc:hpdmc|sdram_adr[7]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.768      ;
; 6.128 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][8]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.798      ;
; 6.128 ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[4]                                           ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[2][0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 3.798      ;
; 6.128 ; vga_fml:vga|fmlbrg:vgafmlbrg|tag_r[1]                                             ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.125      ; 4.006      ;
; 6.132 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~3                          ; wb_abrgr:vga_brg|wbm_dat_i_r[4]                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.121      ; 3.976      ;
; 6.133 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~0                          ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch[3][0]                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.787      ;
; 6.134 ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_tagmem:tagmem|tags~24                         ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.130      ; 4.005      ;
+-------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                         ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 8.220  ; wb_abrgr:vga_brg|wbm_dat_i_r[5]           ; wb_abrgr:vga_brg|wbs_dat_o_r[5]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.282     ; 1.485      ;
; 8.354  ; wb_abrgr:vga_brg|wbm_dat_i_r[9]           ; wb_abrgr:vga_brg|wbs_dat_o_r[9]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.287     ; 1.346      ;
; 8.446  ; wb_abrgr:vga_brg|wbm_dat_i_r[13]          ; wb_abrgr:vga_brg|wbs_dat_o_r[13]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.282     ; 1.259      ;
; 8.453  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[14]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[14]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.234      ;
; 8.487  ; wb_abrgr:vga_brg|wbm_dat_i_r[14]          ; wb_abrgr:vga_brg|wbs_dat_o_r[14]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.278     ; 1.222      ;
; 8.530  ; wb_abrgr:vga_brg|wbm_dat_i_r[6]           ; wb_abrgr:vga_brg|wbs_dat_o_r[6]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.278     ; 1.179      ;
; 8.552  ; wb_abrgr:vga_brg|wbm_dat_i_r[11]          ; wb_abrgr:vga_brg|wbs_dat_o_r[11]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.278     ; 1.157      ;
; 8.558  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[5]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[5]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.296     ; 1.133      ;
; 8.559  ; wb_abrgr:vga_brg|wbm_dat_i_r[10]          ; wb_abrgr:vga_brg|wbs_dat_o_r[10]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.279     ; 1.149      ;
; 8.562  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[6]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[6]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.125      ;
; 8.584  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[0]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.297     ; 1.106      ;
; 8.625  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[2]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[2]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.062      ;
; 8.627  ; wb_abrgr:vga_brg|wbm_dat_i_r[15]          ; wb_abrgr:vga_brg|wbs_dat_o_r[15]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 1.268      ;
; 8.627  ; wb_abrgr:vga_brg|wbm_dat_i_r[2]           ; wb_abrgr:vga_brg|wbs_dat_o_r[2]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.278     ; 1.082      ;
; 8.632  ; wb_abrgr:vga_brg|wbm_dat_i_r[12]          ; wb_abrgr:vga_brg|wbs_dat_o_r[12]                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.279     ; 1.076      ;
; 8.639  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[11]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[11]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.048      ;
; 8.639  ; wb_abrgr:vga_brg|wbm_dat_i_r[7]           ; wb_abrgr:vga_brg|wbs_dat_o_r[7]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 1.257      ;
; 8.658  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[9]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[9]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.029      ;
; 8.658  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[3]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[3]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.300     ; 1.029      ;
; 8.695  ; wb_abrgr:vga_brg|wbm_dat_i_r[3]           ; wb_abrgr:vga_brg|wbs_dat_o_r[3]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.301     ; 0.991      ;
; 8.703  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[6]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[6]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 1.190      ;
; 8.729  ; wb_abrgr:vga_brg|wbm_dat_i_r[0]           ; wb_abrgr:vga_brg|wbs_dat_o_r[0]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.309     ; 0.949      ;
; 8.732  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[12]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[12]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 0.950      ;
; 8.743  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[4]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[4]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.305     ; 0.939      ;
; 8.761  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[10]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[10]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.291     ; 0.935      ;
; 8.785  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[13]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[13]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.302     ; 0.900      ;
; 8.839  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[1]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 0.844      ;
; 8.849  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[7]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[7]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.291     ; 0.847      ;
; 8.854  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[15]        ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[15]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.291     ; 0.842      ;
; 8.874  ; wb_abrgr:vga_brg|wbm_dat_i_r[1]           ; wb_abrgr:vga_brg|wbs_dat_o_r[1]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.286     ; 0.827      ;
; 8.875  ; wb_abrgr:vga_brg|wbm_dat_i_r[8]           ; wb_abrgr:vga_brg|wbs_dat_o_r[8]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.287     ; 0.825      ;
; 8.926  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[7]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[7]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 0.978      ;
; 8.929  ; wb_abrgr:vga_brg|ft_ack                   ; wb_abrgr:vga_brg|sync_ack[0]                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 0.961      ;
; 8.936  ; wb_abrgr:sd_brg|wbm_dat_i_r[6]            ; wb_abrgr:sd_brg|wbs_dat_o_r[6]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 0.967      ;
; 8.946  ; wb_abrgr:sd_brg|wbm_dat_i_r[0]            ; wb_abrgr:sd_brg|wbs_dat_o_r[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 0.959      ;
; 8.965  ; wb_abrgr:sd_brg|wbm_dat_i_r[2]            ; wb_abrgr:sd_brg|wbs_dat_o_r[2]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 0.940      ;
; 8.967  ; wb_abrgr:sd_brg|wbm_dat_i_r[3]            ; wb_abrgr:sd_brg|wbs_dat_o_r[3]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 0.938      ;
; 9.023  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[2]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[2]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.879      ;
; 9.042  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[13]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[13]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.858      ;
; 9.102  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[9]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[9]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.800      ;
; 9.110  ; wb_abrgr:sd_brg|wbm_dat_i_r[4]            ; wb_abrgr:sd_brg|wbs_dat_o_r[4]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 0.791      ;
; 9.113  ; wb_abrgr:sd_brg|wbm_dat_i_r[1]            ; wb_abrgr:sd_brg|wbs_dat_o_r[1]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 0.792      ;
; 9.125  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[10]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[10]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.777      ;
; 9.132  ; wb_abrgr:sd_brg|wbm_dat_i_r[7]            ; wb_abrgr:sd_brg|wbs_dat_o_r[7]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.770      ;
; 9.135  ; wb_abrgr:sd_brg|wbm_dat_i_r[5]            ; wb_abrgr:sd_brg|wbs_dat_o_r[5]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 0.767      ;
; 9.160  ; wb_abrgr:wb_fmlbrg|wbm_dat_i_r[8]         ; wb_abrgr:wb_fmlbrg|wbs_dat_o_r[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 0.543      ;
; 9.205  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[8]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[8]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 0.693      ;
; 9.234  ; wb_abrgr:vga_brg|wbm_dat_i_r[4]           ; wb_abrgr:vga_brg|wbs_dat_o_r[4]                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.271     ; 0.482      ;
; 9.239  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[3]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[3]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 0.659      ;
; 9.244  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[12]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[12]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 0.653      ;
; 9.284  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[0]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[0]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 0.614      ;
; 9.290  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[5]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[5]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.610      ;
; 9.311  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[4]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[4]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 0.586      ;
; 9.350  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[11]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[11]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.544      ;
; 9.350  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[1]         ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[1]                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.544      ;
; 9.353  ; wb_abrgr:wb_csrbrg|wbm_dat_i_r[14]        ; wb_abrgr:wb_csrbrg|wbs_dat_o_r[14]                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 0.541      ;
; 9.355  ; wb_abrgr:wb_fmlbrg|ft_ack                 ; wb_abrgr:wb_fmlbrg|sync_ack[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 0.533      ;
; 9.377  ; wb_abrgr:wb_csrbrg|ft_ack                 ; wb_abrgr:wb_csrbrg|sync_ack[0]                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 0.511      ;
; 9.443  ; wb_abrgr:sd_brg|ft_ack                    ; wb_abrgr:sd_brg|sync_ack[0]                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 0.457      ;
; 13.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.687      ;
; 13.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.687      ;
; 13.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.687      ;
; 13.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.687      ;
; 13.257 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.687      ;
; 13.282 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[15]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.103      ; 6.808      ;
; 13.295 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.043     ; 6.649      ;
; 13.403 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.134      ; 6.718      ;
; 13.436 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[9]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.120      ; 6.671      ;
; 13.436 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[10]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.120      ; 6.671      ;
; 13.439 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[11]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.670      ;
; 13.439 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[13]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.670      ;
; 13.439 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[14]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.670      ;
; 13.439 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[12]                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.670      ;
; 13.448 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[8]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.113      ; 6.652      ;
; 13.485 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.621      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[3]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[0]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[7]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[2]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[1]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[5]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[6]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.532 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|modrm_l[4]                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.065     ; 6.390      ;
; 13.540 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.569      ;
; 13.540 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[3]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.122      ; 6.569      ;
; 13.579 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.111      ; 6.519      ;
; 13.597 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[6]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.112      ; 6.502      ;
; 13.617 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[3]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.125      ; 6.495      ;
; 13.617 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.125      ; 6.495      ;
; 13.628 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[7]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.124      ; 6.483      ;
; 13.628 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|imm_l[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.124      ; 6.483      ;
; 13.644 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][5] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.267      ;
; 13.653 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_exec:exec|zet_regfile:regfile|r[2][6] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.076     ; 6.258      ;
; 13.745 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.171      ;
; 13.745 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[1]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.071     ; 6.171      ;
; 13.751 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[0]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.355      ;
; 13.751 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[4]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.355      ;
; 13.751 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[2]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.355      ;
; 13.751 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[5]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.355      ;
; 13.751 ; flash8:flash8|spi_flash:spi_flash|sclk_en ; zet:zet|zet_core:core|zet_fetch:fetch|off_l[7]                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; 0.119      ; 6.355      ;
+--------+-------------------------------------------+-----------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.155 ; wb_abrgr:vga_brg|wbm_adr_o[12]                                                                   ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; wb_abrgr:sd_brg|wbm_dat_o[5]                                                                     ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_datain_reg0 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.159 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[2]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.485      ;
; 0.163 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[7]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.173 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[8]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.176 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|wp[6]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.179 ; fmlbrg:fmlbrg|state.EVICT2                                                                       ; fmlbrg:fmlbrg|state.EVICT2                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.184 ; wb_abrgr:vga_brg|wbm_adr_o[10]                                                                   ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.513      ;
; 0.185 ; wb_abrgr:vga_brg|wbm_dat_o[9]                                                                    ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.513      ;
; 0.186 ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                       ; wb_abrgr:wb_fmlbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:wb_fmlbrg|ft_ack                                                                        ; wb_abrgr:wb_fmlbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[0]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                   ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|plane[1]                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|plane_low                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                      ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_c4_iface:c4_iface|wbm_stb_o                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[4]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                              ; vga_fml:vga|vga_config_iface:config_iface|flip_flop                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|empty                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[5]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[6]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[7]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[2]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                   ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.PRECHARGEALL                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                       ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.ACTIVATE                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                           ; hpdmc:hpdmc|hpdmc_datactl:datactl|read_safe_counter[1]                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                    ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                     ; hpdmc:hpdmc|hpdmc_datactl:datactl|write_safe                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|ack_read2                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[1]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|direction                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:vga_brg|wbm_tga_o_r                                                                     ; wb_abrgr:vga_brg|wbm_tga_o                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; wb_abrgr:vga_brg|ft_ack                                                                          ; wb_abrgr:vga_brg|ft_ack                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:vga_brg|wbm_stb                                                                         ; wb_abrgr:vga_brg|wbm_stb                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|latch_sel                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                  ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_read_iface:read_iface|wbm_stb_o                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdspi:sdspi|ss                                                                                   ; sdspi:sdspi|ss                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wb_abrgr:wb_csrbrg|ft_ack                                                                        ; wb_abrgr:wb_csrbrg|ft_ack                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_abrgr:wb_csrbrg|wbm_stb                                                                       ; wb_abrgr:wb_csrbrg|wbm_stb                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; csrbrg:csrbrg|state.IDLE                                                                         ; csrbrg:csrbrg|state.IDLE                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                   ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL_WAIT                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL1                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                       ; vga_fml:vga|fmlbrg:vgafmlbrg|state.REFILL2                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[1]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                        ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT2                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                         ; vga_fml:vga|fmlbrg:vgafmlbrg|state.EVICT                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                      ; vga_fml:vga|fmlbrg:vgafmlbrg|state.TEST_HIT                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                 ; vga_fml:vga|vga_cpu_mem_iface:cpu_mem_iface|vga_write_iface:write_iface|plane[0]                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                           ; vga_fml:vga|vga_lcd_fml:lcd|state.IDLE                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[1]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                          ; vga_fml:vga|fmlbrg:vgafmlbrg|index_r[0]                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                       ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_h_i                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                         ; vga_fml:vga|vga_lcd_fml:lcd|vga_crtc_fml:crtc|video_on_v                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on    ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|cursor_on                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[1]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                              ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|full                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                        ; hpdmc:hpdmc|hpdmc_busif:busif|mgmt_stb_en                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer2|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer1|precharge_safe                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                           ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.READ                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                               ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.AUTOREFRESH_WAIT                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                          ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|state.WRITE                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmlbrg:fmlbrg|state.REFILL2                                                                      ; fmlbrg:fmlbrg|state.REFILL2                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fmlbrg:fmlbrg|state.REFILL1                                                                      ; fmlbrg:fmlbrg|state.REFILL1                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[2]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[0]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[1]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                             ; vga_fml:vga|vga_config_iface:config_iface|seq_idx[3]                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdspi:sdspi|clk_div[1]                                                                           ; sdspi:sdspi|clk_div[1]                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_abrgr:sd_brg|ft_ack                                                                           ; wb_abrgr:sd_brg|ft_ack                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; wb_abrgr:sd_brg|wbm_stb                                                                          ; wb_abrgr:sd_brg|wbm_stb                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdspi:sdspi|st                                                                                   ; sdspi:sdspi|st                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdspi:sdspi|sclk                                                                                 ; sdspi:sdspi|sclk                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                                  ; wb_abrgr:vga_brg|wbm_adr_o[8]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; wb_abrgr:vga_brg|ft_stb                                                                          ; wb_abrgr:vga_brg|sync_stb[0]                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.385      ;
; 0.189 ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|rp[9]                                             ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~portb_address_reg0                                           ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.474      ;
; 0.190 ; wb_abrgr:vga_brg|wbm_adr_o[9]                                                                    ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_address_reg0                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.517      ;
; 0.192 ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[7]                                                          ; csrbrg:csrbrg|wb_dat_o[7]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[4]                                                          ; csrbrg:csrbrg|wb_dat_o[4]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; csrbrg:csrbrg|csr_do[14]                                                                         ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[10]                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; wb_abrgr:vga_brg|wbm_adr_o_r[3]                                                                  ; wb_abrgr:vga_brg|wbm_adr_o[3]                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                         ; vga_fml:vga|vga_lcd_fml:lcd|dcb_index[0]                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; csrbrg:csrbrg|csr_do[13]                                                                         ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|sdram_adr[9]                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hpdmc:hpdmc|hpdmc_ctlif:ctlif|csr_do[12]                                                         ; csrbrg:csrbrg|wb_dat_o[12]                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer3|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                          ; hpdmc:hpdmc|hpdmc_datactl:datactl|hpdmc_banktimer:banktimer0|counter[0]                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                 ; hpdmc:hpdmc|hpdmc_mgmt:mgmt|precharge_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdspi:sdspi|tr[6]                                                                                ; sdspi:sdspi|tr[7]                                                                                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                      ; hpdmc:hpdmc|hpdmc_datactl:datactl|counter_writedirection[0]                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[2] ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_shift[3]                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                    ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[1]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                    ; vga_fml:vga|vga_config_iface:config_iface|write_data_cycle[0]                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                 ; vga_fml:vga|vga_lcd_fml:lcd|pixel_clk_counter[0]                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fmlbrg:fmlbrg|bcounter[0]                                                                        ; fmlbrg:fmlbrg|bcounter[0]                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                       ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.164 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[1] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.489      ;
; 0.177 ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|sop_l[2]                                                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                        ; zet:zet|zet_core:core|zet_fetch:fetch|lock_l                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.503      ;
; 0.178 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[4]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                     ; zet:zet|zet_core:core|zet_decode:decode|ext_int                                                                                                                                                                               ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[7]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[3] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.502      ;
; 0.181 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.507      ;
; 0.182 ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|cntr_uqf:cntr1|counter_reg_bit[2] ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 0.506      ;
; 0.184 ; wb_abrgr:sd_brg|ft_ack                                                                                                                                                                              ; wb_abrgr:sd_brg|sync_ack[0]                                                                                                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 0.385      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                        ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[1]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[2]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|data_count[3]                                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_3_PARITY_IN                                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                    ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_datain:mouse_datain|s_ps2_receiver.PS2_STATE_4_STOP_IN                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_rx_clk_l                                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_l                                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                           ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_clk_h                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_clk_h                                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                    ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_wait_keyboard_ack                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_error_no_keyboard_ack                                                                                                                                                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|m1_state.m1_tx_done_recovery                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt1|bOut                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                       ; zet:zet|zet_wb_master:wb_master|cpu_dat_i[15]                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                      ; zet:zet|zet_core:core|zet_fetch:fetch|state[2]                                                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                            ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                           ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                          ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_fmlbrg|ft_stb                                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[3]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[5]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[1]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[0]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[2]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                             ; wb_abrgr:vga_brg|ft_stb                                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[1]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                            ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|cur_bit[2]                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                  ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                            ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                      ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|command_was_sent                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_w_msnd                                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                               ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                                                                                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                         ; ps2:ps2_key_mouse|ps2_mouse_nofifo:mouse_nofifo|ps2_mouse:mouse|ps2_mouse_cmdout:mouse_cmdout|error_communication_timed_out                                                                                                   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                        ; ps2:ps2_key_mouse|cmd_r_mint                                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                           ; ps2:ps2_key_mouse|MSE_INT                                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[0]                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[1]                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[2]                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                        ; ps2:ps2_key_mouse|ps2_keyb:keyb|bit_count[3]                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                           ; wb_abrgr:wb_csrbrg|ft_stb                                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[0]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[0]                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|rxd_cnt_inv[1]                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                              ; serial:com1|serial_arx:arx|rxd_bit_inv                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[3]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                 ; serial:com1|serial_arx:arx|state[1]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[1]                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[2]                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                           ; serial:com1|serial_arx:arx|bit_spacing[3]                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sound:sound|sb_dat_o[7]                                                                                                                                                                             ; sound:sound|sb_dat_o[7]                                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                       ; ps2:ps2_key_mouse|ps2_keyb:keyb|hold_released                                                                                                                                                                                 ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                            ; ps2:ps2_key_mouse|ps2_keyb:keyb|dat_o[7]                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|IPEND                                                                                                                                                                                   ; serial:com1|IPEND                                                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|DR                                                                                                                                                                                      ; serial:com1|DR                                                                                                                                                                                                                ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[2]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[3]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[1]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                 ; serial:com1|serial_atx:atx|state[0]                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serial:com1|THRE                                                                                                                                                                                    ; serial:com1|THRE                                                                                                                                                                                                              ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_w_flag                                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_pic:pic0|irr[1]                                                                                                                                                                              ; simple_pic:pic0|irr[1]                                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_pic:pic0|irr[4]                                                                                                                                                                              ; simple_pic:pic0|irr[4]                                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_pic:pic0|irr[0]                                                                                                                                                                              ; simple_pic:pic0|irr[0]                                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                        ; ps2:ps2_key_mouse|cnt_r_flag                                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|tfle                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash8:flash8|flash_rd_                                                                                                                                                                             ; flash8:flash8|flash_rd_                                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                             ; flash8:flash8|spi_flash:spi_flash|start                                                                                                                                                                                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                   ; zet:zet|zet_core:core|zet_fetch:fetch|opcode_l[6]                                                                                                                                                                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; simple_pic:pic0|irr[3]                                                                                                                                                                              ; simple_pic:pic0|irr[3]                                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchStat                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt1|fToggleHigh                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt1|fLatchData                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt1|fWroteLow                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                              ; wb_abrgr:sd_brg|ft_stb                                                                                                                                                                                                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchStat                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt0|fToggleHigh                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt0|fLatchData                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                            ; timer:timer|timer_counter:cnt0|fWroteLow                                                                                                                                                                                      ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                 ; timer:timer|timer_counter:cnt0|bOut                                                                                                                                                                                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchStat                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                          ; timer:timer|timer_counter:cnt2|fToggleHigh                                                                                                                                                                                    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                           ; timer:timer|timer_counter:cnt2|fLatchData                                                                                                                                                                                     ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                        ; zet:zet|zet_core:core|zet_decode:decode|dive                                                                                                                                                                                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.715 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 2.176      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 7.748 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.144      ;
; 8.224 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.101     ; 1.662      ;
; 8.646 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 1.234      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.007 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 1.946      ;
; 18.126 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.036     ; 1.825      ;
; 18.208 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 1.719      ;
; 18.278 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 1.649      ;
; 18.417 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.060     ; 1.510      ;
; 18.723 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.058     ; 1.206      ;
; 37.654 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 2.279      ;
; 37.837 ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.101      ;
; 37.837 ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.101      ;
; 37.837 ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.101      ;
; 37.840 ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.840 ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.096      ;
; 37.889 ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.048      ;
; 37.889 ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.048      ;
; 37.889 ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.048      ;
; 37.903 ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.903 ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.050     ; 2.034      ;
; 37.995 ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.048     ; 1.944      ;
; 37.995 ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 1.943      ;
; 38.009 ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.924      ;
; 38.009 ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.924      ;
; 38.009 ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.924      ;
; 38.009 ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.924      ;
; 38.009 ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 1.924      ;
; 38.157 ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 1.781      ;
; 38.191 ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.191 ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.191 ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.191 ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.191 ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.191 ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.743      ;
; 38.193 ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 1.741      ;
; 38.202 ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.202 ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.202 ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.202 ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.202 ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.202 ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.052     ; 1.733      ;
; 38.219 ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 1.722      ;
; 38.219 ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 1.722      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                            ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.856 ; rst       ; sound:sound|dac:r|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.037      ;
; 1.203 ; rst       ; sound:sound|dac:l|DACout_q         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.390      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.598 ; rst       ; sound:sound|dac:l|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.792      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[0]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[1]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[2]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[3]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[4]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[5]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[6]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[7]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[8]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[9]  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
; 1.620 ; rst       ; sound:sound|dac:r|SigmaLatch_q[10] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.813      ;
+-------+-----------+------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                               ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 1.305  ; rst                                        ; serial:com1|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.438      ;
; 1.305  ; rst                                        ; sound:sound|wb_ack_o                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.438      ;
; 1.316  ; rst                                        ; serial:com1|IPEN                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.316  ; rst                                        ; serial:com1|IPEND                          ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.316  ; rst                                        ; serial:com1|DR                             ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.316  ; rst                                        ; serial:com1|THRE                           ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.316  ; rst                                        ; serial:com1|INTID[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.316  ; rst                                        ; serial:com1|INTID[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 1.443      ;
; 1.319  ; rst                                        ; serial:com1|dlh[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dll[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dlh[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dat_o[7]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dlh[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dat_o[0]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.319  ; rst                                        ; serial:com1|dlh[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 1.445      ;
; 1.356  ; rst                                        ; serial:com1|ier[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.486      ;
; 1.471  ; rst                                        ; serial:com1|dll[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.596      ;
; 1.471  ; rst                                        ; serial:com1|dlh[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.596      ;
; 1.471  ; rst                                        ; serial:com1|dlh[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.596      ;
; 1.471  ; rst                                        ; serial:com1|dlh[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.596      ;
; 1.471  ; rst                                        ; serial:com1|dlh[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 1.596      ;
; 1.481  ; rst                                        ; serial:com1|tx_send                        ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.611      ;
; 1.485  ; rst                                        ; ps2:ps2_key_mouse|MSE_INT                  ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 1.616      ;
; 1.567  ; rst                                        ; serial:com1|dll[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|mcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|mcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|mcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|mcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|mcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|dll[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|dll[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|dll[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|dll[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.567  ; rst                                        ; serial:com1|dll[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.696      ;
; 1.571  ; rst                                        ; serial:com1|ier[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.700      ;
; 1.571  ; rst                                        ; serial:com1|ier[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.700      ;
; 1.571  ; rst                                        ; serial:com1|ier[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 1.700      ;
; 1.612  ; rst                                        ; serial:com1|lcr[7]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.742      ;
; 1.612  ; rst                                        ; serial:com1|lcr[6]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.742      ;
; 1.612  ; rst                                        ; serial:com1|lcr[5]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|lcr[3]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[3]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|lcr[2]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[2]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|lcr[1]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[1]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[6]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|lcr[4]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[4]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|lcr[0]                         ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.614  ; rst                                        ; serial:com1|dat_o[5]                       ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 1.742      ;
; 1.895  ; rst                                        ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 2.020      ;
; 20.934 ; flash8:flash8|spi_flash:spi_flash|state[1] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.019      ; 1.057      ;
; 21.180 ; flash8:flash8|spi_flash:spi_flash|state[2] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.017      ; 1.301      ;
; 21.346 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.062      ; 1.512      ;
; 21.374 ; flash8:flash8|spi_flash:spi_flash|state[0] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.017      ; 1.495      ;
; 21.443 ; flash8:flash8|spi_flash:spi_flash|state[3] ; flash8:flash8|spi_flash:spi_flash|start    ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.017      ; 1.564      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[1]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[2]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|cnt[0]   ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[2] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
; 21.449 ; rst                                        ; flash8:flash8|spi_flash:spi_flash|state[3] ; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; -20.000      ; 0.064      ; 1.617      ;
+--------+--------------------------------------------+--------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_address_reg0                                                                     ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_we_reg                                                                           ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_address_reg0                                                                     ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_we_reg                                                                           ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_address_reg0                                                                       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_we_reg                                                                             ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_address_reg0                                                      ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_we_reg                                                            ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_address_reg0                                                            ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_we_reg                                                                  ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_we_reg                       ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_g271:auto_generated|ram_block1a4~porta_address_reg0 ;
; 4.748 ; 4.978        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_g271:auto_generated|ram_block1a6~porta_address_reg0 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~portb_address_reg0                 ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_g271:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fmlbrg_tagmem:tagmem|altsyncram:tags_rtl_0|altsyncram_ld41:auto_generated|ram_block1a0~porta_datain_reg0                                                                        ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_address_reg0                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_we_reg                                                          ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~porta_datain_reg0                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_fifo:data_fifo|altsyncram:mem_rtl_0|altsyncram_0gc1:auto_generated|ram_block1a0~portb_address_reg0                                                            ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                        ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_sequencer_fml:sequencer|vga_text_mode_fml:text_mode|vga_char_rom:char_rom|altsyncram:rom_rtl_0|altsyncram_g271:auto_generated|ram_block1a2~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_address_reg0                                                      ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_we_reg                                                            ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram1_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~portb_datain_reg0                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_kpg1:auto_generated|ram_block1a0~porta_address_reg0                                                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_kpg1:auto_generated|ram_block1a0~porta_we_reg                                                                   ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~portb_address_reg0                                                    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_address_reg0                         ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_we_reg                               ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_palette_regs_fml:palette_regs|altsyncram:palette_rtl_0|altsyncram_q9u1:auto_generated|ram_block1a0~portb_datain_reg0                  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~portb_address_reg0                                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_kpg1:auto_generated|ram_block1a0~portb_address_reg0                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:graphics_ctrl[0][7]__1|altsyncram_mpg1:auto_generated|ram_block1a0~porta_datain_reg0                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~portb_address_reg0                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~porta_datain_reg0                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_config_iface:config_iface|altsyncram:CRTC[0][7]__2|altsyncram_kpg1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:blue_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:green_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_0|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|vga_lcd_fml:lcd|vga_pal_dac_fml:pal_dac|vga_dac_regs_fml:dac_regs|altsyncram:red_dac_rtl_1|altsyncram_2tg1:auto_generated|ram_block1a0~porta_datain_reg0                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fmlbrg_datamem:datamem|altsyncram:ram0_rtl_0|altsyncram_jrl1:auto_generated|ram_block1a0~portb_datain_reg0                                                       ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sdspi:sdspi|ss                                                                                                                                                                                ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[5]                                                                                                                                                                      ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fmlbrg:fmlbrg|fml_adr[9]                                                                                                                                                                      ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[5]                                                                                                                                                       ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_fml:vga|fmlbrg:vgafmlbrg|fml_adr[9]                                                                                                                                                       ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[5]                                                                                                                                                                 ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o[8]                                                                                                                                                                 ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wb_abrgr:vga_brg|wbm_adr_o_r[8]                                                                                                                                                               ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[1]                                                                                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[2]                                                                                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[5]                                                                                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; hpdmc:hpdmc|hpdmc_sdrio:sdrio|di[7]                                                                                                                                                           ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|clk_div[0]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|clk_div[1]                                                                                                                                                                        ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdspi:sdspi|sft[7]                                                                                                                                                                            ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|DACout_q                                                                                                                                                                    ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[0]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[10]                                                                                                                                                            ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[1]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[2]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[3]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[4]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[5]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[6]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[7]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[8]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:l|SigmaLatch_q[9]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[0]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[10]                                                                                                                                                            ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[1]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[2]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[3]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[4]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[5]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[6]                                                                                                                                                             ;
; 4.783 ; 4.999        ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sound:sound|dac:r|SigmaLatch_q[7]                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50_'                                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk_50_ ; Rise       ; clk_50_~input|i                                           ;
; 10.372 ; 10.372       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; clk_50_~input|o                                           ;
; 10.413 ; 10.413       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.413 ; 10.413       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.413 ; 10.413       ; 0.000          ; High Pulse Width ; clk_50_ ; Rise       ; pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk_50_ ; Rise       ; clk_50_                                                   ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                           ; Clock Edge ; Target                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                      ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                      ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                      ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                      ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                      ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                      ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                      ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                      ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                      ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0                    ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a1                    ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a2                    ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                      ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; zet:zet|zet_core:core|zet_exec:exec|zet_alu:alu|zet_muldiv:muldiv|zet_div_su:div_su|zet_div_uu:divider|altshift_taps:ovf_pipe_rtl_0|shift_taps_f6m:auto_generated|altsyncram_ae81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a5~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a1~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a3~portb_address_reg0                                                                                                                      ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                       ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                      ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_0|altsyncram_kjc1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                       ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; exec_rom:exec_rom|altsyncram:rom_hi_rtl_1|altsyncram_c3h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                       ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[10]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[11]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[16]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[17]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[18]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[19]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[1]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[2]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[3]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[8]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[9]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[1]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[2]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[3]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[4]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[0]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[11]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[13]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[14]                                                                                                                                                                                ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[1]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[3]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[4]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[5]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[6]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[7]                                                                                                                                                                                 ;
; 19.769 ; 19.985       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|spi_data[8]                                                                                                                                                                                 ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[12]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[13]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[14]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[15]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[4]                                                                                                                                                                                 ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[5]                                                                                                                                                                                 ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[6]                                                                                                                                                                                 ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|addr_reg[7]                                                                                                                                                                                 ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[0]                                                                                                                                                                                      ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[1]                                                                                                                                                                                      ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|cnt[2]                                                                                                                                                                                      ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|sclk_en                                                                                                                                                                                     ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[0]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[5]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[6]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|shift_reg[7]                                                                                                                                                                                ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[0]                                                                                                                                                                                    ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[1]                                                                                                                                                                                    ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[2]                                                                                                                                                                                    ;
; 19.770 ; 19.986       ; 0.216          ; High Pulse Width ; pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; flash8:flash8|spi_flash:spi_flash|state[3]                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 2.720 ; 3.394 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.743 ; 3.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.243 ; 2.880 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.633 ; 3.291 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.038 ; 2.603 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.185 ; 2.777 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.173 ; 2.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.446 ; 3.077 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.260 ; 2.834 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.265 ; 2.839 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.040 ; 2.605 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.655 ; 3.324 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.743 ; 3.422 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.419 ; 3.076 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.443 ; 3.036 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.605 ; 3.261 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.497 ; 3.148 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.480 ; 3.122 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; 2.583 ; 3.249 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 2.673 ; 3.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 2.762 ; 3.464 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 2.801 ; 3.514 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; 3.424 ; 4.091 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; 2.807 ; 3.500 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 3.439 ; 4.187 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -2.296 ; -2.952 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -1.642 ; -2.192 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -1.828 ; -2.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -2.218 ; -2.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -1.642 ; -2.192 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -1.771 ; -2.353 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -1.761 ; -2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -2.039 ; -2.659 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -1.859 ; -2.425 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -1.865 ; -2.430 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -1.642 ; -2.193 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -2.238 ; -2.895 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -2.323 ; -2.989 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -2.006 ; -2.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -2.036 ; -2.619 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -2.190 ; -2.834 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -2.086 ; -2.726 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -2.071 ; -2.702 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; -2.165 ; -2.813 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; -2.249 ; -2.894 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; -2.336 ; -3.018 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; -2.373 ; -3.066 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; -2.229 ; -2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; -2.374 ; -3.060 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -2.213 ; -2.850 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 2.885 ; 3.066 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 2.658 ; 2.805 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 2.885 ; 3.066 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 2.808 ; 2.990 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 2.662 ; 2.813 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 3.553 ; 3.857 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 3.553 ; 3.857 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 2.898 ; 3.086 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 2.883 ; 3.053 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 3.090 ; 3.275 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 3.911 ; 4.151 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 3.911 ; 4.151 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 2.521 ; 2.634 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 2.361 ; 2.460 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 2.851 ; 3.013 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 2.595 ; 2.746 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 3.498 ; 3.665 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 2.681 ; 2.740 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.748 ; 1.751 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.749 ; 1.752 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.749 ; 1.752 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 1.751 ; 1.754 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.752 ; 1.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.752 ; 1.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 1.752 ; 1.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.752 ; 1.755 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 2.681 ; 2.740 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.750 ; 1.753 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.748 ; 1.751 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.751 ; 1.754 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.592 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.592 ; 2.721 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.498 ; 2.594 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 2.770 ; 2.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 2.368 ; 2.456 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 1.561 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 2.644 ; 2.789 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.240 ; 5.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.772 ; 4.980 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 4.951 ; 5.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.833 ; 5.039 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.815 ; 5.016 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.756 ; 4.965 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 4.909 ; 5.127 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.635 ; 4.810 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.726 ; 4.933 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.435 ; 4.585 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 4.706 ; 4.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 4.760 ; 4.946 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 4.721 ; 4.909 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.085 ; 5.330 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.240 ; 5.477 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 4.701 ; 4.901 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 4.679 ; 4.888 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 3.478 ; 3.506 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 3.386 ; 3.436 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 3.478 ; 3.506 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 2.507 ; 2.631 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.738 ; 2.879 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.544 ; 2.674 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 3.022 ; 3.241 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 3.022 ; 3.226 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 5.704 ; 5.476 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.788 ; 2.947 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 1.592 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.773 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 3.812 ; 3.978 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 3.949 ; 3.680 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 5.109 ; 5.428 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 3.479 ; 3.729 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 3.128 ; 2.912 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 3.676 ; 3.909 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 4.117 ; 3.804 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 2.338 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 2.338 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 2.556 ; 2.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 2.482 ; 2.657 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 2.340 ; 2.484 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 2.554 ; 2.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 3.197 ; 3.490 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 2.569 ; 2.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 2.554 ; 2.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 2.749 ; 2.927 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 2.051 ; 2.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 3.576 ; 3.809 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 2.203 ; 2.312 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 2.051 ; 2.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 2.521 ; 2.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 2.278 ; 2.424 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 3.179 ; 3.342 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.507 ; 1.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.507 ; 1.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 1.508 ; 1.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 2.439 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.508 ; 1.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.509 ; 1.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.182 ; 2.273 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.272 ; 2.395 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.182 ; 2.273 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 2.443 ; 2.595 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 2.056 ; 2.140 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 1.288 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 2.322 ; 2.461 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.557 ; 2.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.936 ; 3.114 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.926 ; 3.084 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.922 ; 3.077 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.827 ; 2.981 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.823 ; 2.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.777 ; 2.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.796 ; 2.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.557 ; 2.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.662 ; 2.798 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.864 ; 2.995 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.953 ; 3.108 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.618 ; 2.753 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 3.088 ; 3.280 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 3.463 ; 3.660 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.730 ; 2.882 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.606 ; 2.752 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 2.857 ; 2.728 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 2.857 ; 2.728 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 2.946 ; 2.796 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 2.190 ; 2.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.412 ; 2.548 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.230 ; 2.356 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 2.688 ; 2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 2.688 ; 2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 3.733 ; 3.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.462 ; 2.615 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 1.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.492 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 2.898 ; 3.118 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 3.574 ; 3.316 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 3.235 ; 3.493 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 3.123 ; 3.363 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 2.795 ; 2.585 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 3.311 ; 1.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 3.745 ; 3.442 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 2.198 ; 2.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.723 ; 2.709 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.722 ; 2.708 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.723 ; 2.709 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.723 ; 2.709 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.730 ; 2.716 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.710 ; 2.696 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.580 ; 2.566 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.592 ; 2.578 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.198 ; 2.184 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.207 ; 2.193 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.207 ; 2.193 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.211 ; 2.197 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.730 ; 2.716 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.720 ; 2.706 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.721 ; 2.707 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.721 ; 2.707 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 4.363 ; 4.349 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 1.891 ; 1.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.395 ; 2.381 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.393 ; 2.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.395 ; 2.381 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.395 ; 2.381 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.401 ; 2.387 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.382 ; 2.368 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.257 ; 2.243 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.268 ; 2.254 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 1.891 ; 1.877 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 1.899 ; 1.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 1.899 ; 1.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 1.904 ; 1.890 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.401 ; 2.387 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.391 ; 2.377 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.393 ; 2.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.393 ; 2.379 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 3.379 ; 3.365 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 2.231     ; 2.245     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.853     ; 2.867     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.851     ; 2.865     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.853     ; 2.867     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.853     ; 2.867     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.859     ; 2.873     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.854     ; 2.868     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.697     ; 2.711     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.710     ; 2.724     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.231     ; 2.245     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.240     ; 2.254     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.240     ; 2.254     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.251     ; 2.265     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.859     ; 2.873     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.848     ; 2.862     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.850     ; 2.864     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.850     ; 2.864     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 4.706     ; 4.720     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+
; sdram_data_[*]   ; clk_50_    ; 1.922     ; 1.936     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.519     ; 2.533     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.517     ; 2.531     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.519     ; 2.533     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.519     ; 2.533     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.525     ; 2.539     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.520     ; 2.534     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.369     ; 2.383     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.382     ; 2.396     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 1.922     ; 1.936     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 1.931     ; 1.945     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 1.931     ; 1.945     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 1.941     ; 1.955     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 2.525     ; 2.539     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 2.514     ; 2.528     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.516     ; 2.530     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.516     ; 2.530     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_mdat_        ; clk_50_    ; 3.630     ; 3.644     ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-----------+-----------+------------+-------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; -0.812  ; 0.155 ; 5.411    ; 0.856   ; 4.641               ;
;  clk_50_                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.358   ; 0.155 ; 5.411    ; 0.856   ; 4.641               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; -0.812  ; 0.164 ; 15.892   ; 1.305   ; 19.567              ;
; Design-wide TNS                                  ; -13.618 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50_                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  pll|altpll_component|auto_generated|pll1|clk[1] ; -13.618 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; 5.692 ; 5.930 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 5.858 ; 6.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 4.661 ; 4.921 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 5.614 ; 5.844 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 4.159 ; 4.408 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 4.555 ; 4.713 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 4.498 ; 4.676 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 5.115 ; 5.398 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 4.718 ; 4.928 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 4.733 ; 4.949 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 4.158 ; 4.407 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 5.617 ; 5.870 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 5.858 ; 6.065 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 5.021 ; 5.291 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 5.228 ; 5.355 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 5.493 ; 5.766 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 5.243 ; 5.526 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 5.190 ; 5.485 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; 5.360 ; 5.634 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 5.616 ; 5.875 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 5.751 ; 6.070 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 5.853 ; 6.128 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; 7.323 ; 7.679 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; 5.825 ; 6.158 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; 7.685 ; 7.901 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; sd_miso_         ; clk_50_    ; -2.296 ; -2.952 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; -1.642 ; -2.192 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; -1.828 ; -2.454 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; -2.218 ; -2.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; -1.642 ; -2.192 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; -1.771 ; -2.353 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; -1.761 ; -2.335 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; -2.039 ; -2.659 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; -1.859 ; -2.425 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; -1.865 ; -2.430 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; -1.642 ; -2.193 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; -2.238 ; -2.895 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; -2.323 ; -2.989 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; -2.006 ; -2.645 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; -2.036 ; -2.619 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; -2.190 ; -2.834 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; -2.086 ; -2.726 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; -2.071 ; -2.702 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; ps2_kclk_        ; clk_50_    ; -2.165 ; -2.813 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; -2.249 ; -2.894 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; -2.336 ; -3.018 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; -2.373 ; -3.066 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; reset            ; clk_50_    ; -2.229 ; -2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_rxd_        ; clk_50_    ; -2.374 ; -3.060 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; data0_           ; clk_50_    ; -2.213 ; -2.850 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 6.662  ; 6.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 5.936  ; 5.842  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 6.662  ; 6.420  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 6.308  ; 6.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 6.053  ; 5.946  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 7.945  ; 7.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 7.945  ; 7.878  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 6.556  ; 6.417  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 6.551  ; 6.391  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 7.053  ; 6.815  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 8.237  ; 8.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 8.237  ; 8.139  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 5.745  ; 5.573  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 5.352  ; 5.265  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 6.592  ; 6.357  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 5.834  ; 5.744  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 7.314  ; 7.236  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 5.226  ; 5.283  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 3.771  ; 3.728  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 3.774  ; 3.731  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 3.776  ; 3.733  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 5.226  ; 5.283  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 3.773  ; 3.730  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 3.771  ; 3.728  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 3.775  ; 3.732  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 5.835  ; 5.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 5.835  ; 5.735  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 5.681  ; 5.487  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 6.253  ; 6.113  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 5.395  ; 5.220  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 3.433  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 5.956  ; 5.837  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 12.740 ; 12.155 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 11.629 ; 11.244 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 12.039 ; 11.569 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 11.779 ; 11.327 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 11.696 ; 11.264 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 11.522 ; 11.149 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 11.990 ; 11.526 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 11.226 ; 10.865 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 11.524 ; 11.159 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 10.791 ; 10.474 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 11.461 ; 10.991 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 11.493 ; 11.112 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 11.381 ; 11.069 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 12.362 ; 11.893 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 12.740 ; 12.155 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 11.469 ; 11.111 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 11.282 ; 10.945 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 7.694  ; 7.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 7.506  ; 7.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 7.694  ; 7.764  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 5.588  ; 5.527  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 6.250  ; 6.097  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 5.750  ; 5.622  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 6.923  ; 6.726  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 6.880  ; 6.708  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 12.693 ; 12.970 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 6.302  ; 6.085  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;        ; 3.295  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 3.992  ;        ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 8.895  ; 8.564  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 8.165  ; 8.532  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 11.923 ; 11.671 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 7.908  ; 7.736  ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 6.375  ; 6.355  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 8.591  ; 8.114  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 8.321  ; 8.696  ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+--------+--------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                 ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+
; blue[*]          ; clk_50_    ; 2.338 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[0]         ; clk_50_    ; 2.338 ; 2.480 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[1]         ; clk_50_    ; 2.556 ; 2.731 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[2]         ; clk_50_    ; 2.482 ; 2.657 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  blue[3]         ; clk_50_    ; 2.340 ; 2.484 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; green[*]         ; clk_50_    ; 2.554 ; 2.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[0]        ; clk_50_    ; 3.197 ; 3.490 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[1]        ; clk_50_    ; 2.569 ; 2.750 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[2]        ; clk_50_    ; 2.554 ; 2.718 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  green[3]        ; clk_50_    ; 2.749 ; 2.927 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; red[*]           ; clk_50_    ; 2.051 ; 2.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[0]          ; clk_50_    ; 3.576 ; 3.809 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[1]          ; clk_50_    ; 2.203 ; 2.312 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[2]          ; clk_50_    ; 2.051 ; 2.146 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  red[3]          ; clk_50_    ; 2.521 ; 2.677 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_mosi_         ; clk_50_    ; 2.278 ; 2.424 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_sclk_         ; clk_50_    ; 3.179 ; 3.342 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr_[*]   ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[0]  ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[1]  ; clk_50_    ; 1.507 ; 1.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[2]  ; clk_50_    ; 1.507 ; 1.510 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[3]  ; clk_50_    ; 1.508 ; 1.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[4]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[5]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[6]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[7]  ; clk_50_    ; 1.510 ; 1.513 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[8]  ; clk_50_    ; 2.439 ; 2.498 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[9]  ; clk_50_    ; 1.508 ; 1.511 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[10] ; clk_50_    ; 1.506 ; 1.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr_[11] ; clk_50_    ; 1.509 ; 1.512 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba_[*]     ; clk_50_    ; 2.182 ; 2.273 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[0]    ; clk_50_    ; 2.272 ; 2.395 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba_[1]    ; clk_50_    ; 2.182 ; 2.273 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n_     ; clk_50_    ; 2.443 ; 2.595 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke_       ; clk_50_    ; 2.056 ; 2.140 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ; 1.288 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n       ; clk_50_    ; 2.322 ; 2.461 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data_[*]   ; clk_50_    ; 2.557 ; 2.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[0]  ; clk_50_    ; 2.936 ; 3.114 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[1]  ; clk_50_    ; 2.926 ; 3.084 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[2]  ; clk_50_    ; 2.922 ; 3.077 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[3]  ; clk_50_    ; 2.827 ; 2.981 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[4]  ; clk_50_    ; 2.823 ; 2.993 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[5]  ; clk_50_    ; 2.777 ; 2.929 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[6]  ; clk_50_    ; 2.796 ; 2.943 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[7]  ; clk_50_    ; 2.557 ; 2.675 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[8]  ; clk_50_    ; 2.662 ; 2.798 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[9]  ; clk_50_    ; 2.864 ; 2.995 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[10] ; clk_50_    ; 2.953 ; 3.108 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[11] ; clk_50_    ; 2.618 ; 2.753 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[12] ; clk_50_    ; 3.088 ; 3.280 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[13] ; clk_50_    ; 3.463 ; 3.660 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[14] ; clk_50_    ; 2.730 ; 2.882 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data_[15] ; clk_50_    ; 2.606 ; 2.752 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm_[*]    ; clk_50_    ; 2.857 ; 2.728 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[0]   ; clk_50_    ; 2.857 ; 2.728 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm_[1]   ; clk_50_    ; 2.946 ; 2.796 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n_     ; clk_50_    ; 2.190 ; 2.309 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n_      ; clk_50_    ; 2.412 ; 2.548 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_l_       ; clk_50_    ; 2.230 ; 2.356 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; speaker_r_       ; clk_50_    ; 2.688 ; 2.899 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_hsync_   ; clk_50_    ; 2.688 ; 2.885 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; tft_lcd_vsync_   ; clk_50_    ; 3.733 ; 3.509 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sd_ss_           ; clk_50_    ; 2.462 ; 2.615 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk_       ; clk_50_    ;       ; 1.318 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[0] ;
; dclk_            ; clk_50_    ; 1.492 ;       ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_kdat_        ; clk_50_    ; 2.898 ; 3.118 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mclk_        ; clk_50_    ; 3.574 ; 3.316 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ps2_mdat_        ; clk_50_    ; 3.235 ; 3.493 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; uart_txd_        ; clk_50_    ; 3.123 ; 3.363 ; Rise       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; asdo_            ; clk_50_    ; 2.795 ; 2.585 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; dclk_            ; clk_50_    ; 3.311 ; 1.525 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
; ncso_            ; clk_50_    ; 3.745 ; 3.442 ; Fall       ; pll|altpll_component|auto_generated|pll1|clk[1] ;
+------------------+------------+-------+-------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ncso_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dclk_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; asdo_           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr_[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba_[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n_    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n_    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n_     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_sclk_        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_mosi_        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_ss_          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmi_d0         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmi_d1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmi_d1n        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmi_d2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hdmi_clk        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_lcd_hsync_  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_lcd_vsync_  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; speaker_l_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; speaker_r_      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data_[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_kclk_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_kdat_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mclk_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ps2_mdat_       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; sdram_data_[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[4]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[5]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[6]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[7]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[8]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[9]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[10] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[11] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[12] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[13] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[14] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data_[15] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_kclk_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_kdat_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_mclk_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ps2_mdat_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50_         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data0_          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sd_miso_        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd_       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncso_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; dclk_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; asdo_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sdram_ba_[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba_[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n_     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sd_sclk_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sd_ss_          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; tft_lcd_hsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_vsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; speaker_l_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; speaker_r_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; uart_txd_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncso_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; dclk_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; asdo_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_addr_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sdram_ba_[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba_[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n_     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sd_sclk_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sd_mosi_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sd_ss_          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_hsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_vsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; speaker_l_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; speaker_r_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uart_txd_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ncso_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; dclk_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; asdo_           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; sdram_addr_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_addr_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_ba_[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba_[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n_    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n_     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm_[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sd_sclk_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sd_mosi_        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sd_ss_          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hdmi_d0         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d1n        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hdmi_d2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; hdmi_clk        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; red[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; red[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; green[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; green[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; green[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; green[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; blue[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; blue[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; blue[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; tft_lcd_hsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; tft_lcd_vsync_  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; speaker_l_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; speaker_r_      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; uart_txd_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data_[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ps2_kdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ps2_mclk_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ps2_mdat_       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 127278       ; 0        ; 4        ; 1        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1515         ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 59           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 1827     ; 83       ; 481      ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 127278       ; 0        ; 4        ; 1        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 1515         ; 0        ; 1        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[0] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 59           ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 1827     ; 83       ; 481      ;
+-------------------------------------------------+-------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 4        ; 7        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; pll|altpll_component|auto_generated|pll1|clk[1] ; pll|altpll_component|auto_generated|pll1|clk[1] ; 52       ; 4        ; 7        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 24    ; 24   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 154   ; 154  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 24 20:24:20 2020
Info: Command: quartus_sta u16 -c u16
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'u16.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[0]} {pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll|altpll_component|auto_generated|pll1|clk[1]} {pll|altpll_component|auto_generated|pll1|clk[1]}
Warning (332060): Node: ps2:ps2_key_mouse|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:ps2_key_mouse|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.812
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.812       -13.618 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.358         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.434         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.434         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 5.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.411         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.892         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.067
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.067         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.019         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.665         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.926         0.000 clk_50_ 
    Info (332119):    19.567         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ps2:ps2_key_mouse|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:ps2_key_mouse|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.976
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.976         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.473         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.383         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.384         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 5.699
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.699         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.118         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.852
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.852         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.710         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.641         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.935         0.000 clk_50_ 
    Info (332119):    19.590         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ps2:ps2_key_mouse|MSE_INT was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ps2:ps2_key_mouse|WD_timer_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.445         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     8.220         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.155         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.164         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 7.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.715         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.007         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 0.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.856         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.305         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.748         0.000 pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.585         0.000 clk_50_ 
    Info (332119):    19.746         0.000 pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Fri Apr 24 20:24:41 2020
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


