{C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/tb/pulsegen_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/tb/pulsegen_tb.vhd}
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pulsegen_tb
-- Compiling architecture test of pulsegen_tb

} {} {}} {C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/src/pulsegen.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/src/pulsegen.vhd}
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity pulsegen
-- Compiling architecture rtl of pulsegen

} {} {}} {C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/src/dff.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/User/Desktop/Marco/Scuola/UNIVERSITA/CORSI/MAGISTRALE/I anno/I SEMESTRE/Electronics and Communication Systems/Electronic Systems/PROGETTO/PulseGen/vhd/src/dff.vhd}
Model Technology ModelSim PE Student Edition vcom 10.4a Compiler 2015.03 Apr  7 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity DFF
-- Compiling architecture rtl of DFF

} {} {}}
