![WhatsApp Image 2025-11-25 at 10 51 32_531b26d3](https://github.com/user-attachments/assets/8e4b0d0b-861b-418e-87f4-c19bede73ec6)ğŸš¦ Traffic Light Controller using Verilog (FSM) â€“ Vivado Simulation

This project implements a Traffic Light Controller using Verilog HDL based on a Moore Finite State Machine (FSM).
The design is simulated using Vivado with a self-checking testbench, RTL schematic generation, and waveform verification.

ğŸ§  Project Overview

A traffic light controller cycles through three states:

ğŸ”´ RED

ğŸŸ¢ GREEN

ğŸŸ¡ YELLOW

Each state uses a programmable timer, implemented using an 8-bit down counter.
The FSM transitions to the next state only when the timer reaches zero.

This project demonstrates:
FSM Design (Moore Machine)
Counter-based timing logic
Synchronous sequential logic
Reset handling
Testbench verification
RTL schematic understanding

ğŸ“ Repository Structure

traffic_light_controller/
â”‚â”€â”€ src/
â”‚    â”œâ”€â”€ traffic_light.v      # RTL design
â”‚    â””â”€â”€ traffic_tb.v         # Testbench
â”‚â”€â”€ images/
â”‚    â”œâ”€â”€ waveform.png         # Simulation waveform
â”‚    â””â”€â”€ rtl_schematic.png    # Vivado RTL schematic
â”‚â”€â”€ README.md                 # Project documentation
â”‚â”€â”€ LICENSE (optional)

ğŸ“Œ Features
âœ” Moore FSM with 3 states
âœ” 8-bit down counter for timing
âœ” Asynchronous reset
âœ” Fully synthesizable Verilog
âœ” Complete testbench for simulation
âœ” Verified waveform in Vivado
âœ” RTL schematic auto-generated in Vivado

ğŸ§© State Encoding
State	Binary	Light Output
RED	3'b001	3'b100
GREEN	3'b010	3'b001
YELLOW	3'b100	3'b010

ğŸ”§ Tools Used

Xilinx Vivado (Simulation + RTL Analysis)
Verilog HDL
Text Editor / VS Code (optional)

â–¶ Simulation
The testbench performs:
Clock generation (100 MHz)
Reset pulse
State and counter observation
Waveform visualization
Timing verification of RED â†’ GREEN â†’ YELLOW cycles

ğŸ“˜ How It Works

1. On reset â†’ FSM enters RED.
2. Timer loads RED_TIME.
3. Counter decreases every clock cycle.
4. When counter reaches zero â†’ transition to next state.
5. Timer reloads based on upcoming state.
6. light[2:0] output depends only on the current state (Moore FSM).


ğŸ— Future Enhancements

ğŸš¦ 4-way intersection controller
ğŸš¶ Pedestrian crossing module
ğŸ†˜ Emergency priority mode
ğŸ”„ Sensor-based inputs (Mealy FSM)
â± Parameterized timing configuration

Author

Vinushree A A
ECE Undergraduate | Aspiring VLSI Engineer
Interested in RTL Design, Verification (SV/UVM), and Digital Logic.
