module counter {
	input reg clk; reset, en;
	output reg out[3:0];

	always(posedge clk) {
		if(reset == 1)
			out <= 0;
		elsif(en == 1)
			out <= out + 1;
	}
};

testbench counter_tb {
	counter ctr;

	counter_tb() {
		reset = 0;
		en = 0;
		clk = 0;
		#100 reset = 1;
		#100 reset = 0;
		#100 en = 1;
		#100 en = 0;
	}

	always {
		#100 clk = ~clk;
	}
};
