INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/mips_001/mips_001.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/mips_001/mips_001.srcs/sim_1/new/program_counter_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter_sim
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/mips_001/mips_001.srcs/sim_1/new/program_counter_sim.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/IITR Study/Sem 3/Computer Architecture and Microprocessors/Project/Code/mips_001/mips_001.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
