
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv' using frontend `verilog -sv' --

1. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/In.sv' to AST representation.
Generating RTLIL representation for module `\In'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv' using frontend `verilog -sv' --

2. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/InOut.sv' to AST representation.
Generating RTLIL representation for module `\InOut'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv' using frontend `verilog -sv' --

3. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/Out.sv' to AST representation.
Generating RTLIL representation for module `\Out'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv' using frontend `verilog -sv' --

4. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv' to AST representation.
Generating RTLIL representation for module `\por'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv' using frontend `verilog -sv' --

5. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv' to AST representation.
Generating RTLIL representation for module `\picorv32'.
Generating RTLIL representation for module `\picorv32_regs'.
Generating RTLIL representation for module `\picorv32_pcpi_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_fast_mul'.
Generating RTLIL representation for module `\picorv32_pcpi_div'.
Generating RTLIL representation for module `\picorv32_axi'.
Generating RTLIL representation for module `\picorv32_axi_adapter'.
Generating RTLIL representation for module `\picorv32_wb'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv' using frontend `verilog -sv' --

6. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv' using frontend `verilog -sv' --

7. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv' to AST representation.
Generating RTLIL representation for module `\spirom'.
Generating RTLIL representation for module `\spimemio'.
Generating RTLIL representation for module `\spimemio_xfer'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv' using frontend `verilog -sv' --

8. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Analog/0.0.0/Analog.sv' to AST representation.
Generating RTLIL representation for module `\Analog'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv' using frontend `verilog -sv' --

9. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Counter/0.0.0/Counter.sv' to AST representation.
Generating RTLIL representation for module `\Counter'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv' using frontend `verilog -sv' --

10. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Digital/0.0.0/Digital.sv' to AST representation.
Generating RTLIL representation for module `\Digital'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv' using frontend `verilog -sv' --

11. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv' to AST representation.
Generating RTLIL representation for module `\simpleuart'.
Generating RTLIL representation for module `\Serial'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/NextMicon/Wire/0.0.0/Wire.sv' using frontend `verilog -sv' --

12. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/NextMicon/Wire/0.0.0/Wire.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/NextMicon/Wire/0.0.0/Wire.sv' to AST representation.
Generating RTLIL representation for module `\Wire'.
Generating RTLIL representation for module `\I2C_master'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv' using frontend `verilog -sv' --

13. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Mixier/0.0.0/Mixier.sv' to AST representation.
Generating RTLIL representation for module `\Mixier'.
Generating RTLIL representation for module `\MixierPararell'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv' using frontend `verilog -sv' --

14. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/SPIDAC/0.0.0/SPIDAC.sv' to AST representation.
Generating RTLIL representation for module `\SPIDAC'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv' using frontend `verilog -sv' --

15. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Sawtooth/0.0.0/Sawtooth.sv' to AST representation.
Generating RTLIL representation for module `\Sawtooth'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv' using frontend `verilog -sv' --

16. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Spectro/0.0.0/Spectro.sv' to AST representation.
Generating RTLIL representation for module `\Spectro'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv' using frontend `verilog -sv' --

17. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Square/0.0.0/Square.sv' to AST representation.
Generating RTLIL representation for module `\Square'.
Successfully finished Verilog frontend.

-- Parsing `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv' using frontend `verilog -sv' --

18. Executing Verilog-2005 frontend: /home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv
Parsing SystemVerilog input from `/home/ohta/NextMiconIDE/Package/kanade-k-1228/Triangle/0.0.0/Triangle.sv' to AST representation.
Generating RTLIL representation for module `\Triangle'.
Successfully finished Verilog frontend.

-- Parsing `micon/hardware.sv' using frontend `verilog -sv' --

19. Executing Verilog-2005 frontend: micon/hardware.sv
Parsing SystemVerilog input from `micon/hardware.sv' to AST representation.
Generating RTLIL representation for module `\hardware'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top hardware -json .build/hardware.json' --

20. Executing SYNTH_ICE40 pass.

20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

20.2. Executing HIERARCHY pass (managing design hierarchy).

20.2.1. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     \ram
Used module:     \por
Used module:     \picorv32
Used module:     \In
Used module:     \Out

20.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \WORDS = 2048
Generating RTLIL representation for module `$paramod\ram\WORDS=2048'.

20.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\picorv32'.
Parameter \BARREL_SHIFTER = 1
Parameter \COMPRESSED_ISA = 1
Parameter \ENABLE_MUL = 1
Parameter \ENABLE_DIV = 1
Parameter \ENABLE_IRQ = 1
Parameter \ENABLE_IRQ_QREGS = 1
Parameter \PROGADDR_RESET = 327680
Parameter \PROGADDR_IRQ = 327696
Parameter \STACKADDR = 8192
Generating RTLIL representation for module `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32'.

20.2.4. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     $paramod\ram\WORDS=2048
Used module:     \por
Used module:     $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \In
Used module:     \Out

20.2.5. Analyzing design hierarchy..
Top module:  \hardware
Used module:     \Serial
Used module:         \simpleuart
Used module:     \InOut
Used module:     \spirom
Used module:         \spimemio
Used module:             \spimemio_xfer
Used module:     $paramod\ram\WORDS=2048
Used module:     \por
Used module:     $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32
Used module:         \picorv32_pcpi_div
Used module:         \picorv32_pcpi_mul
Used module:     \In
Used module:     \Out
Removing unused module `\Triangle'.
Removing unused module `\Square'.
Removing unused module `\Spectro'.
Removing unused module `\Sawtooth'.
Removing unused module `\SPIDAC'.
Removing unused module `\MixierPararell'.
Removing unused module `\Mixier'.
Removing unused module `\I2C_master'.
Removing unused module `\Wire'.
Removing unused module `\Digital'.
Removing unused module `\Counter'.
Removing unused module `\Analog'.
Removing unused module `\ram'.
Removing unused module `\picorv32_wb'.
Removing unused module `\picorv32_axi_adapter'.
Removing unused module `\picorv32_axi'.
Removing unused module `\picorv32_pcpi_fast_mul'.
Removing unused module `\picorv32_regs'.
Removing unused module `\picorv32'.
Removed 19 unused modules.

20.3. Executing PROC pass (convert processes to netlists).

20.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:189$2010'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:189$2010'.
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
Found and cleaned up 6 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:533$1437'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:533$1437'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
Cleaned up 25 empty switches.

20.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$micon/hardware.sv:128$1251 in module hardware.
Marked 41 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1773 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 8 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1738 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 47 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1470 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Removed 2 dead cases from process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324 in module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032 in module simpleuart.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1030 in module simpleuart.
Marked 2 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998 in module spimemio_xfer.
Marked 5 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974 in module spimemio_xfer.
Marked 3 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944 in module spimemio.
Marked 1 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922 in module spimemio.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829 in module picorv32_pcpi_div.
Marked 4 switch rules as full_case in process $proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773 in module picorv32_pcpi_mul.
Removed a total of 2 dead cases.

20.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
  Set init value: \rst_cnt = 6'000000

20.3.4. Executing PROC_ARST pass (detect async resets in processes).

20.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hardware.$proc$micon/hardware.sv:128$1251'.
     1/2: $1\irq[31:0]
     2/2: $0\irq[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
     1/96: $23\next_irq_pending[2:2]
     2/96: $22\next_irq_pending[2:2]
     3/96: $21\next_irq_pending[2:2]
     4/96: $20\next_irq_pending[2:2]
     5/96: $19\next_irq_pending[2:2]
     6/96: $18\next_irq_pending[2:2]
     7/96: $17\next_irq_pending[2:2]
     8/96: $5\next_irq_pending[31:0] [31:2]
     9/96: $3\set_mem_do_rdata[0:0]
    10/96: $5\next_irq_pending[31:0] [1]
    11/96: $3\set_mem_do_wdata[0:0]
    12/96: $5\next_irq_pending[31:0] [0]
    13/96: $4\set_mem_do_rinst[0:0]
    14/96: $3\set_mem_do_rinst[0:0]
    15/96: $4\set_mem_do_wdata[0:0]
    16/96: $15\next_irq_pending[1:1]
    17/96: $14\next_irq_pending[1:1]
    18/96: $13\next_irq_pending[1:1]
    19/96: $4\set_mem_do_rdata[0:0]
    20/96: $11\next_irq_pending[1:1]
    21/96: $10\next_irq_pending[1:1]
    22/96: $9\next_irq_pending[1:1]
    23/96: $8\next_irq_pending[1:1]
    24/96: $7\next_irq_pending[1:1]
    25/96: $16\next_irq_pending[1:1]
    26/96: $5\set_mem_do_rinst[0:0]
    27/96: $12\next_irq_pending[1:1]
    28/96: $6\next_irq_pending[31:0]
    29/96: $3\current_pc[31:0]
    30/96: $2\current_pc[31:0]
    31/96: $2\set_mem_do_wdata[0:0]
    32/96: $2\set_mem_do_rdata[0:0]
    33/96: $2\set_mem_do_rinst[0:0]
    34/96: $4\next_irq_pending[31:0]
    35/96: $1\current_pc[31:0]
    36/96: $1\set_mem_do_wdata[0:0]
    37/96: $1\set_mem_do_rdata[0:0]
    38/96: $1\set_mem_do_rinst[0:0]
    39/96: $3\next_irq_pending[31:0]
    40/96: $2\next_irq_pending[0:0]
    41/96: $1\next_irq_pending[0:0]
    42/96: $0\current_pc[31:0]
    43/96: $0\irq_pending[31:0]
    44/96: $0\next_irq_pending[31:0] [2]
    45/96: { $0\next_irq_pending[31:0] [31:3] $0\next_irq_pending[31:0] [1:0] }
    46/96: $0\set_mem_do_wdata[0:0]
    47/96: $0\set_mem_do_rdata[0:0]
    48/96: $0\set_mem_do_rinst[0:0]
    49/96: $0\trace_valid[0:0]
    50/96: $0\do_waitirq[0:0]
    51/96: $0\decoder_pseudo_trigger_q[0:0]
    52/96: $0\decoder_pseudo_trigger[0:0]
    53/96: $0\decoder_trigger_q[0:0]
    54/96: $0\decoder_trigger[0:0]
    55/96: $0\alu_wait_2[0:0]
    56/96: $0\alu_wait[0:0]
    57/96: $0\alu_out_q[31:0]
    58/96: $0\alu_out_0_q[0:0]
    59/96: $0\reg_out[31:0]
    60/96: $0\reg_sh[4:0]
    61/96: $0\trap[0:0]
    62/96: $0\pcpi_timeout[0:0]
    63/96: $0\pcpi_timeout_counter[3:0]
    64/96: $0\latched_rd[5:0]
    65/96: $0\latched_is_lb[0:0]
    66/96: $0\latched_is_lh[0:0]
    67/96: $0\latched_is_lu[0:0]
    68/96: $0\latched_trace[0:0]
    69/96: $0\latched_compr[0:0]
    70/96: $0\latched_branch[0:0]
    71/96: $0\latched_stalu[0:0]
    72/96: $0\latched_store[0:0]
    73/96: $0\irq_state[1:0]
    74/96: $0\cpu_state[7:0]
    75/96: $0\dbg_rs2val_valid[0:0]
    76/96: $0\dbg_rs1val_valid[0:0]
    77/96: $0\dbg_rs2val[31:0]
    78/96: $0\dbg_rs1val[31:0]
    79/96: $0\mem_do_wdata[0:0]
    80/96: $0\mem_do_rdata[0:0]
    81/96: $0\mem_do_rinst[0:0]
    82/96: $0\mem_do_prefetch[0:0]
    83/96: $0\mem_wordsize[1:0]
    84/96: $0\timer[31:0]
    85/96: $0\irq_mask[31:0]
    86/96: $0\irq_active[0:0]
    87/96: $0\irq_delay[0:0]
    88/96: $0\reg_op2[31:0]
    89/96: $0\reg_op1[31:0]
    90/96: $0\reg_next_pc[31:0]
    91/96: $0\reg_pc[31:0]
    92/96: $0\count_instr[63:0]
    93/96: $0\count_cycle[63:0]
    94/96: $0\trace_data[35:0]
    95/96: $0\eoi[31:0]
    96/96: $0\pcpi_valid[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
     1/5: $1\cpuregs_rs2[31:0]
     2/5: $1\cpuregs_rs1[31:0]
     3/5: $0\cpuregs_rs2[31:0]
     4/5: $0\cpuregs_rs1[31:0]
     5/5: $0\decoded_rs[5:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
     1/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793
     2/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_DATA[31:0]$1792
     3/3: $0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_ADDR[5:0]$1791
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778'.
     1/6: $2\cpuregs_write[0:0]
     2/6: $2\cpuregs_wrdata[31:0]
     3/6: $1\cpuregs_wrdata[31:0]
     4/6: $1\cpuregs_write[0:0]
     5/6: $0\cpuregs_wrdata[31:0]
     6/6: $0\cpuregs_write[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1773'.
     1/3: $2\clear_prefetched_high_word[0:0]
     2/3: $1\clear_prefetched_high_word[0:0]
     3/3: $0\clear_prefetched_high_word[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1772'.
     1/1: $0\clear_prefetched_high_word_q[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1750'.
     1/4: $1\alu_out[31:0]
     2/4: $1\alu_out_0[0:0]
     3/4: $0\alu_out[31:0]
     4/4: $0\alu_out_0[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1738'.
     1/9: $8\dbg_ascii_state[127:0]
     2/9: $7\dbg_ascii_state[127:0]
     3/9: $6\dbg_ascii_state[127:0]
     4/9: $5\dbg_ascii_state[127:0]
     5/9: $4\dbg_ascii_state[127:0]
     6/9: $3\dbg_ascii_state[127:0]
     7/9: $2\dbg_ascii_state[127:0]
     8/9: $1\dbg_ascii_state[127:0]
     9/9: $0\dbg_ascii_state[127:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
     1/80: $0\decoded_rs1[5:0] [5]
     2/80: $0\decoded_imm_uj[31:0] [10]
     3/80: $0\decoded_imm_uj[31:0] [7]
     4/80: $0\decoded_imm_uj[31:0] [6]
     5/80: $0\decoded_imm_uj[31:0] [3:1]
     6/80: $0\decoded_imm_uj[31:0] [5]
     7/80: $0\decoded_imm_uj[31:0] [9:8]
     8/80: $0\decoded_imm_uj[31:0] [31:20]
     9/80: $0\decoded_imm_uj[31:0] [4]
    10/80: $0\decoded_imm_uj[31:0] [11]
    11/80: $0\decoded_imm_uj[31:0] [0]
    12/80: $0\decoded_rs1[5:0] [4:0]
    13/80: $0\is_lbu_lhu_lw[0:0]
    14/80: $0\is_sltiu_bltu_sltu[0:0]
    15/80: $0\is_slti_blt_slt[0:0]
    16/80: $0\is_lui_auipc_jal_jalr_addi_add_sub[0:0]
    17/80: $0\is_lui_auipc_jal[0:0]
    18/80: $0\is_alu_reg_reg[0:0]
    19/80: $0\is_alu_reg_imm[0:0]
    20/80: $0\is_beq_bne_blt_bge_bltu_bgeu[0:0]
    21/80: $0\is_sll_srl_sra[0:0]
    22/80: $0\is_sb_sh_sw[0:0]
    23/80: $0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0]
    24/80: $0\is_slli_srli_srai[0:0]
    25/80: $0\is_lb_lh_lw_lbu_lhu[0:0]
    26/80: $0\compressed_instr[0:0]
    27/80: $0\is_compare[0:0]
    28/80: $0\decoded_imm[31:0]
    29/80: $0\decoded_rs2[5:0]
    30/80: $0\decoded_imm_uj[31:0] [19:12]
    31/80: $0\decoded_rd[5:0]
    32/80: $0\instr_timer[0:0]
    33/80: $0\instr_waitirq[0:0]
    34/80: $0\instr_maskirq[0:0]
    35/80: $0\instr_retirq[0:0]
    36/80: $0\instr_setq[0:0]
    37/80: $0\instr_getq[0:0]
    38/80: $0\instr_ecall_ebreak[0:0]
    39/80: $0\instr_rdinstrh[0:0]
    40/80: $0\instr_rdinstr[0:0]
    41/80: $0\instr_rdcycleh[0:0]
    42/80: $0\instr_rdcycle[0:0]
    43/80: $0\instr_and[0:0]
    44/80: $0\instr_or[0:0]
    45/80: $0\instr_sra[0:0]
    46/80: $0\instr_srl[0:0]
    47/80: $0\instr_xor[0:0]
    48/80: $0\instr_sltu[0:0]
    49/80: $0\instr_slt[0:0]
    50/80: $0\instr_sll[0:0]
    51/80: $0\instr_sub[0:0]
    52/80: $0\instr_add[0:0]
    53/80: $0\instr_srai[0:0]
    54/80: $0\instr_srli[0:0]
    55/80: $0\instr_slli[0:0]
    56/80: $0\instr_andi[0:0]
    57/80: $0\instr_ori[0:0]
    58/80: $0\instr_xori[0:0]
    59/80: $0\instr_sltiu[0:0]
    60/80: $0\instr_slti[0:0]
    61/80: $0\instr_addi[0:0]
    62/80: $0\instr_sw[0:0]
    63/80: $0\instr_sh[0:0]
    64/80: $0\instr_sb[0:0]
    65/80: $0\instr_lhu[0:0]
    66/80: $0\instr_lbu[0:0]
    67/80: $0\instr_lw[0:0]
    68/80: $0\instr_lh[0:0]
    69/80: $0\instr_lb[0:0]
    70/80: $0\instr_bgeu[0:0]
    71/80: $0\instr_bltu[0:0]
    72/80: $0\instr_bge[0:0]
    73/80: $0\instr_blt[0:0]
    74/80: $0\instr_bne[0:0]
    75/80: $0\instr_beq[0:0]
    76/80: $0\instr_jalr[0:0]
    77/80: $0\instr_jal[0:0]
    78/80: $0\instr_auipc[0:0]
    79/80: $0\instr_lui[0:0]
    80/80: $0\pcpi_insn[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
     1/19: $3\dbg_insn_opcode[31:0]
     2/19: $2\dbg_insn_rd[4:0]
     3/19: $2\dbg_insn_rs2[4:0]
     4/19: $2\dbg_insn_rs1[4:0]
     5/19: $2\dbg_insn_opcode[31:0]
     6/19: $2\dbg_insn_imm[31:0]
     7/19: $2\dbg_ascii_instr[63:0]
     8/19: $1\dbg_insn_rd[4:0]
     9/19: $1\dbg_insn_rs2[4:0]
    10/19: $1\dbg_insn_rs1[4:0]
    11/19: $1\dbg_insn_imm[31:0]
    12/19: $1\dbg_ascii_instr[63:0]
    13/19: $1\dbg_insn_opcode[31:0]
    14/19: $0\dbg_insn_rd[4:0]
    15/19: $0\dbg_insn_rs2[4:0]
    16/19: $0\dbg_insn_rs1[4:0]
    17/19: $0\dbg_insn_imm[31:0]
    18/19: $0\dbg_ascii_instr[63:0]
    19/19: $0\dbg_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
     1/15: $0\dbg_next[0:0]
     2/15: $0\q_insn_rd[4:0]
     3/15: $0\q_insn_rs2[4:0]
     4/15: $0\q_insn_rs1[4:0]
     5/15: $0\q_insn_opcode[31:0]
     6/15: $0\q_insn_imm[31:0]
     7/15: $0\q_ascii_instr[63:0]
     8/15: $0\cached_insn_rd[4:0]
     9/15: $0\cached_insn_rs2[4:0]
    10/15: $0\cached_insn_rs1[4:0]
    11/15: $0\cached_insn_opcode[31:0]
    12/15: $0\cached_insn_imm[31:0]
    13/15: $0\cached_ascii_instr[63:0]
    14/15: $0\dbg_valid_insn[0:0]
    15/15: $0\dbg_insn_addr[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1470'.
     1/48: $47\new_ascii_instr[63:0]
     2/48: $46\new_ascii_instr[63:0]
     3/48: $45\new_ascii_instr[63:0]
     4/48: $44\new_ascii_instr[63:0]
     5/48: $43\new_ascii_instr[63:0]
     6/48: $42\new_ascii_instr[63:0]
     7/48: $41\new_ascii_instr[63:0]
     8/48: $40\new_ascii_instr[63:0]
     9/48: $39\new_ascii_instr[63:0]
    10/48: $38\new_ascii_instr[63:0]
    11/48: $37\new_ascii_instr[63:0]
    12/48: $36\new_ascii_instr[63:0]
    13/48: $35\new_ascii_instr[63:0]
    14/48: $34\new_ascii_instr[63:0]
    15/48: $33\new_ascii_instr[63:0]
    16/48: $32\new_ascii_instr[63:0]
    17/48: $31\new_ascii_instr[63:0]
    18/48: $30\new_ascii_instr[63:0]
    19/48: $29\new_ascii_instr[63:0]
    20/48: $28\new_ascii_instr[63:0]
    21/48: $27\new_ascii_instr[63:0]
    22/48: $26\new_ascii_instr[63:0]
    23/48: $25\new_ascii_instr[63:0]
    24/48: $24\new_ascii_instr[63:0]
    25/48: $23\new_ascii_instr[63:0]
    26/48: $22\new_ascii_instr[63:0]
    27/48: $21\new_ascii_instr[63:0]
    28/48: $20\new_ascii_instr[63:0]
    29/48: $19\new_ascii_instr[63:0]
    30/48: $18\new_ascii_instr[63:0]
    31/48: $17\new_ascii_instr[63:0]
    32/48: $16\new_ascii_instr[63:0]
    33/48: $15\new_ascii_instr[63:0]
    34/48: $14\new_ascii_instr[63:0]
    35/48: $13\new_ascii_instr[63:0]
    36/48: $12\new_ascii_instr[63:0]
    37/48: $11\new_ascii_instr[63:0]
    38/48: $10\new_ascii_instr[63:0]
    39/48: $9\new_ascii_instr[63:0]
    40/48: $8\new_ascii_instr[63:0]
    41/48: $7\new_ascii_instr[63:0]
    42/48: $6\new_ascii_instr[63:0]
    43/48: $5\new_ascii_instr[63:0]
    44/48: $4\new_ascii_instr[63:0]
    45/48: $3\new_ascii_instr[63:0]
    46/48: $2\new_ascii_instr[63:0]
    47/48: $1\new_ascii_instr[63:0]
    48/48: $0\new_ascii_instr[63:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
     1/9: $0\mem_16bit_buffer[15:0]
     2/9: $0\prefetched_high_word[0:0]
     3/9: $0\mem_la_secondword[0:0]
     4/9: $0\mem_state[1:0]
     5/9: $0\mem_valid[0:0]
     6/9: $0\mem_instr[0:0]
     7/9: $0\mem_wstrb[3:0]
     8/9: $0\mem_addr[31:0]
     9/9: $0\mem_wdata[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
     1/6: $0\alu_shr[31:0]
     2/6: $0\alu_shl[31:0]
     3/6: $0\alu_ltu[0:0]
     4/6: $0\alu_lts[0:0]
     5/6: $0\alu_eq[0:0]
     6/6: $0\alu_add_sub[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406'.
     1/9: $0\mem_rdata_q[31:0] [31]
     2/9: $0\mem_rdata_q[31:0] [7]
     3/9: $0\mem_rdata_q[31:0] [24:20]
     4/9: $0\mem_rdata_q[31:0] [19:15]
     5/9: $0\mem_rdata_q[31:0] [6:0]
     6/9: $0\mem_rdata_q[31:0] [14:12]
     7/9: $0\mem_rdata_q[31:0] [11:8]
     8/9: $0\mem_rdata_q[31:0] [30:25]
     9/9: $0\next_insn_opcode[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
     1/8: $3\mem_rdata_word[31:0]
     2/8: $2\mem_rdata_word[31:0]
     3/8: $1\mem_rdata_word[31:0]
     4/8: $1\mem_la_wstrb[3:0]
     5/8: $1\mem_la_wdata[31:0]
     6/8: $0\mem_rdata_word[31:0]
     7/8: $0\mem_la_wstrb[3:0]
     8/8: $0\mem_la_wdata[31:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398'.
     1/2: $0\last_mem_valid[0:0]
     2/2: $0\mem_la_firstword_reg[0:0]
Creating decoders for process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
     1/6: $1\pcpi_int_rd[31:0]
     2/6: $1\pcpi_int_wr[0:0]
     3/6: $0\pcpi_int_rd[31:0]
     4/6: $0\pcpi_int_wr[0:0]
     5/6: $0\pcpi_int_ready[0:0]
     6/6: $0\pcpi_int_wait[0:0]
Creating decoders for process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
     1/14: $0\rdata[31:0]
     2/14: $0\ready[0:0]
     3/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297
     4/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_DATA[31:0]$1296
     5/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_ADDR[21:0]$1295
     6/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299
     7/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_DATA[31:0]$1298
     8/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_ADDR[21:0]$1301
     9/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294
    10/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_DATA[31:0]$1300
    11/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_ADDR[21:0]$1293
    12/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304
    13/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_DATA[31:0]$1303
    14/14: $0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_ADDR[21:0]$1302
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
     1/4: $0\send_divcnt[31:0]
     2/4: $0\send_dummy[0:0]
     3/4: $0\send_bitcnt[3:0]
     4/4: $0\send_pattern[9:0]
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
     1/5: $0\recv_buf_valid[0:0]
     2/5: $0\recv_buf_data[7:0]
     3/5: $0\recv_pattern[7:0]
     4/5: $0\recv_divcnt[31:0]
     5/5: $0\recv_state[3:0]
Creating decoders for process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1030'.
     1/4: $0\cfg_divider[31:0] [31:24]
     2/4: $0\cfg_divider[31:0] [23:16]
     3/4: $0\cfg_divider[31:0] [15:8]
     4/4: $0\cfg_divider[31:0] [7:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
     1/14: $0\last_fetch[0:0]
     2/14: $0\fetch[0:0]
     3/14: $0\dummy_count[3:0]
     4/14: $0\count[3:0]
     5/14: $0\ibuffer[7:0]
     6/14: $0\obuffer[7:0]
     7/14: $0\xfer_tag[3:0]
     8/14: $0\xfer_rd[0:0]
     9/14: $0\xfer_qspi[0:0]
    10/14: $0\xfer_cont[0:0]
    11/14: $0\xfer_ddr[0:0]
    12/14: $0\xfer_dspi[0:0]
    13/14: $0\flash_clk[0:0]
    14/14: $0\flash_csb[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
     1/45: $5\next_count[3:0]
     2/45: $5\next_obuffer[7:0]
     3/45: $5\next_ibuffer[7:0]
     4/45: $4\next_count[3:0]
     5/45: $4\next_obuffer[7:0]
     6/45: $4\next_ibuffer[7:0]
     7/45: $3\next_count[3:0]
     8/45: $3\next_obuffer[7:0]
     9/45: $3\next_ibuffer[7:0]
    10/45: $2\next_fetch[0:0]
    11/45: $2\next_count[3:0]
    12/45: $2\next_ibuffer[7:0]
    13/45: $2\next_obuffer[7:0]
    14/45: $2\flash_io0_do[0:0]
    15/45: $2\flash_io0_oe[0:0]
    16/45: $2\flash_io3_do[0:0]
    17/45: $2\flash_io3_oe[0:0]
    18/45: $2\flash_io2_do[0:0]
    19/45: $2\flash_io2_oe[0:0]
    20/45: $2\flash_io1_do[0:0]
    21/45: $2\flash_io1_oe[0:0]
    22/45: $1\next_fetch[0:0]
    23/45: $1\next_count[3:0]
    24/45: $1\next_ibuffer[7:0]
    25/45: $1\next_obuffer[7:0]
    26/45: $1\flash_io3_do[0:0]
    27/45: $1\flash_io3_oe[0:0]
    28/45: $1\flash_io2_do[0:0]
    29/45: $1\flash_io2_oe[0:0]
    30/45: $1\flash_io1_do[0:0]
    31/45: $1\flash_io1_oe[0:0]
    32/45: $1\flash_io0_do[0:0]
    33/45: $1\flash_io0_oe[0:0]
    34/45: $0\next_fetch[0:0]
    35/45: $0\next_count[3:0]
    36/45: $0\next_ibuffer[7:0]
    37/45: $0\next_obuffer[7:0]
    38/45: $0\flash_io3_do[0:0]
    39/45: $0\flash_io3_oe[0:0]
    40/45: $0\flash_io2_do[0:0]
    41/45: $0\flash_io2_oe[0:0]
    42/45: $0\flash_io1_do[0:0]
    43/45: $0\flash_io1_oe[0:0]
    44/45: $0\flash_io0_do[0:0]
    45/45: $0\flash_io0_oe[0:0]
Creating decoders for process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
     1/2: $0\xfer_tag_q[3:0]
     2/2: $0\xfer_ddr_q[0:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
     1/17: $0\buffer[23:0] [23:16]
     2/17: $0\buffer[23:0] [15:8]
     3/17: $0\buffer[23:0] [7:0]
     4/17: $0\xfer_resetn[0:0]
     5/17: $0\rd_inc[0:0]
     6/17: $0\rd_wait[0:0]
     7/17: $0\rd_valid[0:0]
     8/17: $0\rd_addr[23:0]
     9/17: $0\din_valid[0:0]
    10/17: $0\din_data[7:0]
    11/17: $0\din_rd[0:0]
    12/17: $0\din_ddr[0:0]
    13/17: $0\din_qspi[0:0]
    14/17: $0\din_cont[0:0]
    15/17: $0\din_tag[3:0]
    16/17: $0\rdata[31:0]
    17/17: $0\state[3:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
     1/4: $0\xfer_io3_90[0:0]
     2/4: $0\xfer_io2_90[0:0]
     3/4: $0\xfer_io1_90[0:0]
     4/4: $0\xfer_io0_90[0:0]
Creating decoders for process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
     1/10: $0\softreset[0:0]
     2/10: $0\config_do[3:0]
     3/10: $0\config_clk[0:0]
     4/10: $0\config_csb[0:0]
     5/10: $0\config_oe[3:0]
     6/10: $0\config_dummy[3:0]
     7/10: $0\config_cont[0:0]
     8/10: $0\config_qspi[0:0]
     9/10: $0\config_ddr[0:0]
    10/10: $0\config_en[0:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
     1/9: $0\pcpi_rd[31:0]
     2/9: $0\pcpi_wr[0:0]
     3/9: $0\pcpi_ready[0:0]
     4/9: $0\outsign[0:0]
     5/9: $0\running[0:0]
     6/9: $0\quotient_msk[31:0]
     7/9: $0\quotient[31:0]
     8/9: $0\divisor[62:0]
     9/9: $0\dividend[31:0]
Creating decoders for process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
     1/6: $0\pcpi_wait_q[0:0]
     2/6: $0\pcpi_wait[0:0]
     3/6: $0\instr_remu[0:0]
     4/6: $0\instr_rem[0:0]
     5/6: $0\instr_divu[0:0]
     6/6: $0\instr_div[0:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
     1/3: $0\pcpi_ready[0:0]
     2/3: $0\pcpi_wr[0:0]
     3/3: $0\pcpi_rd[31:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
     1/7: $0\mul_finish[0:0]
     2/7: $0\mul_waiting[0:0]
     3/7: $0\mul_counter[6:0]
     4/7: $0\rdx[63:0]
     5/7: $0\rd[63:0]
     6/7: $0\rs2[63:0]
     7/7: $0\rs1[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
     1/27: $1\next_rdx[63:0]
     2/27: $1\j[31:0]
     3/27: { $1\next_rdt[63:0] [63] $1\next_rd[63:0] [63:60] }
     4/27: { $1\next_rdt[63:0] [59] $1\next_rd[63:0] [59:56] }
     5/27: { $1\next_rdt[63:0] [55] $1\next_rd[63:0] [55:52] }
     6/27: { $1\next_rdt[63:0] [51] $1\next_rd[63:0] [51:48] }
     7/27: { $1\next_rdt[63:0] [47] $1\next_rd[63:0] [47:44] }
     8/27: { $1\next_rdt[63:0] [43] $1\next_rd[63:0] [43:40] }
     9/27: { $1\next_rdt[63:0] [39] $1\next_rd[63:0] [39:36] }
    10/27: { $1\next_rdt[63:0] [35] $1\next_rd[63:0] [35:32] }
    11/27: { $1\next_rdt[63:0] [31] $1\next_rd[63:0] [31:28] }
    12/27: { $1\next_rdt[63:0] [27] $1\next_rd[63:0] [27:24] }
    13/27: { $1\next_rdt[63:0] [23] $1\next_rd[63:0] [23:20] }
    14/27: { $1\next_rdt[63:0] [19] $1\next_rd[63:0] [19:16] }
    15/27: { $1\next_rdt[63:0] [15] $1\next_rd[63:0] [15:12] }
    16/27: { $1\next_rdt[63:0] [11] $1\next_rd[63:0] [11:8] }
    17/27: { $1\next_rdt[63:0] [7] $1\next_rd[63:0] [7:4] }
    18/27: { $1\next_rdt[63:0] [3] $1\next_rd[63:0] [3:0] }
    19/27: { $1\next_rdt[63:0] [62:60] $1\next_rdt[63:0] [58:56] $1\next_rdt[63:0] [54:52] $1\next_rdt[63:0] [50:48] $1\next_rdt[63:0] [46:44] $1\next_rdt[63:0] [42:40] $1\next_rdt[63:0] [38:36] $1\next_rdt[63:0] [34:32] $1\next_rdt[63:0] [30:28] $1\next_rdt[63:0] [26:24] $1\next_rdt[63:0] [22:20] $1\next_rdt[63:0] [18:16] $1\next_rdt[63:0] [14:12] $1\next_rdt[63:0] [10:8] $1\next_rdt[63:0] [6:4] $1\next_rdt[63:0] [2:0] }
    20/27: $0\i[31:0]
    21/27: $0\next_rs2[63:0]
    22/27: $0\next_rs1[63:0]
    23/27: $0\j[31:0]
    24/27: $0\next_rdt[63:0]
    25/27: $0\next_rdx[63:0]
    26/27: $0\next_rd[63:0]
    27/27: $0\this_rs2[63:0]
Creating decoders for process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
     1/6: $0\pcpi_wait_q[0:0]
     2/6: $0\pcpi_wait[0:0]
     3/6: $0\instr_mulhu[0:0]
     4/6: $0\instr_mulhsu[0:0]
     5/6: $0\instr_mulh[0:0]
     6/6: $0\instr_mul[0:0]
Creating decoders for process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
     1/1: $1\rst_cnt[5:0]
Creating decoders for process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
     1/1: $0\rst_cnt[5:0]

20.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hardware.\irq' from process `\hardware.$proc$micon/hardware.sv:128$1251'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_write' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpuregs_wrdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1773'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1750'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1750'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_state' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1738'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_opcode' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_imm' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs1' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rs2' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\new_ascii_instr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1470'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_add_sub' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shl' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_shr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_eq' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_ltu' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_lts' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wdata' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_wstrb' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_word' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wr' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_rd' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_wait' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
No latch inferred for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_int_ready' from process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io0_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io1_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io2_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_oe' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\flash_io3_do' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_obuffer' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_ibuffer' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_count' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\spimemio_xfer.\next_fetch' from process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
No latch inferred for signal `\picorv32_pcpi_mul.\i' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs1' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rs2' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\this_rs2' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rd' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdx' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\next_rdt' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
No latch inferred for signal `\picorv32_pcpi_mul.\j' from process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.

20.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trap' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5838' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5839' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\eoi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5840' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5841' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\trace_data' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5842' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_cycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5843' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\count_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5844' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5845' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_next_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5846' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5847' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_op2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5848' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_out' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5849' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\reg_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5850' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_delay' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5851' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_active' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5852' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_mask' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5853' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5854' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5855' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wordsize' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5856' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_prefetch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5857' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5858' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5859' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5860' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5861' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5862' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5863' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoder_pseudo_trigger_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5864' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5865' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5866' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs1val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5867' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_rs2val_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5868' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cpu_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5869' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\irq_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5870' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rinst' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5871' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_rdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5872' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\set_mem_do_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5873' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_store' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5874' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_stalu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_branch' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_compr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_trace' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_is_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\latched_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\current_pc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout_counter' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_timeout' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_irq_pending' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\do_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_out_0_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\alu_wait_2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_ADDR' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_DATA' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\clear_prefetched_high_word_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1772'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\pcpi_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lui' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_auipc' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_jalr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_beq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bne' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_blt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bge' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lbu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_addi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slti' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltiu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ori' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srli' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_add' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sll' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_xor' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_srl' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_or' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_and' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycle' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdcycleh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_rdinstrh' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_ecall_ebreak' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_getq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_setq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_retirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_maskirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_waitirq' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\instr_timer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\decoded_imm_uj' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\compressed_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lb_lh_lw_lbu_lhu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slli_srli_srai' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5953' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_jalr_addi_slti_sltiu_xori_ori_andi' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sb_sh_sw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sll_srl_sra' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5956' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lui_auipc_jal_jalr_addi_add_sub' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5957' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_slti_blt_slt' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5958' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_sltiu_bltu_sltu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5959' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_beq_bne_blt_bge_bltu_bgeu' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_lbu_lhu_lw' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_alu_reg_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\is_compare' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_insn_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5970' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\q_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5971' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_next' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5972' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\dbg_valid_insn' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_ascii_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_imm' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs1' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rs2' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\cached_insn_rd' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wdata' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_addr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_wstrb' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_instr' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_state' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_secondword' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\prefetched_high_word' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_16bit_buffer' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\next_insn_opcode' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_rdata_q' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\mem_la_firstword_reg' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.\last_mem_valid' using process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.\ready' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.\rdata' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_ADDR' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6004' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_DATA' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6005' with positive edge clock.
Creating register for signal `$paramod\ram\WORDS=2048.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN' using process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
  created $dff cell `$procdff$6006' with positive edge clock.
Creating register for signal `\simpleuart.\send_pattern' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
  created $dff cell `$procdff$6007' with positive edge clock.
Creating register for signal `\simpleuart.\send_bitcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `\simpleuart.\send_divcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `\simpleuart.\send_dummy' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `\simpleuart.\recv_state' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `\simpleuart.\recv_divcnt' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `\simpleuart.\recv_pattern' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_data' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `\simpleuart.\recv_buf_valid' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `\simpleuart.\cfg_divider' using process `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1030'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_csb' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `\spimemio_xfer.\flash_clk' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_dspi' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_cont' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_qspi' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_rd' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\spimemio_xfer.\obuffer' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\spimemio_xfer.\ibuffer' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `\spimemio_xfer.\count' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `\spimemio_xfer.\dummy_count' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `\spimemio_xfer.\fetch' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `\spimemio_xfer.\last_fetch' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_ddr_q' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\spimemio_xfer.\xfer_tag_q' using process `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\spimemio.\state' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `\spimemio.\rdata' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `\spimemio.\din_tag' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `\spimemio.\din_cont' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `\spimemio.\din_qspi' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `\spimemio.\din_ddr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `\spimemio.\din_rd' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `\spimemio.\xfer_resetn' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `\spimemio.\din_valid' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `\spimemio.\din_data' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `\spimemio.\buffer' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `\spimemio.\rd_addr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `\spimemio.\rd_valid' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `\spimemio.\rd_wait' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `\spimemio.\rd_inc' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `\spimemio.\xfer_io0_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6048' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io1_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6049' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io2_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6050' with negative edge clock.
Creating register for signal `\spimemio.\xfer_io3_90' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
  created $dff cell `$procdff$6051' with negative edge clock.
Creating register for signal `\spimemio.\softreset' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\spimemio.\config_en' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\spimemio.\config_ddr' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `\spimemio.\config_qspi' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `\spimemio.\config_cont' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `\spimemio.\config_dummy' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `\spimemio.\config_oe' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `\spimemio.\config_csb' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `\spimemio.\config_clk' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `\spimemio.\config_do' using process `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wr' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_rd' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_ready' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\dividend' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\divisor' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\quotient_msk' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\running' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\outsign' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\pcpi_wait_q' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_div' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_divu' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_rem' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `\picorv32_pcpi_div.\instr_remu' using process `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wr' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_rd' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_ready' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs1' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rs2' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rd' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\rdx' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_counter' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_waiting' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\mul_finish' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
  created $dff cell `$procdff$6086' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6087' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhsu' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6088' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\pcpi_wait_q' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6089' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mul' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6090' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulh' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `\picorv32_pcpi_mul.\instr_mulhu' using process `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `\por.\rst_cnt' using process `\por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
  created $dff cell `$procdff$6093' with positive edge clock.

20.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\hardware.$proc$micon/hardware.sv:128$1251'.
Removing empty process `hardware.$proc$micon/hardware.sv:128$1251'.
Found and cleaned up 60 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1378$1812'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1324$1796'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1319$1790'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1291$1778'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1773'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1277$1773'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1275$1772'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1750'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1231$1750'.
Found and cleaned up 8 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1738'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1168$1738'.
Found and cleaned up 22 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:843$1477'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:794$1475'.
Found and cleaned up 5 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:763$1471'.
Found and cleaned up 47 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1470'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:687$1470'.
Found and cleaned up 16 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:552$1446'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1221$1998'.
Found and cleaned up 19 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:417$1406'.
Found and cleaned up 3 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:388$1403'.
Found and cleaned up 2 empty switches in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:377$1398'.
Found and cleaned up 1 empty switch in `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
Removing empty process `$paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:312$1324'.
Found and cleaned up 4 empty switches in `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
Removing empty process `$paramod\ram\WORDS=2048.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:15$1292'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:91$1041'.
Found and cleaned up 7 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:45$1032'.
Found and cleaned up 5 empty switches in `\simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1030'.
Removing empty process `simpleuart.$proc$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:28$1030'.
Found and cleaned up 4 empty switches in `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:615$998'.
Found and cleaned up 5 empty switches in `\spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:525$974'.
Removing empty process `spimemio_xfer.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:514$965'.
Found and cleaned up 25 empty switches in `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:283$944'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:227$926'.
Found and cleaned up 5 empty switches in `\spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
Removing empty process `spimemio.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:175$922'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
Removing empty process `picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2396$829'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
Removing empty process `picorv32_pcpi_div.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2370$819'.
Found and cleaned up 1 empty switch in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2239$778'.
Found and cleaned up 5 empty switches in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2205$773'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2181$735'.
Found and cleaned up 2 empty switches in `\picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
Removing empty process `picorv32_pcpi_mul.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2153$729'.
Removing empty process `por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:7$5'.
Removing empty process `por.$proc$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$2'.
Cleaned up 269 empty switches.

20.4. Executing FLATTEN pass (flatten design).
Using template por for cells of type por.
Using template $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32 for cells of type $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Using template $paramod\ram\WORDS=2048 for cells of type $paramod\ram\WORDS=2048.
Using template InOut for cells of type InOut.
Using template spirom for cells of type spirom.
Using template In for cells of type In.
Using template Serial for cells of type Serial.
Using template Out for cells of type Out.
Using template picorv32_pcpi_div for cells of type picorv32_pcpi_div.
Using template picorv32_pcpi_mul for cells of type picorv32_pcpi_mul.
Using template spimemio for cells of type spimemio.
Using template simpleuart for cells of type simpleuart.
Using template spimemio_xfer for cells of type spimemio_xfer.
<suppressed ~32 debug messages>
No more expansions possible.
Deleting now unused module $paramod$6218042664eeb68c956f5c2d1fb64449de62419b\picorv32.
Deleting now unused module $paramod\ram\WORDS=2048.
Deleting now unused module Serial.
Deleting now unused module simpleuart.
Deleting now unused module spimemio_xfer.
Deleting now unused module spimemio.
Deleting now unused module spirom.
Deleting now unused module picorv32_pcpi_div.
Deleting now unused module picorv32_pcpi_mul.
Deleting now unused module por.
Deleting now unused module Out.
Deleting now unused module InOut.
Deleting now unused module In.

20.5. Executing TRIBUF pass.

20.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port hardware.flash_clk to output.
Demoting inout port hardware.flash_csb to output.

20.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~763 debug messages>

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 295 unused cells and 2441 unused wires.
<suppressed ~363 debug messages>

20.9. Executing CHECK pass (checking for obvious problems).
checking module hardware..
found and reported 0 problems.

20.10. Executing OPT pass (performing simple optimizations).

20.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~1758 debug messages>
Removed a total of 586 cells.

20.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\cpu.$procmux$3981: { \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [6:2] } -> { 1'0 \cpu.mem_rdata_latched [6:2] }
      Replacing known input bits on port A of cell $techmap\cpu.pcpi_mul.$procmux$5772: \cpu.pcpi_mul.mul_waiting -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2088.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2095.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2098.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2111.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2123.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2126.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2135.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2138.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2146.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2148.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2151.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2165.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2167.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2169.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2172.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2185.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2187.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2190.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2202.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2205.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2212.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2214.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2217.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2240.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2242.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2244.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2247.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2269.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2271.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2274.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2293.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2295.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2298.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2317.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2319.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2322.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2343.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2346.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2360.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2363.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2365.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2367.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2370.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2380.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2385.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2388.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2411.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2414.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2416.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2418.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2421.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2433.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2436.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2479.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2492.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2505.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2527.
    dead port 2/11 on $pmux $techmap\cpu.$procmux$2765.
    dead port 1/4 on $pmux $techmap\cpu.$procmux$3044.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3059.
    dead port 2/12 on $pmux $techmap\cpu.$procmux$3063.
    dead port 1/4 on $pmux $techmap\cpu.$procmux$3247.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3259.
    dead port 2/12 on $pmux $techmap\cpu.$procmux$3263.
    dead port 2/11 on $pmux $techmap\cpu.$procmux$3448.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3664.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3673.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2072.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2075.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4810.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4817.
    dead port 3/4 on $pmux $techmap\cpu.$procmux$4843.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5097.
    dead port 1/4 on $pmux $techmap\rom.rom.xfer.$procmux$5099.
    dead port 2/4 on $pmux $techmap\rom.rom.xfer.$procmux$5099.
    dead port 3/4 on $pmux $techmap\rom.rom.xfer.$procmux$5099.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5103.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5110.
    dead port 1/4 on $pmux $techmap\rom.rom.xfer.$procmux$5112.
    dead port 2/4 on $pmux $techmap\rom.rom.xfer.$procmux$5112.
    dead port 3/4 on $pmux $techmap\rom.rom.xfer.$procmux$5112.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5116.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5136.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5138.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5147.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5149.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5171.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5173.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5183.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5185.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5195.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5205.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5215.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5225.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5235.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5245.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5253.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5261.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5269.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5277.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5287.
    dead port 2/2 on $mux $techmap\rom.rom.xfer.$procmux$5297.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2017.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2027.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2029.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2035.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2042.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2044.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2050.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2066.
Removed 110 multiplexer ports.
<suppressed ~362 debug messages>

20.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $techmap\serial4.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1052: { \serial4.dat_ready \serial4.div_ready }
    New input vector for $reduce_or cell $techmap\serial3.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1052: { \serial3.dat_ready \serial3.div_ready }
    New input vector for $reduce_or cell $techmap\serial2.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1052: { \serial2.dat_ready \serial2.div_ready }
    New input vector for $reduce_or cell $techmap\serial1.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1052: { \serial1.dat_ready \serial1.div_ready }
    New input vector for $reduce_or cell $techmap\serial0.$reduce_or$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:133$1052: { \serial0.dat_ready \serial0.div_ready }
    New input vector for $reduce_or cell $techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$983: { \rom.rom.xfer.count [0] \rom.rom.xfer.count [1] \rom.rom.xfer.count [2] \rom.rom.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$976: { \rom.rom.xfer.count [0] \rom.rom.xfer.count [1] \rom.rom.xfer.count [2] \rom.rom.xfer.count [3] }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2147$725: { \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2146$724: { \cpu.pcpi_mul.instr_mulhu \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_mul.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2145$723: { \cpu.pcpi_mul.instr_mulhu \cpu.pcpi_mul.instr_mulhsu \cpu.pcpi_mul.instr_mulh \cpu.pcpi_mul.instr_mul }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_div.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2408$844: { \cpu.reg_op2 [0] \cpu.reg_op2 [1] \cpu.reg_op2 [2] \cpu.reg_op2 [3] \cpu.reg_op2 [4] \cpu.reg_op2 [5] \cpu.reg_op2 [6] \cpu.reg_op2 [7] \cpu.reg_op2 [8] \cpu.reg_op2 [9] \cpu.reg_op2 [10] \cpu.reg_op2 [11] \cpu.reg_op2 [12] \cpu.reg_op2 [13] \cpu.reg_op2 [14] \cpu.reg_op2 [15] \cpu.reg_op2 [16] \cpu.reg_op2 [17] \cpu.reg_op2 [18] \cpu.reg_op2 [19] \cpu.reg_op2 [20] \cpu.reg_op2 [21] \cpu.reg_op2 [22] \cpu.reg_op2 [23] \cpu.reg_op2 [24] \cpu.reg_op2 [25] \cpu.reg_op2 [26] \cpu.reg_op2 [27] \cpu.reg_op2 [28] \cpu.reg_op2 [29] \cpu.reg_op2 [30] \cpu.reg_op2 [31] }
    New input vector for $reduce_or cell $techmap\cpu.pcpi_div.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2365$816: { \cpu.pcpi_div.instr_remu \cpu.pcpi_div.instr_rem \cpu.pcpi_div.instr_divu \cpu.pcpi_div.instr_div }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:891$1515: { \cpu.mem_rdata_latched [5] \cpu.mem_rdata_latched [6] \cpu.mem_rdata_latched [7] \cpu.mem_rdata_latched [8] \cpu.mem_rdata_latched [9] \cpu.mem_rdata_latched [10] \cpu.mem_rdata_latched [11] \cpu.mem_rdata_latched [12] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:849$1483: { \cpu.is_beq_bne_blt_bge_bltu_bgeu \cpu.instr_sltu \cpu.instr_slt \cpu.instr_sltiu \cpu.instr_slti }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:848$1482: { \cpu.instr_lhu \cpu.instr_lbu \cpu.instr_lw }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:847$1481: { \cpu.instr_sltu \cpu.instr_sltiu \cpu.instr_bltu }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:846$1480: { \cpu.instr_slt \cpu.instr_slti \cpu.instr_blt }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:845$1479: { \cpu.instr_sub \cpu.instr_add \cpu.instr_addi \cpu.instr_jalr \cpu.instr_jal \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:844$1478: { \cpu.instr_jal \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:674$1469: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:363$1353: { \cpu.mem_state [0] \cpu.mem_state [1] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:316$1332: { \cpu.pcpi_div.pcpi_ready \cpu.pcpi_mul.pcpi_ready }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:315$1328: { \cpu.pcpi_div.pcpi_wait \cpu.pcpi_mul.pcpi_wait }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1860: { $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [0] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [1] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [2] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [3] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [4] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [5] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [6] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [7] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [8] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [9] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [10] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [11] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [12] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [13] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [14] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [15] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [16] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [17] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [18] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [19] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [20] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [21] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [22] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [23] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [24] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [25] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [26] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [27] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [28] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [29] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [30] $techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1311$1789_Y [31] }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1109$1736: { \cpu.is_alu_reg_imm \cpu.is_lb_lh_lw_lbu_lhu \cpu.instr_jalr }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1107$1734: { \cpu.instr_auipc \cpu.instr_lui }
    New input vector for $reduce_or cell $techmap\cpu.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1092$1720: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1590_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1034$1574_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1030$1568_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1029$1566_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1027$1562_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1025$1558_Y }
    New input vector for $reduce_or cell $reduce_or$micon/hardware.sv:175$1253: { \rom_cfg_ready \serial0.dat_ready \serial0.div_ready \serial1.dat_ready \serial1.div_ready \serial2.dat_ready \serial2.div_ready \serial3.dat_ready \serial3.div_ready \serial4.dat_ready \serial4.div_ready \ram.ready \rom.rom.ready }
    New input vector for $reduce_or cell $techmap\cpu.$procmux$2766_ANY: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai }
    New input vector for $reduce_and cell $techmap\por.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:8$1: { \por.rst_cnt [0] \por.rst_cnt [1] \por.rst_cnt [2] \por.rst_cnt [3] \por.rst_cnt [4] \por.rst_cnt [5] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:597$1462: { \cpu.mem_rdata [0] \cpu.mem_rdata [1] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:364$1363: { \cpu.mem_rdata_latched [0] \cpu.mem_rdata_latched [1] }
    New input vector for $reduce_and cell $techmap\cpu.$reduce_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:363$1358: { \cpu.mem_state [0] \cpu.mem_state [1] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2469: { $techmap\cpu.$procmux$2058_CMP $auto$opt_reduce.cc:132:opt_mux$6095 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2482: { $auto$opt_reduce.cc:132:opt_mux$6097 $techmap\cpu.$procmux$2057_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2495: { $techmap\cpu.$procmux$2060_CMP $auto$opt_reduce.cc:132:opt_mux$6099 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2722: { \cpu.instr_trap \cpu.is_rdcycle_rdcycleh_rdinstr_rdinstrh $auto$opt_reduce.cc:132:opt_mux$6101 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2765: $auto$opt_reduce.cc:132:opt_mux$6103
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2953: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2060_CMP $auto$opt_reduce.cc:132:opt_mux$6105 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2976: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6107 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3063: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6111 $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y $auto$opt_reduce.cc:132:opt_mux$6109 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3237: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2059_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3263: { \cpu.instr_trap $auto$opt_reduce.cc:132:opt_mux$6115 $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y $auto$opt_reduce.cc:132:opt_mux$6113 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3448: { \cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6117 $techmap\cpu.$procmux$2766_CTRL }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3498: { \cpu.is_lui_auipc_jal $auto$opt_reduce.cc:132:opt_mux$6119 }
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3651:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793
      New ports: A=1'0, B=1'1, Y=$techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0]
      New connections: $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [31:1] = { $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] $techmap\cpu.$0$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$1323_EN[31:0]$1793 [0] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3659: $auto$opt_reduce.cc:132:opt_mux$6121
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3743: { $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6123 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3758: $auto$opt_reduce.cc:132:opt_mux$6125
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3826: { $techmap\cpu.$procmux$3823_CMP $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6127 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3844: { $techmap\cpu.$procmux$3823_CMP $auto$opt_reduce.cc:132:opt_mux$6129 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2078: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $auto$opt_reduce.cc:132:opt_mux$6131 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3892: { $auto$opt_reduce.cc:132:opt_mux$6133 $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3913: $auto$opt_reduce.cc:132:opt_mux$6135
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4034: { $techmap\cpu.$procmux$4042_CMP $auto$opt_reduce.cc:132:opt_mux$6137 $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4046: $auto$opt_reduce.cc:132:opt_mux$6139
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4202: $auto$opt_reduce.cc:132:opt_mux$6141
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4589: { $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6143 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4604: { $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6145 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4622: $auto$opt_reduce.cc:132:opt_mux$6147
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4635: $auto$opt_reduce.cc:132:opt_mux$6149
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4660: { $auto$opt_reduce.cc:132:opt_mux$6151 $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4695: { $techmap\cpu.$procmux$3823_CMP $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6153 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4710: { $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6155 $techmap\cpu.$procmux$3744_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4737: { $techmap\cpu.$procmux$3823_CMP $auto$opt_reduce.cc:132:opt_mux$6157 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4750: $auto$opt_reduce.cc:132:opt_mux$6159
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4776: { $auto$opt_reduce.cc:132:opt_mux$6163 $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3752_CMP $auto$opt_reduce.cc:132:opt_mux$6161 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4795: { $techmap\cpu.$procmux$3823_CMP $auto$opt_reduce.cc:132:opt_mux$6165 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4851:
      Old ports: A=0, B=255, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0]
      New connections: $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [31:1] = { 24'000000000000000000000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297 [0] }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4857:
      Old ports: A=0, B=65280, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [31:9] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [7:0] } = { 16'0000000000000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4863:
      Old ports: A=0, B=16711680, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [31:17] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [15:0] } = { 8'00000000 $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $techmap\ram.$procmux$4869:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304
      New ports: A=1'0, B=1'1, Y=$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24]
      New connections: { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [31:25] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [23:0] } = { $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] $techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_EN[31:0]$1304 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5529: { $techmap\rom.rom.$procmux$5435_CMP $auto$opt_reduce.cc:132:opt_mux$6167 $techmap\rom.rom.$procmux$5421_CMP $techmap\rom.rom.$procmux$5418_CMP $techmap\rom.rom.$procmux$5415_CMP $techmap\rom.rom.$procmux$5412_CMP }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5086: $auto$opt_reduce.cc:132:opt_mux$6169
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2101: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $auto$opt_reduce.cc:132:opt_mux$6171 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5231: { $techmap\rom.rom.xfer.$procmux$5089_CMP $auto$opt_reduce.cc:132:opt_mux$6173 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5241: { $techmap\rom.rom.xfer.$procmux$5089_CMP $auto$opt_reduce.cc:132:opt_mux$6175 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5250: $auto$opt_reduce.cc:132:opt_mux$6177
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5258: $auto$opt_reduce.cc:132:opt_mux$6179
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5266: $auto$opt_reduce.cc:132:opt_mux$6181
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5274: $auto$opt_reduce.cc:132:opt_mux$6183
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5283: { $techmap\rom.rom.xfer.$procmux$5089_CMP $auto$opt_reduce.cc:132:opt_mux$6185 }
    New ctrl vector for $pmux cell $techmap\rom.rom.xfer.$procmux$5293: { $techmap\rom.rom.xfer.$procmux$5089_CMP $auto$opt_reduce.cc:132:opt_mux$6187 }
    New ctrl vector for $pmux cell $techmap\serial0.uart.$procmux$4937: $auto$opt_reduce.cc:132:opt_mux$6189
    New ctrl vector for $pmux cell $techmap\serial1.uart.$procmux$4937: $auto$opt_reduce.cc:132:opt_mux$6191
    New ctrl vector for $pmux cell $techmap\serial2.uart.$procmux$4937: $auto$opt_reduce.cc:132:opt_mux$6193
    New ctrl vector for $pmux cell $techmap\serial3.uart.$procmux$4937: $auto$opt_reduce.cc:132:opt_mux$6195
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2056: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $auto$opt_reduce.cc:132:opt_mux$6197 }
    New ctrl vector for $pmux cell $techmap\serial4.uart.$procmux$4937: $auto$opt_reduce.cc:132:opt_mux$6199
    New input vector for $reduce_or cell $reduce_or$micon/hardware.sv:175$1253: { \rom_cfg_ready \ram.ready \serial0.dat_ready \serial0.div_ready \serial1.dat_ready \serial1.div_ready \serial2.dat_ready \serial2.div_ready \serial3.dat_ready \serial3.div_ready \serial4.dat_ready \serial4.div_ready \rom.rom.ready }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6094: { $techmap\cpu.$procmux$2064_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2060_CMP $techmap\cpu.$procmux$2059_CMP $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6096: { $techmap\cpu.$procmux$2064_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2060_CMP $techmap\cpu.$procmux$2059_CMP $techmap\cpu.$procmux$2058_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6098: { $techmap\cpu.$procmux$2064_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2059_CMP $techmap\cpu.$procmux$2058_CMP $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6100: { \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6102: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.is_lui_auipc_jal \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6106: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6108: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6110: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6112: { \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6114: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6116: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6118: { \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6120: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1302$1783_Y \cpu.latched_branch \cpu.irq_state [0] \cpu.irq_state [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6140: { $techmap\cpu.$procmux$4203_CMP $techmap\cpu.$procmux$4042_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6144: { $techmap\cpu.$procmux$3841_CMP $techmap\cpu.$procmux$3823_CMP $techmap\cpu.$procmux$3760_CMP $techmap\cpu.$procmux$3745_CMP $techmap\cpu.$procmux$3744_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6166: { $techmap\rom.rom.$procmux$5444_CMP $techmap\rom.rom.$procmux$5441_CMP $techmap\rom.rom.$procmux$5430_CMP $techmap\rom.rom.$procmux$5427_CMP $techmap\rom.rom.$procmux$5424_CMP $techmap\rom.rom.$procmux$5382_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6102: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi \cpu.is_slli_srli_srai \cpu.is_lui_auipc_jal \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6106: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6110: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6114: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6116: { $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6118: { \cpu.instr_timer \cpu.instr_maskirq \cpu.instr_retirq \cpu.instr_setq \cpu.instr_getq \cpu.instr_rdinstrh \cpu.instr_rdinstr \cpu.instr_rdcycleh \cpu.instr_rdcycle }
  Optimizing cells in module \hardware.
Performed a total of 112 changes.

20.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~234 debug messages>
Removed a total of 78 cells.

20.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

20.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 760 unused wires.
<suppressed ~3 debug messages>

20.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.9. Rerunning OPT passes. (Maybe there is more to do..)

20.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $techmap\cpu.$procmux$4848: { \cpu.pcpi_mul.pcpi_wr \cpu.pcpi_div.pcpi_wr } -> 2'11
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~369 debug messages>

20.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2078: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $auto$opt_reduce.cc:132:opt_mux$6201 $auto$opt_reduce.cc:132:opt_mux$6131 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2573: $auto$opt_reduce.cc:132:opt_mux$6203
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2590: { $techmap\cpu.$procmux$2060_CMP $auto$opt_reduce.cc:132:opt_mux$6205 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3022: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2060_CMP $techmap\cpu.$procmux$2059_CMP $auto$opt_reduce.cc:132:opt_mux$6207 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3626: $auto$opt_reduce.cc:132:opt_mux$6209
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3928: $auto$opt_reduce.cc:132:opt_mux$6211
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4633: { $techmap\cpu.$procmux$3757_CMP $auto$opt_reduce.cc:132:opt_mux$6213 }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$4848: $auto$opt_reduce.cc:132:opt_mux$6215
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5361: $auto$opt_reduce.cc:132:opt_mux$6217
    New ctrl vector for $pmux cell $techmap\rom.rom.$procmux$5411: { $techmap\rom.rom.$procmux$5435_CMP $auto$opt_reduce.cc:132:opt_mux$6219 $techmap\rom.rom.$procmux$5412_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6210: { $techmap\cpu.$procmux$3825_CMP $techmap\cpu.$procmux$3761_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6212: { $techmap\cpu.$procmux$3825_CMP $techmap\cpu.$procmux$3761_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6214: { \cpu.pcpi_div.pcpi_wr \cpu.pcpi_mul.pcpi_wr }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6218: { $techmap\rom.rom.$procmux$5444_CMP $techmap\rom.rom.$procmux$5441_CMP $techmap\rom.rom.$procmux$5430_CMP $techmap\rom.rom.$procmux$5427_CMP $techmap\rom.rom.$procmux$5424_CMP $techmap\rom.rom.$procmux$5421_CMP $techmap\rom.rom.$procmux$5418_CMP $techmap\rom.rom.$procmux$5415_CMP $techmap\rom.rom.$procmux$5382_CMP }
  Optimizing cells in module \hardware.
Performed a total of 14 changes.

20.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

20.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

20.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

20.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.16. Rerunning OPT passes. (Maybe there is more to do..)

20.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~369 debug messages>

20.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

20.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

20.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

20.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.23. Rerunning OPT passes. (Maybe there is more to do..)

20.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\cpu.$procmux$4848.
Removed 1 multiplexer ports.
<suppressed ~369 debug messages>

20.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

20.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.30. Rerunning OPT passes. (Maybe there is more to do..)

20.10.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~369 debug messages>

20.10.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.10.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.10.34. Executing OPT_RMDFF pass (remove dff with constant values).

20.10.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.10.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.10.37. Finished OPT passes. (There is nothing left to do.)

20.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 11 address bits (of 22) from memory read port hardware.$techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1305 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1306 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1307 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1308 (ram.mem).
Removed top 11 address bits (of 22) from memory write port hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1309 (ram.mem).
Removed top 1 bits (of 4) from port A of cell hardware.$le$micon/hardware.sv:236$1268 ($le).
Removed top 6 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:240$1271 ($eq).
Removed top 6 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:294$1274 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:312$1277 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:330$1280 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:348$1283 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$eq$micon/hardware.sv:366$1286 ($eq).
Removed top 5 bits (of 6) from port B of cell hardware.$techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4 ($add).
Removed top 31 bits (of 32) from FF cell hardware.$techmap\cpu.$procdff$5894 ($dff).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$procmux$4814 ($pmux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$4808_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell hardware.$techmap\cpu.$procmux$4805 ($pmux).
Removed top 2 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4789 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$4474_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$4042_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4038 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4020 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4017 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$4009 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$3981 ($mux).
Removed top 1 bits (of 6) from mux cell hardware.$techmap\cpu.$procmux$3976 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$3841_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell hardware.$techmap\cpu.$procmux$3818 ($mux).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$procmux$3760_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$procmux$3757_CMP0 ($eq).
Removed cell hardware.$techmap\cpu.$procmux$3676 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$3655 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$3653 ($mux).
Removed top 4 bits (of 8) from mux cell hardware.$techmap\cpu.$procmux$3059 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2778 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2765 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2759 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2746 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2743 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2741 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2715 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2713 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2705 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2700 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2698 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2453 ($mux).
Removed cell hardware.$techmap\cpu.$procmux$2450 ($mux).
Removed top 2 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2062_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2061_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2060_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2059_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2058_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell hardware.$techmap\cpu.$procmux$2057_CMP0 ($eq).
Removed top 1 bits (of 33) from port Y of cell hardware.$techmap\cpu.$sshr$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1227$2008 ($sshr).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1975 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943 ($sub).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943 ($sub).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1935 ($ge).
Removed top 26 bits (of 32) from port B of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1895 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1895 ($or).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877 ($add).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1873 ($mux).
Removed top 26 bits (of 32) from port A of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1868 ($or).
Removed top 26 bits (of 32) from port Y of cell hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1868 ($or).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1865 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1825 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817 ($sub).
Removed top 29 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1780 ($mux).
Removed top 1 bits (of 8) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1077$1699 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1076$1695 ($eq).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1075$1690 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1074$1684 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1051$1608 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1590 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1034$1574 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1026$1560 ($eq).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517 ($add).
Removed top 28 bits (of 32) from port A of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516 ($add).
Removed top 27 bits (of 32) from port Y of cell hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516 ($add).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:863$1503 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:862$1502 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:861$1501 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:860$1500 ($eq).
Removed top 4 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:857$1496 ($eq).
Removed top 5 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:856$1492 ($eq).
Removed top 3 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:856$1491 ($eq).
Removed top 2 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:853$1486 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:852$1485 ($eq).
Removed top 30 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466 ($mux).
Removed top 1 bits (of 7) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1422 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:475$1418 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:473$1416 ($eq).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:465$1414 ($eq).
Removed top 3 bits (of 5) from port B of cell hardware.$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:452$1412 ($eq).
Removed top 3 bits (of 4) from port A of cell hardware.$techmap\cpu.$shl$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:406$1405 ($shl).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:375$1397 ($mux).
Removed top 16 bits (of 32) from mux cell hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:375$1395 ($mux).
Removed top 7 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$6006 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$6004 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$6003 ($dff).
Removed top 16 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$6001 ($dff).
Removed top 24 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5999 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5997 ($dff).
Removed top 8 bits (of 32) from FF cell hardware.$techmap\ram.$procdff$5996 ($dff).
Removed top 11 bits (of 22) from FF cell hardware.$techmap\ram.$procdff$5995 ($dff).
Removed cell hardware.$techmap\ram.$procmux$4873 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4871 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4867 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4865 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4861 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4859 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4855 ($mux).
Removed cell hardware.$techmap\ram.$procmux$4853 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5661 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5658 ($mux).
Removed cell hardware.$techmap\cpu.pcpi_div.$procmux$5655 ($mux).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
Removed top 31 bits (of 63) from port B of cell hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
Removed top 31 bits (of 63) from mux cell hardware.$techmap\cpu.pcpi_div.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$840 ($mux).
Removed top 31 bits (of 63) from port A of cell hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
Removed top 31 bits (of 63) from port Y of cell hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
Removed top 6 bits (of 7) from port B of cell hardware.$techmap\cpu.pcpi_div.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$825 ($eq).
Removed top 1 bits (of 7) from port B of cell hardware.$techmap\cpu.pcpi_div.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$823 ($eq).
Removed top 2 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5828_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5822_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell hardware.$techmap\cpu.pcpi_mul.$procmux$5817_CMP0 ($eq).
Removed top 3 bits (of 64) from mux cell hardware.$techmap\cpu.pcpi_mul.$procmux$5787 ($mux).
Removed top 32 bits (of 64) from mux cell hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2245$781 ($mux).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
Removed top 25 bits (of 32) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
Removed top 26 bits (of 32) from mux cell hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775 ($mux).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
Removed top 1 bits (of 5) from port A of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
Removed top 1 bits (of 5) from port Y of cell hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 ($add).
Removed top 3 bits (of 4) from mux cell hardware.$techmap\rom.rom.$procmux$5596 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\rom.rom.$procmux$5465_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5441_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5435_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5430_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5427_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5382_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5365_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$procmux$5362_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:387$961 ($mux).
Removed top 8 bits (of 32) from mux cell hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:302$957 ($mux).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:300$953 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:299$951 ($eq).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:298$949 ($eq).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:297$947 ($eq).
Removed top 29 bits (of 32) from port B of cell hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
Removed top 7 bits (of 32) from port Y of cell hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial0.uart.$procmux$4939_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial1.uart.$procmux$4939_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial2.uart.$procmux$4939_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial3.uart.$procmux$4939_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial3.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial3.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\serial4.uart.$procmux$4939_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 28 bits (of 32) from port Y of cell hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
Removed top 31 bits (of 32) from port B of cell hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5161 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5159 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5127 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5125 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5090 ($mux).
Removed top 1 bits (of 2) from port B of cell hardware.$techmap\rom.rom.xfer.$procmux$5088_CMP0 ($eq).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5086 ($mux).
Removed cell hardware.$techmap\rom.rom.xfer.$procmux$5084 ($mux).
Removed top 28 bits (of 32) from mux cell hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:646$1013 ($mux).
Removed top 31 bits (of 32) from mux cell hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:631$1001 ($mux).
Removed top 2 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996 ($sub).
Removed top 1 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984 ($sub).
Removed top 3 bits (of 4) from port B of cell hardware.$techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977 ($sub).
Removed top 7 bits (of 16) from FF cell hardware.$techmap\ram.$procdff$6001 ($dff).
Removed top 7 bits (of 8) from FF cell hardware.$techmap\ram.$procdff$5999 ($dff).
Removed top 7 bits (of 24) from FF cell hardware.$techmap\ram.$procdff$5996 ($dff).
Removed top 7 bits (of 32) from port B of cell hardware.$techmap\rom.rom.$ne$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$919 ($ne).
Removed top 16 bits (of 32) from wire hardware.$techmap\cpu.$2\mem_rdata_word[31:0].
Removed top 24 bits (of 32) from wire hardware.$techmap\cpu.$3\mem_rdata_word[31:0].
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1526$1868_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1645$1895_Y.
Removed top 4 bits (of 8) from wire hardware.$techmap\cpu.$procmux$3059_Y.
Removed top 3 bits (of 5) from wire hardware.$techmap\cpu.$procmux$3818_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$3976_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$3981_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4009_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4017_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4020_Y.
Removed top 1 bits (of 6) from wire hardware.$techmap\cpu.$procmux$4038_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943_Y.
Removed top 27 bits (of 32) from wire hardware.$techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1780_Y.
Removed top 29 bits (of 32) from wire hardware.$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1873_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856_Y.
Removed top 31 bits (of 63) from wire hardware.$techmap\cpu.pcpi_div.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$840_Y.
Removed top 1 bits (of 5) from wire hardware.$techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768_Y.
Removed top 3 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5787_Y.
Removed top 25 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5793_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5800_Y.
Removed top 25 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5802_Y.
Removed top 1 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5809_Y.
Removed top 25 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$procmux$5811_Y.
Removed top 25 bits (of 32) from wire hardware.$techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777_Y.
Removed top 26 bits (of 32) from wire hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775_Y.
Removed top 32 bits (of 64) from wire hardware.$techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2245$781_Y.
Removed top 5 bits (of 6) from wire hardware.$techmap\por.$logic_not$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$3_Y.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_ADDR[21:0]$1295.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_DATA[31:0]$1296.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN[31:0]$1297.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_ADDR[21:0]$1301.
Removed top 16 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_DATA[31:0]$1298.
Removed top 16 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN[31:0]$1299.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_ADDR[21:0]$1293.
Removed top 8 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_DATA[31:0]$1300.
Removed top 8 bits (of 32) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_EN[31:0]$1294.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$0$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1291_ADDR[21:0]$1302.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_ADDR.
Removed top 31 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_DATA.
Removed top 24 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1288_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_ADDR.
Removed top 17 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_DATA.
Removed top 25 bits (of 32) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1289_EN.
Removed top 11 bits (of 22) from wire hardware.$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1290_ADDR.
Removed top 7 bits (of 32) from wire hardware.$techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\rom.rom.$procmux$5596_Y.
Removed top 8 bits (of 32) from wire hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:302$957_Y.
Removed top 31 bits (of 32) from wire hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:387$961_Y.
Removed top 1 bits (of 8) from wire hardware.$techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962_Y.
Removed top 3 bits (of 4) from wire hardware.$techmap\rom.rom.xfer.$reduce_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$976_Y.
Removed top 31 bits (of 32) from wire hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:631$1001_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\rom.rom.xfer.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:646$1013_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040_Y.
Removed top 20 bits (of 32) from wire hardware.$techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040_Y.
Removed top 6 bits (of 32) from wire hardware.$techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040_Y.
Removed top 4 bits (of 32) from wire hardware.$techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043_Y.
Removed top 28 bits (of 32) from wire hardware.$techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051_Y.
Removed top 14 bits (of 32) from wire hardware.cpu.dbg_mem_addr.
Removed top 14 bits (of 32) from wire hardware.cpu.mem_addr.
Removed top 16 bits (of 32) from wire hardware.cpu.mem_rdata_latched.
Removed top 7 bits (of 32) from wire hardware.cpu.mem_wdata.
Removed top 4 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rdt.
Removed top 3 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rdx.
Removed top 1 bits (of 64) from wire hardware.cpu.pcpi_mul.next_rs1.
Removed top 24 bits (of 32) from wire hardware.serial2.div_rdata.
Removed top 24 bits (of 32) from wire hardware.serial2.uart.cfg_divider.

20.12. Executing PEEPOPT pass (run peephole optimizers).

20.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 2 unused cells and 116 unused wires.
<suppressed ~3 debug messages>

20.14. Executing SHARE pass (SAT-based resource sharing).
Found 4 cells in module hardware that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\cpu.$sshr$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1227$2008 ($sshr):
    Found 1 activation_patterns using ctrl signal $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1264$1771_Y.
    No candidates found.
  Analyzing resource sharing options for $techmap\cpu.$shl$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1226$2005 ($shl):
    Found 1 activation_patterns using ctrl signal $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1262$1767_Y.
    No candidates found.
  Analyzing resource sharing options for $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800 ($memrd):
    Found 4 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6117 \cpu.pcpi_div.resetn \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2766_CTRL }.
    Found 1 candidates: $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797
    Analyzing resource sharing with $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797 ($memrd):
      Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6107 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6101 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP }.
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800: { $auto$opt_reduce.cc:132:opt_mux$6117 \cpu.pcpi_div.resetn \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2766_CTRL } = 6'010110
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800: { \cpu.pcpi_div.resetn $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2061_CMP } = 3'111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800: { $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2062_CMP } = 2'11
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800: { $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2061_CMP } = 2'11
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797: { \cpu.pcpi_div.resetn \cpu.instr_retirq $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797: { $auto$opt_reduce.cc:132:opt_mux$6107 \cpu.pcpi_div.resetn \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP } = 5'01011
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797: { \cpu.pcpi_div.resetn \cpu.instr_maskirq $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797: { \cpu.pcpi_div.resetn \cpu.instr_timer $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP } = 4'1111
      Activation pattern for cell $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797: { \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6101 $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP } = 4'1111
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: \cpu.instr_timer vs. \cpu.instr_maskirq
      Adding exclusive control bits: \cpu.instr_timer vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_timer vs. $auto$opt_reduce.cc:132:opt_mux$6101
      Adding exclusive control bits: \cpu.instr_maskirq vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_maskirq vs. $auto$opt_reduce.cc:132:opt_mux$6101
      Adding exclusive control bits: \cpu.instr_retirq vs. $auto$opt_reduce.cc:132:opt_mux$6101
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_timer
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_maskirq
      Adding exclusive control bits: \cpu.instr_trap vs. \cpu.instr_retirq
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6101
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdinstr
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdcycleh
      Adding exclusive control bits: \cpu.instr_rdinstrh vs. \cpu.instr_rdcycle
      Adding exclusive control bits: \cpu.instr_rdinstr vs. \cpu.instr_rdcycleh
      Adding exclusive control bits: \cpu.instr_rdinstr vs. \cpu.instr_rdcycle
      Adding exclusive control bits: \cpu.instr_rdcycleh vs. \cpu.instr_rdcycle
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y vs. \cpu.instr_trap
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y vs. \cpu.instr_trap
      Adding exclusive control bits: \cpu.instr_trap vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: \cpu.instr_sw vs. \cpu.instr_sh
      Adding exclusive control bits: \cpu.instr_sw vs. \cpu.instr_sb
      Adding exclusive control bits: \cpu.instr_sh vs. \cpu.instr_sb
      Adding exclusive control bits: $techmap\cpu.$procmux$2062_CMP vs. $techmap\cpu.$procmux$2061_CMP
      Adding exclusive control bits: $techmap\cpu.$procmux$2766_CTRL vs. $auto$opt_reduce.cc:132:opt_mux$6117
      Adding exclusive control bits: $techmap\cpu.$procmux$2766_CTRL vs. \cpu.is_lui_auipc_jal
      Adding exclusive control bits: \cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6117
      Adding exclusive control bits: \cpu.is_lui_auipc_jal vs. $auto$opt_reduce.cc:132:opt_mux$6107
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_bge
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_bne
      Adding exclusive control bits: \cpu.instr_bgeu vs. \cpu.instr_beq
      Adding exclusive control bits: \cpu.instr_bge vs. \cpu.instr_bne
      Adding exclusive control bits: \cpu.instr_bge vs. \cpu.instr_beq
      Adding exclusive control bits: \cpu.instr_bne vs. \cpu.instr_beq
      Size of SAT problem: 12 cells, 243 variables, 626 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { $auto$opt_reduce.cc:132:opt_mux$6117 $auto$opt_reduce.cc:132:opt_mux$6107 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6101 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1801_Y $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2766_CTRL } = 13'0010000011010
  Analyzing resource sharing options for $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797 ($memrd):
    Found 5 activation_patterns using ctrl signal { $auto$opt_reduce.cc:132:opt_mux$6107 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6101 \cpu.instr_retirq \cpu.instr_maskirq \cpu.instr_timer \cpu.is_lui_auipc_jal $techmap\cpu.$reduce_bool$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1798_Y $techmap\cpu.$procmux$2062_CMP }.
    No candidates found.

20.15. Executing TECHMAP pass (map to technology primitives).

20.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

20.15.2. Continuing TECHMAP pass.
Using template $paramod$f11bc91ed7c61316f2c520e3beb997d8bd8b737b\_90_lut_cmp_ for cells of type $le.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$169bae89c32dcc6f3626d16cf9f47ceb469145db\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$a6ffc318e97e2d88e3aa2c740afebfc2ba48d1b1\_90_lut_cmp_ for cells of type $ne.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1295 debug messages>

20.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~4 debug messages>

20.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 217 unused wires.
<suppressed ~1 debug messages>

20.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hardware:
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$2000 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1781 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1542$1876 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1878 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1926 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1954 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1388 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516 ($add).
  creating $macc model for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517 ($add).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1999 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1825 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943 ($sub).
  creating $macc model for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950 ($sub).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853 ($neg).
  creating $macc model for $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856 ($sub).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$738 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$740 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$742 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$744 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$746 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$748 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$750 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$752 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$754 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$756 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$758 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$760 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$762 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$764 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$766 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769 ($add).
  creating $macc model for $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777 ($sub).
  creating $macc model for $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4 ($add).
  creating $macc model for $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918 ($add).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996 ($sub).
  creating $macc model for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006 ($sub).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
  creating $macc model for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
  creating $macc model for $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
  creating $macc model for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
  creating $macc model for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
  creating $macc model for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
  creating $macc model for $techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
  creating $macc model for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
  creating $macc model for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
  creating $macc model for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
  creating $macc model for $techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
  creating $macc model for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
  creating $macc model for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
  creating $macc model for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
  creating $macc model for $techmap\serial3.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
  creating $macc model for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034 ($add).
  creating $macc model for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040 ($add).
  creating $macc model for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043 ($add).
  creating $macc model for $techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051 ($sub).
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$768 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$766 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$764 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$762 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$760 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$758 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$756 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$754 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$752 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$750 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$748 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$746 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$744 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$742 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$740 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741.
  merging $macc model for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$738 into $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739.
  creating $alu model for $macc $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040.
  creating $alu model for $macc $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984.
  creating $alu model for $macc $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977.
  creating $alu model for $macc $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918.
  creating $alu model for $macc $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4.
  creating $alu model for $macc $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777.
  creating $alu model for $macc $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034.
  creating $alu model for $macc $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040.
  creating $alu model for $macc $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043.
  creating $alu model for $macc $techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051.
  creating $alu model for $macc $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034.
  creating $alu model for $macc $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040.
  creating $alu model for $macc $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043.
  creating $alu model for $macc $techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051.
  creating $alu model for $macc $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034.
  creating $alu model for $macc $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040.
  creating $alu model for $macc $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043.
  creating $alu model for $macc $techmap\serial3.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051.
  creating $alu model for $macc $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034.
  creating $alu model for $macc $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040.
  creating $alu model for $macc $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043.
  creating $alu model for $macc $techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838.
  creating $alu model for $macc $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1825.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817.
  creating $alu model for $macc $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1999.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1388.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1954.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1926.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1878.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1542$1876.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1781.
  creating $alu model for $macc $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$2000.
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$765: $auto$alumacc.cc:354:replace_macc$6394
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$745: $auto$alumacc.cc:354:replace_macc$6395
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$767: $auto$alumacc.cc:354:replace_macc$6396
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$753: $auto$alumacc.cc:354:replace_macc$6397
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$769: $auto$alumacc.cc:354:replace_macc$6398
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$743: $auto$alumacc.cc:354:replace_macc$6399
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$757: $auto$alumacc.cc:354:replace_macc$6400
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$741: $auto$alumacc.cc:354:replace_macc$6401
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$749: $auto$alumacc.cc:354:replace_macc$6402
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$739: $auto$alumacc.cc:354:replace_macc$6403
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$759: $auto$alumacc.cc:354:replace_macc$6404
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$751: $auto$alumacc.cc:354:replace_macc$6405
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$761: $auto$alumacc.cc:354:replace_macc$6406
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$747: $auto$alumacc.cc:354:replace_macc$6407
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$763: $auto$alumacc.cc:354:replace_macc$6408
  creating $macc cell for $techmap\cpu.pcpi_mul.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2197$755: $auto$alumacc.cc:354:replace_macc$6409
  creating $alu model for $techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1935 ($ge): new $alu
  creating $alu model for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1224$2003 ($lt): new $alu
  creating $alu model for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1225$2004 ($lt): merged with $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1999.
  creating $alu model for $techmap\cpu.pcpi_div.$le$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2430$855 ($le): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049 ($gt): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037 ($gt): new $alu
  creating $alu model for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038 ($gt): new $alu
  creating $alu model for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049 ($gt): new $alu
  creating $alu model for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037 ($gt): new $alu
  creating $alu model for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038 ($gt): new $alu
  creating $alu model for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049 ($gt): new $alu
  creating $alu model for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037 ($gt): new $alu
  creating $alu model for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038 ($gt): new $alu
  creating $alu model for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049 ($gt): new $alu
  creating $alu model for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037 ($gt): new $alu
  creating $alu model for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038 ($gt): new $alu
  creating $alu model for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049 ($gt): new $alu
  creating $alu model for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037 ($gt): new $alu
  creating $alu model for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038 ($gt): new $alu
  creating $alu model for $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1223$2002 ($eq): merged with $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1999.
  creating $alu cell for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038: $auto$alumacc.cc:474:replace_alu$6428
  creating $alu cell for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037: $auto$alumacc.cc:474:replace_alu$6439
  creating $alu cell for $techmap\serial4.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049: $auto$alumacc.cc:474:replace_alu$6444
  creating $alu cell for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038: $auto$alumacc.cc:474:replace_alu$6449
  creating $alu cell for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037: $auto$alumacc.cc:474:replace_alu$6460
  creating $alu cell for $techmap\serial3.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049: $auto$alumacc.cc:474:replace_alu$6465
  creating $alu cell for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038: $auto$alumacc.cc:474:replace_alu$6476
  creating $alu cell for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037: $auto$alumacc.cc:474:replace_alu$6487
  creating $alu cell for $techmap\serial2.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049: $auto$alumacc.cc:474:replace_alu$6492
  creating $alu cell for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038: $auto$alumacc.cc:474:replace_alu$6503
  creating $alu cell for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037: $auto$alumacc.cc:474:replace_alu$6514
  creating $alu cell for $techmap\serial1.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049: $auto$alumacc.cc:474:replace_alu$6519
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:67$1038: $auto$alumacc.cc:474:replace_alu$6530
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:61$1037: $auto$alumacc.cc:474:replace_alu$6541
  creating $alu cell for $techmap\serial0.uart.$gt$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:109$1049: $auto$alumacc.cc:474:replace_alu$6546
  creating $alu cell for $techmap\cpu.pcpi_div.$le$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2430$855: $auto$alumacc.cc:474:replace_alu$6557
  creating $alu cell for $techmap\cpu.$ge$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1817$1935: $auto$alumacc.cc:474:replace_alu$6570
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1781: $auto$alumacc.cc:474:replace_alu$6579
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819: $auto$alumacc.cc:474:replace_alu$6582
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1542$1876: $auto$alumacc.cc:474:replace_alu$6585
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877: $auto$alumacc.cc:474:replace_alu$6588
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1551$1878: $auto$alumacc.cc:474:replace_alu$6591
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1788$1926: $auto$alumacc.cc:474:replace_alu$6594
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1851$1954: $auto$alumacc.cc:474:replace_alu$6597
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1388: $auto$alumacc.cc:474:replace_alu$6600
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:893$1516: $auto$alumacc.cc:474:replace_alu$6603
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:897$1517: $auto$alumacc.cc:474:replace_alu$6606
  creating $alu cell for $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1224$2003: $auto$alumacc.cc:474:replace_alu$6609
  creating $alu cell for $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$2000: $auto$alumacc.cc:474:replace_alu$6616
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1222$1999, $techmap\cpu.$lt$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1225$2004, $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1223$2002: $auto$alumacc.cc:474:replace_alu$6619
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1402$1817: $auto$alumacc.cc:474:replace_alu$6626
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1419$1825: $auto$alumacc.cc:474:replace_alu$6629
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1824$1943: $auto$alumacc.cc:474:replace_alu$6632
  creating $alu cell for $techmap\cpu.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1832$1950: $auto$alumacc.cc:474:replace_alu$6635
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2406$833: $auto$alumacc.cc:474:replace_alu$6638
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2407$838: $auto$alumacc.cc:474:replace_alu$6641
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2425$851: $auto$alumacc.cc:474:replace_alu$6644
  creating $alu cell for $techmap\cpu.pcpi_div.$neg$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2427$853: $auto$alumacc.cc:474:replace_alu$6647
  creating $alu cell for $techmap\cpu.pcpi_div.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2431$856: $auto$alumacc.cc:474:replace_alu$6650
  creating $alu cell for $techmap\serial4.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051: $auto$alumacc.cc:474:replace_alu$6653
  creating $alu cell for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043: $auto$alumacc.cc:474:replace_alu$6656
  creating $alu cell for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040: $auto$alumacc.cc:474:replace_alu$6659
  creating $alu cell for $techmap\serial4.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034: $auto$alumacc.cc:474:replace_alu$6662
  creating $alu cell for $techmap\serial3.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051: $auto$alumacc.cc:474:replace_alu$6665
  creating $alu cell for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043: $auto$alumacc.cc:474:replace_alu$6668
  creating $alu cell for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040: $auto$alumacc.cc:474:replace_alu$6671
  creating $alu cell for $techmap\serial3.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034: $auto$alumacc.cc:474:replace_alu$6674
  creating $alu cell for $techmap\serial2.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051: $auto$alumacc.cc:474:replace_alu$6677
  creating $alu cell for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043: $auto$alumacc.cc:474:replace_alu$6680
  creating $alu cell for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040: $auto$alumacc.cc:474:replace_alu$6683
  creating $alu cell for $techmap\serial2.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034: $auto$alumacc.cc:474:replace_alu$6686
  creating $alu cell for $techmap\serial1.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051: $auto$alumacc.cc:474:replace_alu$6689
  creating $alu cell for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043: $auto$alumacc.cc:474:replace_alu$6692
  creating $alu cell for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040: $auto$alumacc.cc:474:replace_alu$6695
  creating $alu cell for $techmap\serial1.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034: $auto$alumacc.cc:474:replace_alu$6698
  creating $alu cell for $techmap\cpu.pcpi_mul.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2231$777: $auto$alumacc.cc:474:replace_alu$6701
  creating $alu cell for $techmap\por.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/POR.sv:9$4: $auto$alumacc.cc:474:replace_alu$6704
  creating $alu cell for $techmap\rom.rom.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:148$918: $auto$alumacc.cc:474:replace_alu$6707
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:551$977: $auto$alumacc.cc:474:replace_alu$6710
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:571$984: $auto$alumacc.cc:474:replace_alu$6713
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:604$996: $auto$alumacc.cc:474:replace_alu$6716
  creating $alu cell for $techmap\rom.rom.xfer.$sub$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:634$1006: $auto$alumacc.cc:474:replace_alu$6719
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:53$1034: $auto$alumacc.cc:474:replace_alu$6722
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:76$1040: $auto$alumacc.cc:474:replace_alu$6725
  creating $alu cell for $techmap\serial0.uart.$add$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:93$1043: $auto$alumacc.cc:474:replace_alu$6728
  creating $alu cell for $techmap\serial0.uart.$sub$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:111$1051: $auto$alumacc.cc:474:replace_alu$6731
  created 66 $alu and 16 $macc cells.

20.19. Executing OPT pass (performing simple optimizations).

20.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~41 debug messages>

20.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

20.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~360 debug messages>

20.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$6568: { $auto$rtlil.cc:1832:Not$6567 $auto$rtlil.cc:1835:ReduceAnd$6561 }
    New input vector for $reduce_or cell $auto$alumacc.cc:509:replace_alu$6577: { $auto$rtlil.cc:1832:Not$6574 $auto$rtlil.cc:1835:ReduceAnd$6576 }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6575: { $auto$alumacc.cc:490:replace_alu$6571 [0] $auto$alumacc.cc:490:replace_alu$6571 [1] $auto$alumacc.cc:490:replace_alu$6571 [2] $auto$alumacc.cc:490:replace_alu$6571 [3] $auto$alumacc.cc:490:replace_alu$6571 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6624: { $auto$alumacc.cc:490:replace_alu$6620 [0] $auto$alumacc.cc:490:replace_alu$6620 [1] $auto$alumacc.cc:490:replace_alu$6620 [2] $auto$alumacc.cc:490:replace_alu$6620 [3] $auto$alumacc.cc:490:replace_alu$6620 [4] $auto$alumacc.cc:490:replace_alu$6620 [5] $auto$alumacc.cc:490:replace_alu$6620 [6] $auto$alumacc.cc:490:replace_alu$6620 [7] $auto$alumacc.cc:490:replace_alu$6620 [8] $auto$alumacc.cc:490:replace_alu$6620 [9] $auto$alumacc.cc:490:replace_alu$6620 [10] $auto$alumacc.cc:490:replace_alu$6620 [11] $auto$alumacc.cc:490:replace_alu$6620 [12] $auto$alumacc.cc:490:replace_alu$6620 [13] $auto$alumacc.cc:490:replace_alu$6620 [14] $auto$alumacc.cc:490:replace_alu$6620 [15] $auto$alumacc.cc:490:replace_alu$6620 [16] $auto$alumacc.cc:490:replace_alu$6620 [17] $auto$alumacc.cc:490:replace_alu$6620 [18] $auto$alumacc.cc:490:replace_alu$6620 [19] $auto$alumacc.cc:490:replace_alu$6620 [20] $auto$alumacc.cc:490:replace_alu$6620 [21] $auto$alumacc.cc:490:replace_alu$6620 [22] $auto$alumacc.cc:490:replace_alu$6620 [23] $auto$alumacc.cc:490:replace_alu$6620 [24] $auto$alumacc.cc:490:replace_alu$6620 [25] $auto$alumacc.cc:490:replace_alu$6620 [26] $auto$alumacc.cc:490:replace_alu$6620 [27] $auto$alumacc.cc:490:replace_alu$6620 [28] $auto$alumacc.cc:490:replace_alu$6620 [29] $auto$alumacc.cc:490:replace_alu$6620 [30] $auto$alumacc.cc:490:replace_alu$6620 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6431: { $auto$alumacc.cc:490:replace_alu$6429 [0] $auto$alumacc.cc:490:replace_alu$6429 [1] $auto$alumacc.cc:490:replace_alu$6429 [2] $auto$alumacc.cc:490:replace_alu$6429 [3] $auto$alumacc.cc:490:replace_alu$6429 [4] $auto$alumacc.cc:490:replace_alu$6429 [5] $auto$alumacc.cc:490:replace_alu$6429 [6] $auto$alumacc.cc:490:replace_alu$6429 [7] $auto$alumacc.cc:490:replace_alu$6429 [8] $auto$alumacc.cc:490:replace_alu$6429 [9] $auto$alumacc.cc:490:replace_alu$6429 [10] $auto$alumacc.cc:490:replace_alu$6429 [11] $auto$alumacc.cc:490:replace_alu$6429 [12] $auto$alumacc.cc:490:replace_alu$6429 [13] $auto$alumacc.cc:490:replace_alu$6429 [14] $auto$alumacc.cc:490:replace_alu$6429 [15] $auto$alumacc.cc:490:replace_alu$6429 [16] $auto$alumacc.cc:490:replace_alu$6429 [17] $auto$alumacc.cc:490:replace_alu$6429 [18] $auto$alumacc.cc:490:replace_alu$6429 [19] $auto$alumacc.cc:490:replace_alu$6429 [20] $auto$alumacc.cc:490:replace_alu$6429 [21] $auto$alumacc.cc:490:replace_alu$6429 [22] $auto$alumacc.cc:490:replace_alu$6429 [23] $auto$alumacc.cc:490:replace_alu$6429 [24] $auto$alumacc.cc:490:replace_alu$6429 [25] $auto$alumacc.cc:490:replace_alu$6429 [26] $auto$alumacc.cc:490:replace_alu$6429 [27] $auto$alumacc.cc:490:replace_alu$6429 [28] $auto$alumacc.cc:490:replace_alu$6429 [29] $auto$alumacc.cc:490:replace_alu$6429 [30] $auto$alumacc.cc:490:replace_alu$6429 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6452: { $auto$alumacc.cc:490:replace_alu$6450 [0] $auto$alumacc.cc:490:replace_alu$6450 [1] $auto$alumacc.cc:490:replace_alu$6450 [2] $auto$alumacc.cc:490:replace_alu$6450 [3] $auto$alumacc.cc:490:replace_alu$6450 [4] $auto$alumacc.cc:490:replace_alu$6450 [5] $auto$alumacc.cc:490:replace_alu$6450 [6] $auto$alumacc.cc:490:replace_alu$6450 [7] $auto$alumacc.cc:490:replace_alu$6450 [8] $auto$alumacc.cc:490:replace_alu$6450 [9] $auto$alumacc.cc:490:replace_alu$6450 [10] $auto$alumacc.cc:490:replace_alu$6450 [11] $auto$alumacc.cc:490:replace_alu$6450 [12] $auto$alumacc.cc:490:replace_alu$6450 [13] $auto$alumacc.cc:490:replace_alu$6450 [14] $auto$alumacc.cc:490:replace_alu$6450 [15] $auto$alumacc.cc:490:replace_alu$6450 [16] $auto$alumacc.cc:490:replace_alu$6450 [17] $auto$alumacc.cc:490:replace_alu$6450 [18] $auto$alumacc.cc:490:replace_alu$6450 [19] $auto$alumacc.cc:490:replace_alu$6450 [20] $auto$alumacc.cc:490:replace_alu$6450 [21] $auto$alumacc.cc:490:replace_alu$6450 [22] $auto$alumacc.cc:490:replace_alu$6450 [23] $auto$alumacc.cc:490:replace_alu$6450 [24] $auto$alumacc.cc:490:replace_alu$6450 [25] $auto$alumacc.cc:490:replace_alu$6450 [26] $auto$alumacc.cc:490:replace_alu$6450 [27] $auto$alumacc.cc:490:replace_alu$6450 [28] $auto$alumacc.cc:490:replace_alu$6450 [29] $auto$alumacc.cc:490:replace_alu$6450 [30] $auto$alumacc.cc:490:replace_alu$6450 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6468: { $auto$alumacc.cc:490:replace_alu$6466 [0] $auto$alumacc.cc:490:replace_alu$6466 [1] $auto$alumacc.cc:490:replace_alu$6466 [2] $auto$alumacc.cc:490:replace_alu$6466 [3] $auto$alumacc.cc:490:replace_alu$6466 [4] $auto$alumacc.cc:490:replace_alu$6466 [5] $auto$alumacc.cc:490:replace_alu$6466 [6] $auto$alumacc.cc:490:replace_alu$6466 [7] $auto$alumacc.cc:490:replace_alu$6466 [8] $auto$alumacc.cc:490:replace_alu$6466 [9] $auto$alumacc.cc:490:replace_alu$6466 [10] $auto$alumacc.cc:490:replace_alu$6466 [11] $auto$alumacc.cc:490:replace_alu$6466 [12] $auto$alumacc.cc:490:replace_alu$6466 [13] $auto$alumacc.cc:490:replace_alu$6466 [14] $auto$alumacc.cc:490:replace_alu$6466 [15] $auto$alumacc.cc:490:replace_alu$6466 [16] $auto$alumacc.cc:490:replace_alu$6466 [17] $auto$alumacc.cc:490:replace_alu$6466 [18] $auto$alumacc.cc:490:replace_alu$6466 [19] $auto$alumacc.cc:490:replace_alu$6466 [20] $auto$alumacc.cc:490:replace_alu$6466 [21] $auto$alumacc.cc:490:replace_alu$6466 [22] $auto$alumacc.cc:490:replace_alu$6466 [23] $auto$alumacc.cc:490:replace_alu$6466 [24] $auto$alumacc.cc:490:replace_alu$6466 [25] $auto$alumacc.cc:490:replace_alu$6466 [26] $auto$alumacc.cc:490:replace_alu$6466 [27] $auto$alumacc.cc:490:replace_alu$6466 [28] $auto$alumacc.cc:490:replace_alu$6466 [29] $auto$alumacc.cc:490:replace_alu$6466 [30] $auto$alumacc.cc:490:replace_alu$6466 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6479: { $auto$alumacc.cc:490:replace_alu$6477 [0] $auto$alumacc.cc:490:replace_alu$6477 [1] $auto$alumacc.cc:490:replace_alu$6477 [2] $auto$alumacc.cc:490:replace_alu$6477 [3] $auto$alumacc.cc:490:replace_alu$6477 [4] $auto$alumacc.cc:490:replace_alu$6477 [5] $auto$alumacc.cc:490:replace_alu$6477 [6] $auto$alumacc.cc:490:replace_alu$6477 [7] $auto$alumacc.cc:490:replace_alu$6477 [8] $auto$alumacc.cc:490:replace_alu$6477 [9] $auto$alumacc.cc:490:replace_alu$6477 [10] $auto$alumacc.cc:490:replace_alu$6477 [11] $auto$alumacc.cc:490:replace_alu$6477 [12] $auto$alumacc.cc:490:replace_alu$6477 [13] $auto$alumacc.cc:490:replace_alu$6477 [14] $auto$alumacc.cc:490:replace_alu$6477 [15] $auto$alumacc.cc:490:replace_alu$6477 [16] $auto$alumacc.cc:490:replace_alu$6477 [17] $auto$alumacc.cc:490:replace_alu$6477 [18] $auto$alumacc.cc:490:replace_alu$6477 [19] $auto$alumacc.cc:490:replace_alu$6477 [20] $auto$alumacc.cc:490:replace_alu$6477 [21] $auto$alumacc.cc:490:replace_alu$6477 [22] $auto$alumacc.cc:490:replace_alu$6477 [23] $auto$alumacc.cc:490:replace_alu$6477 [24] $auto$alumacc.cc:490:replace_alu$6477 [25] $auto$alumacc.cc:490:replace_alu$6477 [26] $auto$alumacc.cc:490:replace_alu$6477 [27] $auto$alumacc.cc:490:replace_alu$6477 [28] $auto$alumacc.cc:490:replace_alu$6477 [29] $auto$alumacc.cc:490:replace_alu$6477 [30] $auto$alumacc.cc:490:replace_alu$6477 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6495: { $auto$alumacc.cc:490:replace_alu$6493 [0] $auto$alumacc.cc:490:replace_alu$6493 [1] $auto$alumacc.cc:490:replace_alu$6493 [2] $auto$alumacc.cc:490:replace_alu$6493 [3] $auto$alumacc.cc:490:replace_alu$6493 [4] $auto$alumacc.cc:490:replace_alu$6493 [5] $auto$alumacc.cc:490:replace_alu$6493 [6] $auto$alumacc.cc:490:replace_alu$6493 [7] $auto$alumacc.cc:490:replace_alu$6493 [8] $auto$alumacc.cc:490:replace_alu$6493 [9] $auto$alumacc.cc:490:replace_alu$6493 [10] $auto$alumacc.cc:490:replace_alu$6493 [11] $auto$alumacc.cc:490:replace_alu$6493 [12] $auto$alumacc.cc:490:replace_alu$6493 [13] $auto$alumacc.cc:490:replace_alu$6493 [14] $auto$alumacc.cc:490:replace_alu$6493 [15] $auto$alumacc.cc:490:replace_alu$6493 [16] $auto$alumacc.cc:490:replace_alu$6493 [17] $auto$alumacc.cc:490:replace_alu$6493 [18] $auto$alumacc.cc:490:replace_alu$6493 [19] $auto$alumacc.cc:490:replace_alu$6493 [20] $auto$alumacc.cc:490:replace_alu$6493 [21] $auto$alumacc.cc:490:replace_alu$6493 [22] $auto$alumacc.cc:490:replace_alu$6493 [23] $auto$alumacc.cc:490:replace_alu$6493 [24] $auto$alumacc.cc:490:replace_alu$6493 [25] $auto$alumacc.cc:490:replace_alu$6493 [26] $auto$alumacc.cc:490:replace_alu$6493 [27] $auto$alumacc.cc:490:replace_alu$6493 [28] $auto$alumacc.cc:490:replace_alu$6493 [29] $auto$alumacc.cc:490:replace_alu$6493 [30] $auto$alumacc.cc:490:replace_alu$6493 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6506: { $auto$alumacc.cc:490:replace_alu$6504 [0] $auto$alumacc.cc:490:replace_alu$6504 [1] $auto$alumacc.cc:490:replace_alu$6504 [2] $auto$alumacc.cc:490:replace_alu$6504 [3] $auto$alumacc.cc:490:replace_alu$6504 [4] $auto$alumacc.cc:490:replace_alu$6504 [5] $auto$alumacc.cc:490:replace_alu$6504 [6] $auto$alumacc.cc:490:replace_alu$6504 [7] $auto$alumacc.cc:490:replace_alu$6504 [8] $auto$alumacc.cc:490:replace_alu$6504 [9] $auto$alumacc.cc:490:replace_alu$6504 [10] $auto$alumacc.cc:490:replace_alu$6504 [11] $auto$alumacc.cc:490:replace_alu$6504 [12] $auto$alumacc.cc:490:replace_alu$6504 [13] $auto$alumacc.cc:490:replace_alu$6504 [14] $auto$alumacc.cc:490:replace_alu$6504 [15] $auto$alumacc.cc:490:replace_alu$6504 [16] $auto$alumacc.cc:490:replace_alu$6504 [17] $auto$alumacc.cc:490:replace_alu$6504 [18] $auto$alumacc.cc:490:replace_alu$6504 [19] $auto$alumacc.cc:490:replace_alu$6504 [20] $auto$alumacc.cc:490:replace_alu$6504 [21] $auto$alumacc.cc:490:replace_alu$6504 [22] $auto$alumacc.cc:490:replace_alu$6504 [23] $auto$alumacc.cc:490:replace_alu$6504 [24] $auto$alumacc.cc:490:replace_alu$6504 [25] $auto$alumacc.cc:490:replace_alu$6504 [26] $auto$alumacc.cc:490:replace_alu$6504 [27] $auto$alumacc.cc:490:replace_alu$6504 [28] $auto$alumacc.cc:490:replace_alu$6504 [29] $auto$alumacc.cc:490:replace_alu$6504 [30] $auto$alumacc.cc:490:replace_alu$6504 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6522: { $auto$alumacc.cc:490:replace_alu$6520 [0] $auto$alumacc.cc:490:replace_alu$6520 [1] $auto$alumacc.cc:490:replace_alu$6520 [2] $auto$alumacc.cc:490:replace_alu$6520 [3] $auto$alumacc.cc:490:replace_alu$6520 [4] $auto$alumacc.cc:490:replace_alu$6520 [5] $auto$alumacc.cc:490:replace_alu$6520 [6] $auto$alumacc.cc:490:replace_alu$6520 [7] $auto$alumacc.cc:490:replace_alu$6520 [8] $auto$alumacc.cc:490:replace_alu$6520 [9] $auto$alumacc.cc:490:replace_alu$6520 [10] $auto$alumacc.cc:490:replace_alu$6520 [11] $auto$alumacc.cc:490:replace_alu$6520 [12] $auto$alumacc.cc:490:replace_alu$6520 [13] $auto$alumacc.cc:490:replace_alu$6520 [14] $auto$alumacc.cc:490:replace_alu$6520 [15] $auto$alumacc.cc:490:replace_alu$6520 [16] $auto$alumacc.cc:490:replace_alu$6520 [17] $auto$alumacc.cc:490:replace_alu$6520 [18] $auto$alumacc.cc:490:replace_alu$6520 [19] $auto$alumacc.cc:490:replace_alu$6520 [20] $auto$alumacc.cc:490:replace_alu$6520 [21] $auto$alumacc.cc:490:replace_alu$6520 [22] $auto$alumacc.cc:490:replace_alu$6520 [23] $auto$alumacc.cc:490:replace_alu$6520 [24] $auto$alumacc.cc:490:replace_alu$6520 [25] $auto$alumacc.cc:490:replace_alu$6520 [26] $auto$alumacc.cc:490:replace_alu$6520 [27] $auto$alumacc.cc:490:replace_alu$6520 [28] $auto$alumacc.cc:490:replace_alu$6520 [29] $auto$alumacc.cc:490:replace_alu$6520 [30] $auto$alumacc.cc:490:replace_alu$6520 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6533: { $auto$alumacc.cc:490:replace_alu$6531 [0] $auto$alumacc.cc:490:replace_alu$6531 [1] $auto$alumacc.cc:490:replace_alu$6531 [2] $auto$alumacc.cc:490:replace_alu$6531 [3] $auto$alumacc.cc:490:replace_alu$6531 [4] $auto$alumacc.cc:490:replace_alu$6531 [5] $auto$alumacc.cc:490:replace_alu$6531 [6] $auto$alumacc.cc:490:replace_alu$6531 [7] $auto$alumacc.cc:490:replace_alu$6531 [8] $auto$alumacc.cc:490:replace_alu$6531 [9] $auto$alumacc.cc:490:replace_alu$6531 [10] $auto$alumacc.cc:490:replace_alu$6531 [11] $auto$alumacc.cc:490:replace_alu$6531 [12] $auto$alumacc.cc:490:replace_alu$6531 [13] $auto$alumacc.cc:490:replace_alu$6531 [14] $auto$alumacc.cc:490:replace_alu$6531 [15] $auto$alumacc.cc:490:replace_alu$6531 [16] $auto$alumacc.cc:490:replace_alu$6531 [17] $auto$alumacc.cc:490:replace_alu$6531 [18] $auto$alumacc.cc:490:replace_alu$6531 [19] $auto$alumacc.cc:490:replace_alu$6531 [20] $auto$alumacc.cc:490:replace_alu$6531 [21] $auto$alumacc.cc:490:replace_alu$6531 [22] $auto$alumacc.cc:490:replace_alu$6531 [23] $auto$alumacc.cc:490:replace_alu$6531 [24] $auto$alumacc.cc:490:replace_alu$6531 [25] $auto$alumacc.cc:490:replace_alu$6531 [26] $auto$alumacc.cc:490:replace_alu$6531 [27] $auto$alumacc.cc:490:replace_alu$6531 [28] $auto$alumacc.cc:490:replace_alu$6531 [29] $auto$alumacc.cc:490:replace_alu$6531 [30] $auto$alumacc.cc:490:replace_alu$6531 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6549: { $auto$alumacc.cc:490:replace_alu$6547 [0] $auto$alumacc.cc:490:replace_alu$6547 [1] $auto$alumacc.cc:490:replace_alu$6547 [2] $auto$alumacc.cc:490:replace_alu$6547 [3] $auto$alumacc.cc:490:replace_alu$6547 [4] $auto$alumacc.cc:490:replace_alu$6547 [5] $auto$alumacc.cc:490:replace_alu$6547 [6] $auto$alumacc.cc:490:replace_alu$6547 [7] $auto$alumacc.cc:490:replace_alu$6547 [8] $auto$alumacc.cc:490:replace_alu$6547 [9] $auto$alumacc.cc:490:replace_alu$6547 [10] $auto$alumacc.cc:490:replace_alu$6547 [11] $auto$alumacc.cc:490:replace_alu$6547 [12] $auto$alumacc.cc:490:replace_alu$6547 [13] $auto$alumacc.cc:490:replace_alu$6547 [14] $auto$alumacc.cc:490:replace_alu$6547 [15] $auto$alumacc.cc:490:replace_alu$6547 [16] $auto$alumacc.cc:490:replace_alu$6547 [17] $auto$alumacc.cc:490:replace_alu$6547 [18] $auto$alumacc.cc:490:replace_alu$6547 [19] $auto$alumacc.cc:490:replace_alu$6547 [20] $auto$alumacc.cc:490:replace_alu$6547 [21] $auto$alumacc.cc:490:replace_alu$6547 [22] $auto$alumacc.cc:490:replace_alu$6547 [23] $auto$alumacc.cc:490:replace_alu$6547 [24] $auto$alumacc.cc:490:replace_alu$6547 [25] $auto$alumacc.cc:490:replace_alu$6547 [26] $auto$alumacc.cc:490:replace_alu$6547 [27] $auto$alumacc.cc:490:replace_alu$6547 [28] $auto$alumacc.cc:490:replace_alu$6547 [29] $auto$alumacc.cc:490:replace_alu$6547 [30] $auto$alumacc.cc:490:replace_alu$6547 [31] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$6560: { $auto$alumacc.cc:490:replace_alu$6558 [0] $auto$alumacc.cc:490:replace_alu$6558 [1] $auto$alumacc.cc:490:replace_alu$6558 [2] $auto$alumacc.cc:490:replace_alu$6558 [3] $auto$alumacc.cc:490:replace_alu$6558 [4] $auto$alumacc.cc:490:replace_alu$6558 [5] $auto$alumacc.cc:490:replace_alu$6558 [6] $auto$alumacc.cc:490:replace_alu$6558 [7] $auto$alumacc.cc:490:replace_alu$6558 [8] $auto$alumacc.cc:490:replace_alu$6558 [9] $auto$alumacc.cc:490:replace_alu$6558 [10] $auto$alumacc.cc:490:replace_alu$6558 [11] $auto$alumacc.cc:490:replace_alu$6558 [12] $auto$alumacc.cc:490:replace_alu$6558 [13] $auto$alumacc.cc:490:replace_alu$6558 [14] $auto$alumacc.cc:490:replace_alu$6558 [15] $auto$alumacc.cc:490:replace_alu$6558 [16] $auto$alumacc.cc:490:replace_alu$6558 [17] $auto$alumacc.cc:490:replace_alu$6558 [18] $auto$alumacc.cc:490:replace_alu$6558 [19] $auto$alumacc.cc:490:replace_alu$6558 [20] $auto$alumacc.cc:490:replace_alu$6558 [21] $auto$alumacc.cc:490:replace_alu$6558 [22] $auto$alumacc.cc:490:replace_alu$6558 [23] $auto$alumacc.cc:490:replace_alu$6558 [24] $auto$alumacc.cc:490:replace_alu$6558 [25] $auto$alumacc.cc:490:replace_alu$6558 [26] $auto$alumacc.cc:490:replace_alu$6558 [27] $auto$alumacc.cc:490:replace_alu$6558 [28] $auto$alumacc.cc:490:replace_alu$6558 [29] $auto$alumacc.cc:490:replace_alu$6558 [30] $auto$alumacc.cc:490:replace_alu$6558 [31] $auto$alumacc.cc:490:replace_alu$6558 [32] $auto$alumacc.cc:490:replace_alu$6558 [33] $auto$alumacc.cc:490:replace_alu$6558 [34] $auto$alumacc.cc:490:replace_alu$6558 [35] $auto$alumacc.cc:490:replace_alu$6558 [36] $auto$alumacc.cc:490:replace_alu$6558 [37] $auto$alumacc.cc:490:replace_alu$6558 [38] $auto$alumacc.cc:490:replace_alu$6558 [39] $auto$alumacc.cc:490:replace_alu$6558 [40] $auto$alumacc.cc:490:replace_alu$6558 [41] $auto$alumacc.cc:490:replace_alu$6558 [42] $auto$alumacc.cc:490:replace_alu$6558 [43] $auto$alumacc.cc:490:replace_alu$6558 [44] $auto$alumacc.cc:490:replace_alu$6558 [45] $auto$alumacc.cc:490:replace_alu$6558 [46] $auto$alumacc.cc:490:replace_alu$6558 [47] $auto$alumacc.cc:490:replace_alu$6558 [48] $auto$alumacc.cc:490:replace_alu$6558 [49] $auto$alumacc.cc:490:replace_alu$6558 [50] $auto$alumacc.cc:490:replace_alu$6558 [51] $auto$alumacc.cc:490:replace_alu$6558 [52] $auto$alumacc.cc:490:replace_alu$6558 [53] $auto$alumacc.cc:490:replace_alu$6558 [54] $auto$alumacc.cc:490:replace_alu$6558 [55] $auto$alumacc.cc:490:replace_alu$6558 [56] $auto$alumacc.cc:490:replace_alu$6558 [57] $auto$alumacc.cc:490:replace_alu$6558 [58] $auto$alumacc.cc:490:replace_alu$6558 [59] $auto$alumacc.cc:490:replace_alu$6558 [60] $auto$alumacc.cc:490:replace_alu$6558 [61] $auto$alumacc.cc:490:replace_alu$6558 [62] }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$2761: { $auto$opt_reduce.cc:132:opt_mux$6735 $techmap\cpu.$procmux$2059_CMP }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3743: { }
    New ctrl vector for $pmux cell $techmap\cpu.$procmux$3756: { }
  Optimizing cells in module \hardware.
Performed a total of 17 changes.

20.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

20.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

20.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 26 unused cells and 55 unused wires.
<suppressed ~27 debug messages>

20.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.19.9. Rerunning OPT passes. (Maybe there is more to do..)

20.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

20.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

20.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

20.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

20.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.19.16. Rerunning OPT passes. (Maybe there is more to do..)

20.19.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

20.19.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.19.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.19.20. Executing OPT_RMDFF pass (remove dff with constant values).

20.19.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.19.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.19.23. Finished OPT passes. (There is nothing left to do.)

20.20. Executing FSM pass (extract and optimize FSM).

20.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register hardware.cpu.cpu_state.
Not marking hardware.cpu.irq_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.cpu.mem_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.cpu.mem_wordsize as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.rom.rom.din_tag as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking hardware.rom.rom.state as FSM state register:
    Users of register don't seem to benefit from recoding.

20.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cpu.cpu_state' from module `\hardware'.
  found $dff cell for state register: $techmap\cpu.$procdff$5869
  root of input selection tree: $techmap\cpu.$0\cpu_state[7:0]
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1986_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1967_Y
  found ctrl input: \cpu.pcpi_div.resetn
  found state code: 8'01000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6203
  found ctrl input: $techmap\cpu.$procmux$2059_CMP
  found ctrl input: $techmap\cpu.$procmux$2060_CMP
  found ctrl input: $techmap\cpu.$procmux$2061_CMP
  found ctrl input: $techmap\cpu.$procmux$2062_CMP
  found ctrl input: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y
  found ctrl input: $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1952_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1956_Y
  found ctrl input: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1934_Y
  found ctrl input: \cpu.is_beq_bne_blt_bge_bltu_bgeu
  found ctrl input: \cpu.mem_done
  found ctrl input: \cpu.is_sb_sh_sw
  found ctrl input: \cpu.instr_trap
  found state code: 8'00001000
  found state code: 8'00000010
  found ctrl input: \cpu.pcpi_int_ready
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1884_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1888_Y
  found state code: 8'10000000
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6109
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$6107
  found state code: 8'00000001
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1863_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1871_Y
  found ctrl input: \cpu.decoder_trigger
  found ctrl input: \cpu.instr_jal
  found state code: 8'00100000
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1977_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1970_Y
  found ctrl input: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1974_Y
  found ctrl output: $techmap\cpu.$procmux$2064_CMP
  found ctrl output: $techmap\cpu.$procmux$2062_CMP
  found ctrl output: $techmap\cpu.$procmux$2061_CMP
  found ctrl output: $techmap\cpu.$procmux$2060_CMP
  found ctrl output: $techmap\cpu.$procmux$2059_CMP
  found ctrl output: $techmap\cpu.$procmux$2058_CMP
  found ctrl output: $techmap\cpu.$procmux$2057_CMP
  found ctrl output: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$6109 $auto$opt_reduce.cc:132:opt_mux$6107 \cpu.pcpi_div.resetn $auto$opt_reduce.cc:132:opt_mux$6203 \cpu.pcpi_int_ready \cpu.mem_done \cpu.instr_jal \cpu.instr_trap \cpu.decoder_trigger \cpu.is_sb_sh_sw \cpu.is_beq_bne_blt_bge_bltu_bgeu $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1863_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1871_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1884_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1888_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1934_Y $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1952_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1956_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1967_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1970_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1974_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1977_Y $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1986_Y }
  ctrl outputs: { $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y $techmap\cpu.$0\cpu_state[7:0] $techmap\cpu.$procmux$2057_CMP $techmap\cpu.$procmux$2058_CMP $techmap\cpu.$procmux$2059_CMP $techmap\cpu.$procmux$2060_CMP $techmap\cpu.$procmux$2061_CMP $techmap\cpu.$procmux$2062_CMP $techmap\cpu.$procmux$2064_CMP }
  transition: 8'10000000 24'--0----------------0---0 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------0---0 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10-00 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10-00 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-------------------11000 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11100 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11100 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'-------------------1-010 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10110 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11110 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11110 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'---------------------0-1 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------0-1-1 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10101 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11101 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11101 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------10111 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------10111 -> 8'10000000 16'0100000000000001
  transition: 8'10000000 24'--0----------------11111 -> 8'01000000 16'0010000000000001
  transition: 8'10000000 24'--1----------------11111 -> 8'10000000 16'0100000000000001
  transition: 8'01000000 24'--0----------------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------0---0 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------0---0 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10-00 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10-00 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------------------11000 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11100 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11100 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'-------------------1-010 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10110 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11110 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11110 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'---------------------0-1 -> 8'10000000 16'1100000000000000
  transition: 8'01000000 24'--0----------------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------0-1-1 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------0-1-1 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11101 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11101 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------10111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------10111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--0----------------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1-----0--00------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1---0-1--00------11111 -> 8'00100000 16'1001000000000000
  transition: 8'01000000 24'--1---1-1--00------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------01------11111 -> 8'01000000 16'1010000000000000
  transition: 8'01000000 24'--1--------1-------11111 -> 8'01000000 16'1010000000000000
  transition: 8'00100000 24'--0----------------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---0---0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---0---0 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----0---0 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----0---0 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------0---0 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---0---0 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------0---0 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10-00 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10-00 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10-00 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10-00 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10-00 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10-00 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10-00 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-------------------11000 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11100 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11100 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11100 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11100 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11100 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11100 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11100 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'-------------------1-010 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10110 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10110 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10110 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10110 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11110 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11110 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11110 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11110 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11110 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11110 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'---------------------0-1 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---0-1-1 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---0-1-1 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----0-1-1 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----0-1-1 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------0-1-1 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---0-1-1 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------0-1-1 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11101 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11101 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11101 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11101 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11101 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11101 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---10111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---10111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----10111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----10111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------10111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---10111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------10111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'--0----------------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'001----0-0-----0---11111 -> 8'00001000 16'0000010000000010
  transition: 8'00100000 24'001------1-----0---11111 -> 8'00000010 16'0000000100000010
  transition: 8'00100000 24'--1-0--1-----0-----11111 -> 8'00100000 16'0001000000000010
  transition: 8'00100000 24'--1-0--1-----10----11111 -> 8'10000000 16'0100000000000010
  transition: 8'00100000 24'--1-0--1-----11----11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1-1--1-----------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'-11----------------11111 -> 8'01000000 16'0010000000000010
  transition: 8'00100000 24'--1------------1---11111 -> 8'00000001 16'0000000010000010
  transition: 8'00100000 24'1-1----------------11111 -> 8'00001000 16'0000010000000010
  transition: 8'00001000 24'--0----------------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------0---0 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------0---0 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10-00 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10-00 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-------------------11000 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11100 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11100 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'-------------------1-010 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10110 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11110 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11110 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'---------------------0-1 -> 8'10000000 16'0100000000001000
  transition: 8'00001000 24'--0----------------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------0-1-1 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------0-1-1 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11101 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11101 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------10111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------10111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--0----------------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1-------0--------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00001000 24'--1--0----1--------11111 -> 8'00001000 16'0000010000001000
  transition: 8'00001000 24'--1--1----1--------11111 -> 8'01000000 16'0010000000001000
  transition: 8'00000010 24'--0----------------0---0 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-0---0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------100---0 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------110---0 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10-00 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10-00 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010-00 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110-00 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-------------------11000 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------11100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011100 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111100 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'-------------------1-010 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------10110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011110 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111110 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'---------------------0-1 -> 8'10000000 16'0100000000100000
  transition: 8'00000010 24'--0----------------0-1-1 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-0-1-1 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------100-1-1 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------110-1-1 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011101 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111101 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------10111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-10111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1010111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1110111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--0----------------11111 -> 8'01000000 16'0010000000100000
  transition: 8'00000010 24'--1--------------0-11111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1011111 -> 8'00000010 16'0000000100100000
  transition: 8'00000010 24'--1--------------1111111 -> 8'01000000 16'0010000000100000
  transition: 8'00000001 24'--0----------------0---0 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-0---0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------100---0 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------110---0 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10-00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10-00 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010-00 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110-00 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-------------------11000 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------11100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011100 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111100 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'-------------------1-010 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------10110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011110 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111110 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'---------------------0-1 -> 8'10000000 16'0100000001000000
  transition: 8'00000001 24'--0----------------0-1-1 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-0-1-1 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------100-1-1 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------110-1-1 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011101 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111101 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------10111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-10111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1010111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1110111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--0----------------11111 -> 8'01000000 16'0010000001000000
  transition: 8'00000001 24'--1--------------0-11111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1011111 -> 8'00000001 16'0000000011000000
  transition: 8'00000001 24'--1--------------1111111 -> 8'01000000 16'0010000001000000

20.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.cpu_state$6736' from module `\hardware'.
  Merging pattern 24'--1----------------11100 and 24'--1----------------11101 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------10110 and 24'--1----------------10111 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11110 and 24'--1----------------11111 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11101 and 24'--1----------------11100 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------10111 and 24'--1----------------10110 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------11111 and 24'--1----------------11110 from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------1110- and 24'--1----------------1111- from group (0 0 16'0100000000000001).
  Merging pattern 24'--1----------------1111- and 24'--1----------------1110- from group (0 0 16'0100000000000001).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (0 1 16'0010000000000001).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (0 1 16'0010000000000001).
  Merging pattern 24'--1-----0--00------11100 and 24'--1-----0--00------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11100 and 24'--1---1-1--00------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11100 and 24'--1--------01------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11100 and 24'--1--------1-------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------10110 and 24'--1-----0--00------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------10110 and 24'--1---1-1--00------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------10110 and 24'--1--------01------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------10110 and 24'--1--------1-------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11110 and 24'--1-----0--00------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11110 and 24'--1---1-1--00------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11110 and 24'--1--------01------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11110 and 24'--1--------1-------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11101 and 24'--1-----0--00------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11101 and 24'--1---1-1--00------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11101 and 24'--1--------01------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11101 and 24'--1--------1-------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------10111 and 24'--1-----0--00------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------10111 and 24'--1---1-1--00------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------10111 and 24'--1--------01------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------10111 and 24'--1--------1-------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------11111 and 24'--1-----0--00------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------11111 and 24'--1---1-1--00------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------11111 and 24'--1--------01------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------11111 and 24'--1--------1-------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------1110- and 24'--1-----0--00------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------1110- and 24'--1---1-1--00------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------1110- and 24'--1--------01------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------1110- and 24'--1--------1-------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1-----0--00------1111- and 24'--1-----0--00------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---1-1--00------1111- and 24'--1---1-1--00------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------01------1111- and 24'--1--------01------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1--------1-------1111- and 24'--1--------1-------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (1 1 16'1010000000000000).
  Merging pattern 24'--1---0-1--00------11100 and 24'--1---0-1--00------11101 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------10110 and 24'--1---0-1--00------10111 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11110 and 24'--1---0-1--00------11111 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11101 and 24'--1---0-1--00------11100 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------10111 and 24'--1---0-1--00------10110 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------11111 and 24'--1---0-1--00------11110 from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------1110- and 24'--1---0-1--00------1111- from group (1 2 16'1001000000000000).
  Merging pattern 24'--1---0-1--00------1111- and 24'--1---0-1--00------1110- from group (1 2 16'1001000000000000).
  Merging pattern 24'--1-0--1-----10----11100 and 24'--1-0--1-----10----11101 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----10110 and 24'--1-0--1-----10----10111 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11110 and 24'--1-0--1-----10----11111 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11101 and 24'--1-0--1-----10----11100 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----10111 and 24'--1-0--1-----10----10110 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----11111 and 24'--1-0--1-----10----11110 from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----1110- and 24'--1-0--1-----10----1111- from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----10----1111- and 24'--1-0--1-----10----1110- from group (2 0 16'0100000000000010).
  Merging pattern 24'--1-0--1-----11----11100 and 24'--1-0--1-----11----11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11100 and 24'--1-1--1-----------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11100 and 24'-11----------------11101 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----10110 and 24'--1-0--1-----11----10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------10110 and 24'--1-1--1-----------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------10110 and 24'-11----------------10111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11110 and 24'--1-0--1-----11----11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11110 and 24'--1-1--1-----------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11110 and 24'-11----------------11111 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11101 and 24'--1-0--1-----11----11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11101 and 24'--1-1--1-----------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11101 and 24'-11----------------11100 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----10111 and 24'--1-0--1-----11----10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------10111 and 24'--1-1--1-----------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------10111 and 24'-11----------------10110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----11111 and 24'--1-0--1-----11----11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------11111 and 24'--1-1--1-----------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------11111 and 24'-11----------------11110 from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----1110- and 24'--1-0--1-----11----1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------1110- and 24'--1-1--1-----------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------1110- and 24'-11----------------1111- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----11----1111- and 24'--1-0--1-----11----1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-1--1-----------1111- and 24'--1-1--1-----------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'-11----------------1111- and 24'-11----------------1110- from group (2 1 16'0010000000000010).
  Merging pattern 24'--1-0--1-----0-----11100 and 24'--1-0--1-----0-----11101 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----10110 and 24'--1-0--1-----0-----10111 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11110 and 24'--1-0--1-----0-----11111 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11101 and 24'--1-0--1-----0-----11100 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----10111 and 24'--1-0--1-----0-----10110 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----11111 and 24'--1-0--1-----0-----11110 from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----1110- and 24'--1-0--1-----0-----1111- from group (2 2 16'0001000000000010).
  Merging pattern 24'--1-0--1-----0-----1111- and 24'--1-0--1-----0-----1110- from group (2 2 16'0001000000000010).
  Merging pattern 24'001----0-0-----0---11100 and 24'001----0-0-----0---11101 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11100 and 24'1-1----------------11101 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---10110 and 24'001----0-0-----0---10111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------10110 and 24'1-1----------------10111 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11110 and 24'001----0-0-----0---11111 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11110 and 24'1-1----------------11111 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11101 and 24'001----0-0-----0---11100 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11101 and 24'1-1----------------11100 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---10111 and 24'001----0-0-----0---10110 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------10111 and 24'1-1----------------10110 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---11111 and 24'001----0-0-----0---11110 from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------11111 and 24'1-1----------------11110 from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---1110- and 24'001----0-0-----0---1111- from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------1110- and 24'1-1----------------1111- from group (2 3 16'0000010000000010).
  Merging pattern 24'001----0-0-----0---1111- and 24'001----0-0-----0---1110- from group (2 3 16'0000010000000010).
  Merging pattern 24'1-1----------------1111- and 24'1-1----------------1110- from group (2 3 16'0000010000000010).
  Merging pattern 24'001------1-----0---11100 and 24'001------1-----0---11101 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---10110 and 24'001------1-----0---10111 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11110 and 24'001------1-----0---11111 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11101 and 24'001------1-----0---11100 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---10111 and 24'001------1-----0---10110 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---11111 and 24'001------1-----0---11110 from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---1110- and 24'001------1-----0---1111- from group (2 4 16'0000000100000010).
  Merging pattern 24'001------1-----0---1111- and 24'001------1-----0---1110- from group (2 4 16'0000000100000010).
  Merging pattern 24'--1------------1---11100 and 24'--1------------1---11101 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---10110 and 24'--1------------1---10111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11110 and 24'--1------------1---11111 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11101 and 24'--1------------1---11100 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---10111 and 24'--1------------1---10110 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---11111 and 24'--1------------1---11110 from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---1110- and 24'--1------------1---1111- from group (2 5 16'0000000010000010).
  Merging pattern 24'--1------------1---1111- and 24'--1------------1---1110- from group (2 5 16'0000000010000010).
  Merging pattern 24'--1-------0--------11100 and 24'--1-------0--------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11100 and 24'--1--1----1--------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------10110 and 24'--1-------0--------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------10110 and 24'--1--1----1--------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11110 and 24'--1-------0--------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11110 and 24'--1--1----1--------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11101 and 24'--1-------0--------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11101 and 24'--1--1----1--------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------10111 and 24'--1-------0--------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------10111 and 24'--1--1----1--------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------11111 and 24'--1-------0--------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------11111 and 24'--1--1----1--------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------1110- and 24'--1-------0--------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------1110- and 24'--1--1----1--------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1-------0--------1111- and 24'--1-------0--------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--1----1--------1111- and 24'--1--1----1--------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (3 1 16'0010000000001000).
  Merging pattern 24'--1--0----1--------11100 and 24'--1--0----1--------11101 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------10110 and 24'--1--0----1--------10111 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11110 and 24'--1--0----1--------11111 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11101 and 24'--1--0----1--------11100 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------10111 and 24'--1--0----1--------10110 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------11111 and 24'--1--0----1--------11110 from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------1110- and 24'--1--0----1--------1111- from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--0----1--------1111- and 24'--1--0----1--------1110- from group (3 3 16'0000010000001000).
  Merging pattern 24'--1--------------1111100 and 24'--1--------------1111101 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1110110 and 24'--1--------------1110111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111110 and 24'--1--------------1111111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111101 and 24'--1--------------1111100 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1110111 and 24'--1--------------1110110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1111111 and 24'--1--------------1111110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------111110- and 24'--1--------------111111- from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------111111- and 24'--1--------------111110- from group (4 1 16'0010000000100000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (4 1 16'0010000000100000).
  Merging pattern 24'--1--------------1011100 and 24'--1--------------1011101 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11100 and 24'--1--------------0-11101 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1010110 and 24'--1--------------1010111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-10110 and 24'--1--------------0-10111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011110 and 24'--1--------------1011111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11110 and 24'--1--------------0-11111 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011101 and 24'--1--------------1011100 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11101 and 24'--1--------------0-11100 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1010111 and 24'--1--------------1010110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-10111 and 24'--1--------------0-10110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1011111 and 24'--1--------------1011110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-11111 and 24'--1--------------0-11110 from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------101110- and 24'--1--------------101111- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-1110- and 24'--1--------------0-1111- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------101111- and 24'--1--------------101110- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------0-1111- and 24'--1--------------0-1110- from group (4 4 16'0000000100100000).
  Merging pattern 24'--1--------------1111100 and 24'--1--------------1111101 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11100 and 24'--0----------------11101 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1110110 and 24'--1--------------1110111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------10110 and 24'--0----------------10111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111110 and 24'--1--------------1111111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11110 and 24'--0----------------11111 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111101 and 24'--1--------------1111100 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11101 and 24'--0----------------11100 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1110111 and 24'--1--------------1110110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------10111 and 24'--0----------------10110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1111111 and 24'--1--------------1111110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------11111 and 24'--0----------------11110 from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------111110- and 24'--1--------------111111- from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------1110- and 24'--0----------------1111- from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------111111- and 24'--1--------------111110- from group (5 1 16'0010000001000000).
  Merging pattern 24'--0----------------1111- and 24'--0----------------1110- from group (5 1 16'0010000001000000).
  Merging pattern 24'--1--------------1011100 and 24'--1--------------1011101 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11100 and 24'--1--------------0-11101 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1010110 and 24'--1--------------1010111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-10110 and 24'--1--------------0-10111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011110 and 24'--1--------------1011111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11110 and 24'--1--------------0-11111 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011101 and 24'--1--------------1011100 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11101 and 24'--1--------------0-11100 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1010111 and 24'--1--------------1010110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-10111 and 24'--1--------------0-10110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------1011111 and 24'--1--------------1011110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-11111 and 24'--1--------------0-11110 from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------101110- and 24'--1--------------101111- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-1110- and 24'--1--------------0-1111- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------101111- and 24'--1--------------101110- from group (5 5 16'0000000011000000).
  Merging pattern 24'--1--------------0-1111- and 24'--1--------------0-1110- from group (5 5 16'0000000011000000).
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$6203.
  Removing unused input signal $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1813$1934_Y.

20.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 33 unused cells and 33 unused wires.
<suppressed ~34 debug messages>

20.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cpu.cpu_state$6736' from module `\hardware'.
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [0].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [1].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [2].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [3].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [4].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [5].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [6].
  Removing unused output signal $techmap\cpu.$0\cpu_state[7:0] [7].

20.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cpu.cpu_state$6736' from module `\hardware' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  10000000 -> -----1
  01000000 -> ----1-
  00100000 -> ---1--
  00001000 -> --1---
  00000010 -> -1----
  00000001 -> 1-----

20.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cpu.cpu_state$6736' from module `\hardware':
-------------------------------------

  Information on FSM $fsm$\cpu.cpu_state$6736 (\cpu.cpu_state):

  Number of input signals:   22
  Number of output signals:   8
  Number of state bits:       6

  Input signals:
    0: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1913$1986_Y
    1: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1905$1977_Y
    2: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1900$1974_Y
    3: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1898$1970_Y
    4: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1897$1967_Y
    5: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1854$1956_Y
    6: $techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1839$1952_Y
    7: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1678$1903_Y
    8: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1590$1888_Y
    9: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1587$1884_Y
   10: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1530$1871_Y
   11: $techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1520$1863_Y
   12: \cpu.is_beq_bne_blt_bge_bltu_bgeu
   13: \cpu.is_sb_sh_sw
   14: \cpu.decoder_trigger
   15: \cpu.instr_trap
   16: \cpu.instr_jal
   17: \cpu.mem_done
   18: \cpu.pcpi_int_ready
   19: \cpu.pcpi_div.resetn
   20: $auto$opt_reduce.cc:132:opt_mux$6107
   21: $auto$opt_reduce.cc:132:opt_mux$6109

  Output signals:
    0: $techmap\cpu.$procmux$2064_CMP
    1: $techmap\cpu.$procmux$2062_CMP
    2: $techmap\cpu.$procmux$2061_CMP
    3: $techmap\cpu.$procmux$2060_CMP
    4: $techmap\cpu.$procmux$2059_CMP
    5: $techmap\cpu.$procmux$2058_CMP
    6: $techmap\cpu.$procmux$2057_CMP
    7: $techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1295$1779_Y

  State encoding:
    0:   6'-----1
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 22'-----------------11000   ->     0 8'00000001
      1:     0 22'--1--------------10-00   ->     0 8'00000001
      2:     0 22'-----------------1-010   ->     0 8'00000001
      3:     0 22'--1--------------0---0   ->     0 8'00000001
      4:     0 22'--1--------------10101   ->     0 8'00000001
      5:     0 22'-------------------0-1   ->     0 8'00000001
      6:     0 22'--1--------------0-1-1   ->     0 8'00000001
      7:     0 22'--1--------------1011-   ->     0 8'00000001
      8:     0 22'--1--------------111--   ->     0 8'00000001
      9:     0 22'--0--------------10-00   ->     1 8'00000001
     10:     0 22'--0--------------0---0   ->     1 8'00000001
     11:     0 22'--0--------------10101   ->     1 8'00000001
     12:     0 22'--0--------------0-1-1   ->     1 8'00000001
     13:     0 22'--0--------------1011-   ->     1 8'00000001
     14:     0 22'--0--------------111--   ->     1 8'00000001
     15:     1 22'-----------------11000   ->     0 8'10000000
     16:     1 22'-----------------1-010   ->     0 8'10000000
     17:     1 22'-------------------0-1   ->     0 8'10000000
     18:     1 22'--1----0--00-----10-00   ->     1 8'10000000
     19:     1 22'--1--1-1--00-----10-00   ->     1 8'10000000
     20:     1 22'--1-------01-----10-00   ->     1 8'10000000
     21:     1 22'--1-------1------10-00   ->     1 8'10000000
     22:     1 22'--0--------------10-00   ->     1 8'10000000
     23:     1 22'--1----0--00-----0---0   ->     1 8'10000000
     24:     1 22'--1--1-1--00-----0---0   ->     1 8'10000000
     25:     1 22'--1-------01-----0---0   ->     1 8'10000000
     26:     1 22'--1-------1------0---0   ->     1 8'10000000
     27:     1 22'--0--------------0---0   ->     1 8'10000000
     28:     1 22'--1----0--00-----10101   ->     1 8'10000000
     29:     1 22'--1--1-1--00-----10101   ->     1 8'10000000
     30:     1 22'--1-------01-----10101   ->     1 8'10000000
     31:     1 22'--1-------1------10101   ->     1 8'10000000
     32:     1 22'--0--------------10101   ->     1 8'10000000
     33:     1 22'--1----0--00-----0-1-1   ->     1 8'10000000
     34:     1 22'--1--1-1--00-----0-1-1   ->     1 8'10000000
     35:     1 22'--1-------01-----0-1-1   ->     1 8'10000000
     36:     1 22'--1-------1------0-1-1   ->     1 8'10000000
     37:     1 22'--0--------------0-1-1   ->     1 8'10000000
     38:     1 22'--1----0--00-----1011-   ->     1 8'10000000
     39:     1 22'--1--1-1--00-----1011-   ->     1 8'10000000
     40:     1 22'--1-------01-----1011-   ->     1 8'10000000
     41:     1 22'--1-------1------1011-   ->     1 8'10000000
     42:     1 22'--0--------------1011-   ->     1 8'10000000
     43:     1 22'--1----0--00-----111--   ->     1 8'10000000
     44:     1 22'--1--1-1--00-----111--   ->     1 8'10000000
     45:     1 22'--1-------01-----111--   ->     1 8'10000000
     46:     1 22'--1-------1------111--   ->     1 8'10000000
     47:     1 22'--0--------------111--   ->     1 8'10000000
     48:     1 22'--1--0-1--00-----10-00   ->     2 8'10000000
     49:     1 22'--1--0-1--00-----0---0   ->     2 8'10000000
     50:     1 22'--1--0-1--00-----10101   ->     2 8'10000000
     51:     1 22'--1--0-1--00-----0-1-1   ->     2 8'10000000
     52:     1 22'--1--0-1--00-----1011-   ->     2 8'10000000
     53:     1 22'--1--0-1--00-----111--   ->     2 8'10000000
     54:     2 22'-----------------11000   ->     0 8'00000010
     55:     2 22'--10--1-----10---10-00   ->     0 8'00000010
     56:     2 22'-----------------1-010   ->     0 8'00000010
     57:     2 22'--10--1-----10---0---0   ->     0 8'00000010
     58:     2 22'--10--1-----10---10101   ->     0 8'00000010
     59:     2 22'-------------------0-1   ->     0 8'00000010
     60:     2 22'--10--1-----10---0-1-1   ->     0 8'00000010
     61:     2 22'--10--1-----10---1011-   ->     0 8'00000010
     62:     2 22'--10--1-----10---111--   ->     0 8'00000010
     63:     2 22'--10--1-----11---10-00   ->     1 8'00000010
     64:     2 22'--11--1----------10-00   ->     1 8'00000010
     65:     2 22'--0--------------10-00   ->     1 8'00000010
     66:     2 22'-11--------------10-00   ->     1 8'00000010
     67:     2 22'--10--1-----11---0---0   ->     1 8'00000010
     68:     2 22'--11--1----------0---0   ->     1 8'00000010
     69:     2 22'--0--------------0---0   ->     1 8'00000010
     70:     2 22'-11--------------0---0   ->     1 8'00000010
     71:     2 22'--10--1-----11---10101   ->     1 8'00000010
     72:     2 22'--11--1----------10101   ->     1 8'00000010
     73:     2 22'--0--------------10101   ->     1 8'00000010
     74:     2 22'-11--------------10101   ->     1 8'00000010
     75:     2 22'--10--1-----11---0-1-1   ->     1 8'00000010
     76:     2 22'--11--1----------0-1-1   ->     1 8'00000010
     77:     2 22'--0--------------0-1-1   ->     1 8'00000010
     78:     2 22'-11--------------0-1-1   ->     1 8'00000010
     79:     2 22'--10--1-----11---1011-   ->     1 8'00000010
     80:     2 22'--11--1----------1011-   ->     1 8'00000010
     81:     2 22'--0--------------1011-   ->     1 8'00000010
     82:     2 22'-11--------------1011-   ->     1 8'00000010
     83:     2 22'--10--1-----11---111--   ->     1 8'00000010
     84:     2 22'--11--1----------111--   ->     1 8'00000010
     85:     2 22'--0--------------111--   ->     1 8'00000010
     86:     2 22'-11--------------111--   ->     1 8'00000010
     87:     2 22'--10--1-----0----10-00   ->     2 8'00000010
     88:     2 22'--10--1-----0----0---0   ->     2 8'00000010
     89:     2 22'--10--1-----0----10101   ->     2 8'00000010
     90:     2 22'--10--1-----0----0-1-1   ->     2 8'00000010
     91:     2 22'--10--1-----0----1011-   ->     2 8'00000010
     92:     2 22'--10--1-----0----111--   ->     2 8'00000010
     93:     2 22'001---0-0-----0--10-00   ->     3 8'00000010
     94:     2 22'1-1--------------10-00   ->     3 8'00000010
     95:     2 22'001---0-0-----0--0---0   ->     3 8'00000010
     96:     2 22'1-1--------------0---0   ->     3 8'00000010
     97:     2 22'001---0-0-----0--10101   ->     3 8'00000010
     98:     2 22'1-1--------------10101   ->     3 8'00000010
     99:     2 22'001---0-0-----0--0-1-1   ->     3 8'00000010
    100:     2 22'1-1--------------0-1-1   ->     3 8'00000010
    101:     2 22'001---0-0-----0--1011-   ->     3 8'00000010
    102:     2 22'1-1--------------1011-   ->     3 8'00000010
    103:     2 22'001---0-0-----0--111--   ->     3 8'00000010
    104:     2 22'1-1--------------111--   ->     3 8'00000010
    105:     2 22'001-----1-----0--10-00   ->     4 8'00000010
    106:     2 22'001-----1-----0--0---0   ->     4 8'00000010
    107:     2 22'001-----1-----0--10101   ->     4 8'00000010
    108:     2 22'001-----1-----0--0-1-1   ->     4 8'00000010
    109:     2 22'001-----1-----0--1011-   ->     4 8'00000010
    110:     2 22'001-----1-----0--111--   ->     4 8'00000010
    111:     2 22'--1-----------1--10-00   ->     5 8'00000010
    112:     2 22'--1-----------1--0---0   ->     5 8'00000010
    113:     2 22'--1-----------1--10101   ->     5 8'00000010
    114:     2 22'--1-----------1--0-1-1   ->     5 8'00000010
    115:     2 22'--1-----------1--1011-   ->     5 8'00000010
    116:     2 22'--1-----------1--111--   ->     5 8'00000010
    117:     3 22'-----------------11000   ->     0 8'00001000
    118:     3 22'-----------------1-010   ->     0 8'00001000
    119:     3 22'-------------------0-1   ->     0 8'00001000
    120:     3 22'--1------0-------10-00   ->     1 8'00001000
    121:     3 22'--1-1----1-------10-00   ->     1 8'00001000
    122:     3 22'--0--------------10-00   ->     1 8'00001000
    123:     3 22'--1------0-------0---0   ->     1 8'00001000
    124:     3 22'--1-1----1-------0---0   ->     1 8'00001000
    125:     3 22'--0--------------0---0   ->     1 8'00001000
    126:     3 22'--1------0-------10101   ->     1 8'00001000
    127:     3 22'--1-1----1-------10101   ->     1 8'00001000
    128:     3 22'--0--------------10101   ->     1 8'00001000
    129:     3 22'--1------0-------0-1-1   ->     1 8'00001000
    130:     3 22'--1-1----1-------0-1-1   ->     1 8'00001000
    131:     3 22'--0--------------0-1-1   ->     1 8'00001000
    132:     3 22'--1------0-------1011-   ->     1 8'00001000
    133:     3 22'--1-1----1-------1011-   ->     1 8'00001000
    134:     3 22'--0--------------1011-   ->     1 8'00001000
    135:     3 22'--1------0-------111--   ->     1 8'00001000
    136:     3 22'--1-1----1-------111--   ->     1 8'00001000
    137:     3 22'--0--------------111--   ->     1 8'00001000
    138:     3 22'--1-0----1-------10-00   ->     3 8'00001000
    139:     3 22'--1-0----1-------0---0   ->     3 8'00001000
    140:     3 22'--1-0----1-------10101   ->     3 8'00001000
    141:     3 22'--1-0----1-------0-1-1   ->     3 8'00001000
    142:     3 22'--1-0----1-------1011-   ->     3 8'00001000
    143:     3 22'--1-0----1-------111--   ->     3 8'00001000
    144:     4 22'-----------------11000   ->     0 8'00100000
    145:     4 22'-----------------1-010   ->     0 8'00100000
    146:     4 22'-------------------0-1   ->     0 8'00100000
    147:     4 22'--1------------1110-00   ->     1 8'00100000
    148:     4 22'--0--------------10-00   ->     1 8'00100000
    149:     4 22'--1------------110---0   ->     1 8'00100000
    150:     4 22'--0--------------0---0   ->     1 8'00100000
    151:     4 22'--1------------1110101   ->     1 8'00100000
    152:     4 22'--0--------------10101   ->     1 8'00100000
    153:     4 22'--1------------110-1-1   ->     1 8'00100000
    154:     4 22'--0--------------0-1-1   ->     1 8'00100000
    155:     4 22'--1------------111011-   ->     1 8'00100000
    156:     4 22'--0--------------1011-   ->     1 8'00100000
    157:     4 22'--1------------11111--   ->     1 8'00100000
    158:     4 22'--0--------------111--   ->     1 8'00100000
    159:     4 22'--1------------1010-00   ->     4 8'00100000
    160:     4 22'--1------------0-10-00   ->     4 8'00100000
    161:     4 22'--1------------100---0   ->     4 8'00100000
    162:     4 22'--1------------0-0---0   ->     4 8'00100000
    163:     4 22'--1------------1010101   ->     4 8'00100000
    164:     4 22'--1------------0-10101   ->     4 8'00100000
    165:     4 22'--1------------100-1-1   ->     4 8'00100000
    166:     4 22'--1------------0-0-1-1   ->     4 8'00100000
    167:     4 22'--1------------101011-   ->     4 8'00100000
    168:     4 22'--1------------0-1011-   ->     4 8'00100000
    169:     4 22'--1------------10111--   ->     4 8'00100000
    170:     4 22'--1------------0-111--   ->     4 8'00100000
    171:     5 22'-----------------11000   ->     0 8'01000000
    172:     5 22'-----------------1-010   ->     0 8'01000000
    173:     5 22'-------------------0-1   ->     0 8'01000000
    174:     5 22'--1------------1110-00   ->     1 8'01000000
    175:     5 22'--0--------------10-00   ->     1 8'01000000
    176:     5 22'--1------------110---0   ->     1 8'01000000
    177:     5 22'--0--------------0---0   ->     1 8'01000000
    178:     5 22'--1------------1110101   ->     1 8'01000000
    179:     5 22'--0--------------10101   ->     1 8'01000000
    180:     5 22'--1------------110-1-1   ->     1 8'01000000
    181:     5 22'--0--------------0-1-1   ->     1 8'01000000
    182:     5 22'--1------------111011-   ->     1 8'01000000
    183:     5 22'--0--------------1011-   ->     1 8'01000000
    184:     5 22'--1------------11111--   ->     1 8'01000000
    185:     5 22'--0--------------111--   ->     1 8'01000000
    186:     5 22'--1------------1010-00   ->     5 8'01000000
    187:     5 22'--1------------0-10-00   ->     5 8'01000000
    188:     5 22'--1------------100---0   ->     5 8'01000000
    189:     5 22'--1------------0-0---0   ->     5 8'01000000
    190:     5 22'--1------------1010101   ->     5 8'01000000
    191:     5 22'--1------------0-10101   ->     5 8'01000000
    192:     5 22'--1------------100-1-1   ->     5 8'01000000
    193:     5 22'--1------------0-0-1-1   ->     5 8'01000000
    194:     5 22'--1------------101011-   ->     5 8'01000000
    195:     5 22'--1------------0-1011-   ->     5 8'01000000
    196:     5 22'--1------------10111--   ->     5 8'01000000
    197:     5 22'--1------------0-111--   ->     5 8'01000000

-------------------------------------

20.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cpu.cpu_state$6736' from module `\hardware'.

20.21. Executing OPT pass (performing simple optimizations).

20.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~3 debug messages>

20.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

20.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

20.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 30 unused wires.
<suppressed ~1 debug messages>

20.21.5. Finished fast OPT passes.

20.22. Executing MEMORY pass.

20.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\cpu.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$2009' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1306' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1307' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1308' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1309' in module `\hardware': merged $dff to cell.
Checking cell `$techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800' in module `\hardware': merged address $dff to cell.
Checking cell `$techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1305' in module `\hardware': merged data $dff to cell.

20.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 13 unused cells and 14 unused wires.
<suppressed ~14 debug messages>

20.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory hardware.ram.mem by address:
  New clock domain: posedge \clk_16MHz
    Port 0 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:18$1306) has addr \mem_addr [12:2].
      Active bits: 00000000000000000000000011111111
    Port 1 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:19$1307) has addr \mem_addr [12:2].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:20$1308) has addr \mem_addr [12:2].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1309) has addr \mem_addr [12:2].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

20.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cpu.cpuregs' in module `\hardware':
  $techmap\cpu.$memwr$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1321$2009 ($memwr)
  $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1329$1800 ($memrd)
  $techmap\cpu.$memrd$\cpuregs$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1328$1797 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\ram.mem' in module `\hardware':
  $techmap\ram.$memwr$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:21$1309 ($memwr)
  $techmap\ram.$memrd$\mem$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/RAM.sv:17$1305 ($memrd)

20.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing hardware.cpu.cpuregs:
  Properties: ports=3 bits=1152 rports=2 wports=1 dbits=32 abits=6 words=36
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=220 dwaste=0 bwaste=3520 waste=3520 efficiency=14
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7040 efficiency=7
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=476 dwaste=0 bwaste=3808 waste=3808 efficiency=7
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7616 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=988 dwaste=0 bwaste=3952 waste=3952 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7904 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2012 dwaste=0 bwaste=4024 waste=4024 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=7, cells=4, acells=1
    Selected rule 1.1 with efficiency 7.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk_16MHz.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: cpu.cpuregs.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: cpu.cpuregs.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: cpu.cpuregs.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: cpu.cpuregs.1.0.1
        Adding extra logic for transparent port A1.2.
Processing hardware.ram.mem:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Selecting best of 4 rules:
    Efficiency for rule 2.3: efficiency=100, cells=16, acells=1
    Efficiency for rule 2.2: efficiency=100, cells=16, acells=2
    Efficiency for rule 2.1: efficiency=100, cells=16, acells=4
    Efficiency for rule 1.1: efficiency=100, cells=16, acells=8
    Selected rule 2.3 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk_16MHz.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk_16MHz.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: ram.mem.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: ram.mem.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: ram.mem.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: ram.mem.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: ram.mem.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: ram.mem.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: ram.mem.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: ram.mem.7.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <8 0 0>: ram.mem.8.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <9 0 0>: ram.mem.9.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <10 0 0>: ram.mem.10.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <11 0 0>: ram.mem.11.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <12 0 0>: ram.mem.12.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <13 0 0>: ram.mem.13.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <14 0 0>: ram.mem.14.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <15 0 0>: ram.mem.15.0.0

20.25. Executing TECHMAP pass (map to technology primitives).

20.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

20.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~122 debug messages>

20.26. Executing ICE40_BRAMINIT pass.

20.27. Executing OPT pass (performing simple optimizations).

20.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~195 debug messages>

20.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

20.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

20.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 19 unused cells and 561 unused wires.
<suppressed ~23 debug messages>

20.27.5. Finished fast OPT passes.

20.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

20.29. Executing OPT pass (performing simple optimizations).

20.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/6 on $pmux $techmap\cpu.$procmux$2702.
    dead port 4/6 on $pmux $techmap\cpu.$procmux$2702.
    dead port 3/6 on $pmux $techmap\cpu.$procmux$2953.
    dead port 1/2 on $mux $techmap\cpu.$procmux$2969.
    dead port 2/2 on $mux $techmap\cpu.$procmux$2969.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3235.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3235.
    dead port 1/5 on $pmux $techmap\cpu.$procmux$3237.
    dead port 2/5 on $pmux $techmap\cpu.$procmux$3237.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3247.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3247.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3247.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3445.
    dead port 3/5 on $pmux $techmap\cpu.$procmux$3470.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3479.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3479.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3479.
    dead port 1/3 on $pmux $techmap\cpu.$procmux$3484.
    dead port 2/3 on $pmux $techmap\cpu.$procmux$3484.
    dead port 3/3 on $pmux $techmap\cpu.$procmux$3484.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3488.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3488.
    dead port 1/2 on $mux $techmap\cpu.$procmux$3491.
    dead port 2/2 on $mux $techmap\cpu.$procmux$3491.
Removed 24 multiplexer ports.
<suppressed ~344 debug messages>

20.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6098: { \cpu.cpu_state [0] \cpu.cpu_state [1] \cpu.cpu_state [2] \cpu.cpu_state [4] \cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$6094: { \cpu.cpu_state [0] \cpu.cpu_state [1] \cpu.cpu_state [2] \cpu.cpu_state [3] \cpu.cpu_state [5] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7337: { $auto$fsm_map.cc:118:implement_pattern_cache$7307 $auto$fsm_map.cc:118:implement_pattern_cache$7303 $auto$fsm_map.cc:118:implement_pattern_cache$7299 $auto$fsm_map.cc:118:implement_pattern_cache$7295 $auto$fsm_map.cc:118:implement_pattern_cache$7291 $auto$fsm_map.cc:118:implement_pattern_cache$7287 $auto$fsm_map.cc:118:implement_pattern_cache$7283 $auto$fsm_map.cc:118:implement_pattern_cache$7279 $auto$fsm_map.cc:118:implement_pattern_cache$7275 $auto$fsm_map.cc:118:implement_pattern_cache$7271 $auto$fsm_map.cc:118:implement_pattern_cache$7267 $auto$fsm_map.cc:118:implement_pattern_cache$7335 $auto$fsm_map.cc:118:implement_pattern_cache$7331 $auto$fsm_map.cc:118:implement_pattern_cache$7327 $auto$fsm_map.cc:118:implement_pattern_cache$7323 $auto$fsm_map.cc:118:implement_pattern_cache$7319 $auto$fsm_map.cc:118:implement_pattern_cache$7315 $auto$fsm_map.cc:118:implement_pattern_cache$7311 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7264: { $auto$fsm_map.cc:118:implement_pattern_cache$7242 $auto$fsm_map.cc:118:implement_pattern_cache$7238 $auto$fsm_map.cc:118:implement_pattern_cache$7234 $auto$fsm_map.cc:118:implement_pattern_cache$7230 $auto$fsm_map.cc:118:implement_pattern_cache$7226 $auto$fsm_map.cc:118:implement_pattern_cache$7222 $auto$fsm_map.cc:118:implement_pattern_cache$7218 $auto$fsm_map.cc:118:implement_pattern_cache$7214 $auto$fsm_map.cc:118:implement_pattern_cache$7210 $auto$fsm_map.cc:118:implement_pattern_cache$7206 $auto$fsm_map.cc:118:implement_pattern_cache$7202 $auto$fsm_map.cc:118:implement_pattern_cache$7198 $auto$fsm_map.cc:118:implement_pattern_cache$7194 $auto$fsm_map.cc:118:implement_pattern_cache$7246 $auto$fsm_map.cc:118:implement_pattern_cache$7250 $auto$fsm_map.cc:118:implement_pattern_cache$7258 $auto$fsm_map.cc:118:implement_pattern_cache$7254 $auto$fsm_map.cc:118:implement_pattern_cache$7262 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$7069: { $auto$fsm_map.cc:118:implement_pattern_cache$6877 $auto$fsm_map.cc:118:implement_pattern_cache$7067 $auto$fsm_map.cc:74:implement_pattern_cache$7063 $auto$fsm_map.cc:118:implement_pattern_cache$7061 $auto$fsm_map.cc:118:implement_pattern_cache$7057 $auto$fsm_map.cc:118:implement_pattern_cache$7053 $auto$fsm_map.cc:118:implement_pattern_cache$7049 $auto$fsm_map.cc:118:implement_pattern_cache$7045 $auto$fsm_map.cc:118:implement_pattern_cache$7041 $auto$fsm_map.cc:118:implement_pattern_cache$7037 $auto$fsm_map.cc:118:implement_pattern_cache$7033 $auto$fsm_map.cc:118:implement_pattern_cache$7029 $auto$fsm_map.cc:118:implement_pattern_cache$7023 $auto$fsm_map.cc:74:implement_pattern_cache$7019 $auto$fsm_map.cc:118:implement_pattern_cache$7017 $auto$fsm_map.cc:118:implement_pattern_cache$7013 $auto$fsm_map.cc:118:implement_pattern_cache$7009 $auto$fsm_map.cc:118:implement_pattern_cache$7005 $auto$fsm_map.cc:118:implement_pattern_cache$7001 $auto$fsm_map.cc:118:implement_pattern_cache$6997 $auto$fsm_map.cc:118:implement_pattern_cache$6993 $auto$fsm_map.cc:118:implement_pattern_cache$6989 $auto$fsm_map.cc:118:implement_pattern_cache$6985 $auto$fsm_map.cc:118:implement_pattern_cache$6979 $auto$fsm_map.cc:74:implement_pattern_cache$6975 $auto$fsm_map.cc:118:implement_pattern_cache$6973 $auto$fsm_map.cc:118:implement_pattern_cache$6969 $auto$fsm_map.cc:118:implement_pattern_cache$6965 $auto$fsm_map.cc:118:implement_pattern_cache$6869 $auto$fsm_map.cc:118:implement_pattern_cache$6865 $auto$fsm_map.cc:118:implement_pattern_cache$6873 $auto$fsm_map.cc:118:implement_pattern_cache$6809 $auto$fsm_map.cc:118:implement_pattern_cache$6961 $auto$fsm_map.cc:118:implement_pattern_cache$6897 $auto$fsm_map.cc:118:implement_pattern_cache$6957 $auto$fsm_map.cc:118:implement_pattern_cache$6949 $auto$fsm_map.cc:118:implement_pattern_cache$6953 $auto$fsm_map.cc:118:implement_pattern_cache$6829 $auto$fsm_map.cc:118:implement_pattern_cache$6813 $auto$fsm_map.cc:118:implement_pattern_cache$6941 $auto$fsm_map.cc:118:implement_pattern_cache$6945 $auto$fsm_map.cc:118:implement_pattern_cache$6825 $auto$fsm_map.cc:118:implement_pattern_cache$6821 $auto$fsm_map.cc:118:implement_pattern_cache$6817 $auto$fsm_map.cc:118:implement_pattern_cache$6925 $auto$fsm_map.cc:118:implement_pattern_cache$6861 $auto$fsm_map.cc:118:implement_pattern_cache$6929 $auto$fsm_map.cc:118:implement_pattern_cache$6857 $auto$fsm_map.cc:74:implement_pattern_cache$6931 $auto$fsm_map.cc:118:implement_pattern_cache$6853 $auto$fsm_map.cc:118:implement_pattern_cache$6935 $auto$fsm_map.cc:118:implement_pattern_cache$6847 $auto$fsm_map.cc:118:implement_pattern_cache$6833 $auto$fsm_map.cc:118:implement_pattern_cache$6891 $auto$fsm_map.cc:118:implement_pattern_cache$6917 $auto$fsm_map.cc:118:implement_pattern_cache$6913 $auto$fsm_map.cc:118:implement_pattern_cache$6837 $auto$fsm_map.cc:74:implement_pattern_cache$6887 $auto$fsm_map.cc:118:implement_pattern_cache$6885 $auto$fsm_map.cc:118:implement_pattern_cache$6909 $auto$fsm_map.cc:118:implement_pattern_cache$6841 $auto$fsm_map.cc:118:implement_pattern_cache$6905 $auto$fsm_map.cc:74:implement_pattern_cache$6843 $auto$fsm_map.cc:118:implement_pattern_cache$6881 $auto$fsm_map.cc:118:implement_pattern_cache$6901 $auto$fsm_map.cc:118:implement_pattern_cache$6921 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$6804: { $auto$fsm_map.cc:74:implement_pattern_cache$6778 $auto$fsm_map.cc:118:implement_pattern_cache$6776 $auto$fsm_map.cc:118:implement_pattern_cache$6772 $auto$fsm_map.cc:118:implement_pattern_cache$6768 $auto$fsm_map.cc:118:implement_pattern_cache$6764 $auto$fsm_map.cc:74:implement_pattern_cache$6760 $auto$fsm_map.cc:118:implement_pattern_cache$6758 $auto$fsm_map.cc:74:implement_pattern_cache$6750 $auto$fsm_map.cc:118:implement_pattern_cache$6802 $auto$fsm_map.cc:118:implement_pattern_cache$6798 $auto$fsm_map.cc:118:implement_pattern_cache$6794 $auto$fsm_map.cc:118:implement_pattern_cache$6790 $auto$fsm_map.cc:118:implement_pattern_cache$6786 $auto$fsm_map.cc:118:implement_pattern_cache$6782 $auto$fsm_map.cc:118:implement_pattern_cache$6754 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:105:implement_pattern_cache$7028: { \cpu.cpu_state [4] \cpu.cpu_state [5] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:938:replace_cell$7388:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] }, Y=$auto$rtlil.cc:1906:Mux$7389
      New ports: A=1'0, B=$auto$memory_bram.cc:837:replace_cell$7345 [15], Y=$auto$rtlil.cc:1906:Mux$7389 [0]
      New connections: $auto$rtlil.cc:1906:Mux$7389 [15:1] = { $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] $auto$rtlil.cc:1906:Mux$7389 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:938:replace_cell$7432:
      Old ports: A=16'0000000000000000, B={ $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] $auto$memory_bram.cc:837:replace_cell$7345 [15] }, Y=$auto$rtlil.cc:1906:Mux$7350
      New ports: A=1'0, B=$auto$memory_bram.cc:837:replace_cell$7345 [15], Y=$auto$rtlil.cc:1906:Mux$7350 [0]
      New connections: $auto$rtlil.cc:1906:Mux$7350 [15:1] = { $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] $auto$rtlil.cc:1906:Mux$7350 [0] }
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$2694:
      Old ports: A=\cpu.mem_rdata_word, B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:0] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7:0] }, Y=$techmap\cpu.$procmux$2694_Y
      New ports: A=\cpu.mem_rdata_word [31:8], B={ \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15] \cpu.mem_rdata_word [15:7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] \cpu.mem_rdata_word [7] }, Y=$techmap\cpu.$procmux$2694_Y [31:8]
      New connections: $techmap\cpu.$procmux$2694_Y [7:0] = \cpu.mem_rdata_word [7:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$2822:
      Old ports: A=\cpu.latched_rd, B={ 1'1 \cpu.latched_rd [4:0] }, Y=$techmap\cpu.$procmux$2822_Y
      New ports: A=\cpu.latched_rd [5], B=1'1, Y=$techmap\cpu.$procmux$2822_Y [5]
      New connections: $techmap\cpu.$procmux$2822_Y [4:0] = \cpu.latched_rd [4:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3790:
      Old ports: A={ $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] $auto$wreduce.cc:455:run$6292 [31] }, B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$3790_Y
      New ports: A=$auto$wreduce.cc:455:run$6292 [31], B=\cpu.mem_rdata_latched [12], Y=$techmap\cpu.$procmux$3790_Y [0]
      New connections: $techmap\cpu.$procmux$3790_Y [11:1] = { $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] $techmap\cpu.$procmux$3790_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3818:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$6227 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6227 [1]
      New connections: $auto$wreduce.cc:455:run$6227 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3978:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$6228 [4:0] }, B={ 1'0 \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3978_Y
      New ports: A=$auto$wreduce.cc:455:run$6228 [4:0], B=\cpu.mem_rdata_latched [6:2], Y=$techmap\cpu.$procmux$3978_Y [4:0]
      New connections: $techmap\cpu.$procmux$3978_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$3996:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6222 [4:0] }, Y=$techmap\cpu.$procmux$3996_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6222 [4:0], Y=$techmap\cpu.$procmux$3996_Y [4:0]
      New connections: $techmap\cpu.$procmux$3996_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4003:
      Old ports: A={ $auto$wreduce.cc:455:run$6292 [19:16] \cpu.mem_rdata_latched [15:12] }, B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$4003_Y
      New ports: A={ $auto$wreduce.cc:455:run$6292 [19:16] \cpu.mem_rdata_latched [15:13] }, B={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, Y=$techmap\cpu.$procmux$4003_Y [7:1]
      New connections: $techmap\cpu.$procmux$4003_Y [0] = \cpu.mem_rdata_latched [12]
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4011:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$6230 [4:0] }, B=6'000001, Y=$techmap\cpu.$procmux$4011_Y
      New ports: A=$auto$wreduce.cc:455:run$6230 [4:0], B=5'00001, Y=$techmap\cpu.$procmux$4011_Y [4:0]
      New connections: $techmap\cpu.$procmux$4011_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4028:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6223 [4:0] }, Y=$techmap\cpu.$procmux$4028_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6223 [4:0], Y=$techmap\cpu.$procmux$4028_Y [4:0]
      New connections: $techmap\cpu.$procmux$4028_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4046:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6222 [4:0] }, Y=$techmap\cpu.$procmux$4046_Y
      New ports: A=5'00000, B=$auto$wreduce.cc:455:run$6222 [4:0], Y=$techmap\cpu.$procmux$4046_Y [4:0]
      New connections: $techmap\cpu.$procmux$4046_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4663:
      Old ports: A={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, B={ \cpu.mem_rdata_latched [6] 4'0000 }, Y=$techmap\cpu.$procmux$4663_Y
      New ports: A={ \cpu.mem_rdata_latched [12] \cpu.mem_rdata_latched [12] }, B={ \cpu.mem_rdata_latched [6] 1'0 }, Y={ $techmap\cpu.$procmux$4663_Y [4] $techmap\cpu.$procmux$4663_Y [0] }
      New connections: $techmap\cpu.$procmux$4663_Y [3:1] = { $techmap\cpu.$procmux$4663_Y [0] $techmap\cpu.$procmux$4663_Y [0] $techmap\cpu.$procmux$4663_Y [0] }
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4830:
      Old ports: A=\cpu.reg_op2, B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata
      New ports: A=\cpu.reg_op2 [31:8], B={ \cpu.reg_op2 [15:0] \cpu.reg_op2 [15:0] \cpu.reg_op2 [7:0] \cpu.reg_op2 [7:0] }, Y=\cpu.mem_la_wdata [31:8]
      New connections: \cpu.mem_la_wdata [7:0] = \cpu.reg_op2 [7:0]
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1299$1780:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6237 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6237 [2:1]
      New connections: $auto$wreduce.cc:455:run$6237 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1866:
      Old ports: A=2'00, B=2'10, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1866_Y
      New ports: A=1'0, B=1'1, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1866_Y [1]
      New connections: $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1866_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1534$1873:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$6238 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$6238 [2:1]
      New connections: $auto$wreduce.cc:455:run$6238 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1389:
      Old ports: A={ \cpu.reg_op1 [31:2] 2'00 }, B={ $techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1388_Y 2'00 }, Y=\cpu.mem_la_addr
      New ports: A=\cpu.reg_op1 [31:2], B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:369$1388_Y, Y=\cpu.mem_la_addr [31:2]
      New connections: \cpu.mem_la_addr [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404:
      Old ports: A=4'0011, B=4'1100, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y
      New ports: A=2'01, B=2'10, Y={ $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [2] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [0] }
      New connections: { $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [3] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [1] } = { $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [2] $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:398$1404_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1422:
      Old ports: A=6'000000, B=6'100000, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1422_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1422_Y [5]
      New connections: $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:478$1422_Y [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466:
      Old ports: A=2'11, B=2'00, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466_Y [0]
      New connections: $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466_Y [1] = $techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:604$1466_Y [0]
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5787:
      Old ports: A={ \cpu.pcpi_mul.next_rdt [59] 3'000 \cpu.pcpi_mul.next_rdt [55] 3'000 \cpu.pcpi_mul.next_rdt [51] 3'000 \cpu.pcpi_mul.next_rdt [47] 3'000 \cpu.pcpi_mul.next_rdt [43] 3'000 \cpu.pcpi_mul.next_rdt [39] 3'000 \cpu.pcpi_mul.next_rdt [35] 3'000 \cpu.pcpi_mul.next_rdt [31] 3'000 \cpu.pcpi_mul.next_rdt [27] 3'000 \cpu.pcpi_mul.next_rdt [23] 3'000 \cpu.pcpi_mul.next_rdt [19] 3'000 \cpu.pcpi_mul.next_rdt [15] 3'000 \cpu.pcpi_mul.next_rdt [11] 3'000 \cpu.pcpi_mul.next_rdt [7] 3'000 \cpu.pcpi_mul.next_rdt [3] 4'0000 }, B=61'0000000000000000000000000000000000000000000000000000000000000, Y=$auto$wreduce.cc:455:run$6243 [60:0]
      New ports: A={ \cpu.pcpi_mul.next_rdt [59] \cpu.pcpi_mul.next_rdt [55] \cpu.pcpi_mul.next_rdt [51] \cpu.pcpi_mul.next_rdt [47] \cpu.pcpi_mul.next_rdt [43] \cpu.pcpi_mul.next_rdt [39] \cpu.pcpi_mul.next_rdt [35] \cpu.pcpi_mul.next_rdt [31] \cpu.pcpi_mul.next_rdt [27] \cpu.pcpi_mul.next_rdt [23] \cpu.pcpi_mul.next_rdt [19] \cpu.pcpi_mul.next_rdt [15] \cpu.pcpi_mul.next_rdt [11] \cpu.pcpi_mul.next_rdt [7] \cpu.pcpi_mul.next_rdt [3] }, B=15'000000000000000, Y={ $auto$wreduce.cc:455:run$6243 [60] $auto$wreduce.cc:455:run$6243 [56] $auto$wreduce.cc:455:run$6243 [52] $auto$wreduce.cc:455:run$6243 [48] $auto$wreduce.cc:455:run$6243 [44] $auto$wreduce.cc:455:run$6243 [40] $auto$wreduce.cc:455:run$6243 [36] $auto$wreduce.cc:455:run$6243 [32] $auto$wreduce.cc:455:run$6243 [28] $auto$wreduce.cc:455:run$6243 [24] $auto$wreduce.cc:455:run$6243 [20] $auto$wreduce.cc:455:run$6243 [16] $auto$wreduce.cc:455:run$6243 [12] $auto$wreduce.cc:455:run$6243 [8] $auto$wreduce.cc:455:run$6243 [4] }
      New connections: { $auto$wreduce.cc:455:run$6243 [59:57] $auto$wreduce.cc:455:run$6243 [55:53] $auto$wreduce.cc:455:run$6243 [51:49] $auto$wreduce.cc:455:run$6243 [47:45] $auto$wreduce.cc:455:run$6243 [43:41] $auto$wreduce.cc:455:run$6243 [39:37] $auto$wreduce.cc:455:run$6243 [35:33] $auto$wreduce.cc:455:run$6243 [31:29] $auto$wreduce.cc:455:run$6243 [27:25] $auto$wreduce.cc:455:run$6243 [23:21] $auto$wreduce.cc:455:run$6243 [19:17] $auto$wreduce.cc:455:run$6243 [15:13] $auto$wreduce.cc:455:run$6243 [11:9] $auto$wreduce.cc:455:run$6243 [7:5] $auto$wreduce.cc:455:run$6243 [3:0] } = 46'0000000000000000000000000000000000000000000000
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5800:
      Old ports: A={ 32'00000000000000000000000000000000 \cpu.reg_op2 }, B={ \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 [31] \cpu.reg_op2 }, Y=$auto$wreduce.cc:455:run$6245
      New ports: A=1'0, B=\cpu.reg_op2 [31], Y=$auto$wreduce.cc:455:run$6245 [32]
      New connections: { $auto$wreduce.cc:455:run$6245 [63:33] $auto$wreduce.cc:455:run$6245 [31:0] } = { $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] $auto$wreduce.cc:455:run$6245 [32] \cpu.reg_op2 }
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$procmux$5809:
      Old ports: A={ 32'00000000000000000000000000000000 \cpu.reg_op1 }, B={ \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 [31] \cpu.reg_op1 }, Y=$auto$wreduce.cc:455:run$6247
      New ports: A=1'0, B=\cpu.reg_op1 [31], Y=$auto$wreduce.cc:455:run$6247 [32]
      New connections: { $auto$wreduce.cc:455:run$6247 [63:33] $auto$wreduce.cc:455:run$6247 [31:0] } = { $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] $auto$wreduce.cc:455:run$6247 [32] \cpu.reg_op1 }
    Consolidated identical input bits for $mux cell $techmap\cpu.pcpi_mul.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2223$775:
      Old ports: A=6'011110, B=6'111110, Y=$auto$wreduce.cc:455:run$6250 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$6250 [5]
      New connections: $auto$wreduce.cc:455:run$6250 [4:0] = 5'11110
    Consolidated identical input bits for $pmux cell $techmap\rom.rom.$procmux$5462:
      Old ports: A=8'11101101, B=24'111010111011101100000011, Y=$techmap\rom.rom.$procmux$5462_Y
      New ports: A=5'10110, B=15'101010110100001, Y={ $techmap\rom.rom.$procmux$5462_Y [6] $techmap\rom.rom.$procmux$5462_Y [4:1] }
      New connections: { $techmap\rom.rom.$procmux$5462_Y [7] $techmap\rom.rom.$procmux$5462_Y [5] $techmap\rom.rom.$procmux$5462_Y [0] } = { $techmap\rom.rom.$procmux$5462_Y [3] $techmap\rom.rom.$procmux$5462_Y [3] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\rom.rom.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:393$962:
      Old ports: A=7'1111111, B=7'0100101, Y=$auto$wreduce.cc:455:run$6274 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$6274 [1]
      New connections: { $auto$wreduce.cc:455:run$6274 [6:2] $auto$wreduce.cc:455:run$6274 [0] } = { $auto$wreduce.cc:455:run$6274 [1] 1'1 $auto$wreduce.cc:455:run$6274 [1] $auto$wreduce.cc:455:run$6274 [1] 2'11 }
    Consolidated identical input bits for $mux cell $techmap\serial0.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1029:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial0.uart.recv_buf_data }, Y=\serial0.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial0.uart.recv_buf_data }, Y=\serial0.dat_rdata [8:0]
      New connections: \serial0.dat_rdata [31:9] = { \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] \serial0.dat_rdata [8] }
    Consolidated identical input bits for $mux cell $techmap\serial1.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1029:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial1.uart.recv_buf_data }, Y=\serial1.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial1.uart.recv_buf_data }, Y=\serial1.dat_rdata [8:0]
      New connections: \serial1.dat_rdata [31:9] = { \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] \serial1.dat_rdata [8] }
    Consolidated identical input bits for $mux cell $techmap\serial2.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1029:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial2.uart.recv_buf_data }, Y=\serial2.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial2.uart.recv_buf_data }, Y=\serial2.dat_rdata [8:0]
      New connections: \serial2.dat_rdata [31:9] = { \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] \serial2.dat_rdata [8] }
    Consolidated identical input bits for $mux cell $techmap\serial3.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1029:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial3.uart.recv_buf_data }, Y=\serial3.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial3.uart.recv_buf_data }, Y=\serial3.dat_rdata [8:0]
      New connections: \serial3.dat_rdata [31:9] = { \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] \serial3.dat_rdata [8] }
    Consolidated identical input bits for $mux cell $techmap\serial4.uart.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:26$1029:
      Old ports: A=32'11111111111111111111111111111111, B={ 24'000000000000000000000000 \serial4.uart.recv_buf_data }, Y=\serial4.dat_rdata
      New ports: A=9'111111111, B={ 1'0 \serial4.uart.recv_buf_data }, Y=\serial4.dat_rdata [8:0]
      New connections: \serial4.dat_rdata [31:9] = { \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] \serial4.dat_rdata [8] }
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$3974:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6229 [4:0] $techmap\cpu.$procmux$3978_Y 1'0 \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3974_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:455:run$6229 [4:0] $techmap\cpu.$procmux$3978_Y [4:0] \cpu.mem_rdata_latched [6:2] }, Y=$techmap\cpu.$procmux$3974_Y [4:0]
      New connections: $techmap\cpu.$procmux$3974_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4013:
      Old ports: A=$techmap\cpu.$procmux$4011_Y, B={ 1'0 \cpu.mem_rdata_latched [11:7] }, Y=$techmap\cpu.$procmux$4013_Y
      New ports: A=$techmap\cpu.$procmux$4011_Y [4:0], B=\cpu.mem_rdata_latched [11:7], Y=$techmap\cpu.$procmux$4013_Y [4:0]
      New connections: $techmap\cpu.$procmux$4013_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4030:
      Old ports: A=$techmap\cpu.$procmux$4028_Y, B={ 1'0 $auto$wreduce.cc:455:run$6223 [4:0] }, Y=$techmap\cpu.$procmux$4030_Y
      New ports: A=$techmap\cpu.$procmux$4028_Y [4:0], B=$auto$wreduce.cc:455:run$6223 [4:0], Y=$techmap\cpu.$procmux$4030_Y [4:0]
      New connections: $techmap\cpu.$procmux$4030_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\rom.rom.$procmux$5452:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$6274 [6:0] }, B={ 4'0000 \rom.rom.config_dummy }, Y=$techmap\rom.rom.$procmux$5452_Y
      New ports: A={ 1'1 $auto$wreduce.cc:455:run$6274 [1] $auto$wreduce.cc:455:run$6274 [1] 1'1 $auto$wreduce.cc:455:run$6274 [1] 1'1 }, B={ 2'00 \rom.rom.config_dummy }, Y=$techmap\rom.rom.$procmux$5452_Y [5:0]
      New connections: $techmap\rom.rom.$procmux$5452_Y [7:6] = $techmap\rom.rom.$procmux$5452_Y [5:4]
    Consolidated identical input bits for $mux cell $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053:
      Old ports: A=0, B=\serial0.dat_rdata, Y=$techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y
      New ports: A=9'000000000, B=\serial0.dat_rdata [8:0], Y=$techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8:0]
      New connections: $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [31:9] = { $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial0.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] }
    Consolidated identical input bits for $mux cell $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053:
      Old ports: A=0, B=\serial1.dat_rdata, Y=$techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y
      New ports: A=9'000000000, B=\serial1.dat_rdata [8:0], Y=$techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8:0]
      New connections: $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [31:9] = { $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial1.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] }
    Consolidated identical input bits for $mux cell $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053:
      Old ports: A=0, B=\serial2.dat_rdata, Y=$techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y
      New ports: A=9'000000000, B=\serial2.dat_rdata [8:0], Y=$techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8:0]
      New connections: $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [31:9] = { $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial2.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] }
    Consolidated identical input bits for $mux cell $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053:
      Old ports: A=0, B=\serial3.dat_rdata, Y=$techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y
      New ports: A=9'000000000, B=\serial3.dat_rdata [8:0], Y=$techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8:0]
      New connections: $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [31:9] = { $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial3.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] }
    Consolidated identical input bits for $mux cell $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053:
      Old ports: A=0, B=\serial4.dat_rdata, Y=$techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y
      New ports: A=9'000000000, B=\serial4.dat_rdata [8:0], Y=$techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8:0]
      New connections: $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [31:9] = { $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] $techmap\serial4.$ternary$/home/ohta/NextMiconIDE/Package/NextMicon/Serial/0.0.0/Serial.sv:134$1053_Y [8] }
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4015:
      Old ports: A=6'000000, B={ 1'0 $auto$wreduce.cc:455:run$6232 [4:0] 1'0 $auto$wreduce.cc:455:run$6231 [4:0] $techmap\cpu.$procmux$4013_Y }, Y=$techmap\cpu.$procmux$4015_Y
      New ports: A=5'00000, B={ $auto$wreduce.cc:455:run$6232 [4:0] $auto$wreduce.cc:455:run$6231 [4:0] $techmap\cpu.$procmux$4013_Y [4:0] }, Y=$techmap\cpu.$procmux$4015_Y [4:0]
      New connections: $techmap\cpu.$procmux$4015_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4032:
      Old ports: A=$techmap\cpu.$procmux$4030_Y, B={ 1'0 $auto$wreduce.cc:455:run$6223 [4:0] }, Y=$techmap\cpu.$procmux$4032_Y
      New ports: A=$techmap\cpu.$procmux$4030_Y [4:0], B=$auto$wreduce.cc:455:run$6223 [4:0], Y=$techmap\cpu.$procmux$4032_Y [4:0]
      New connections: $techmap\cpu.$procmux$4032_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4034:
      Old ports: A=6'000000, B={ 7'0000010 \cpu.mem_rdata_latched [11:7] 1'0 $auto$wreduce.cc:455:run$6233 [4:0] $techmap\cpu.$procmux$4032_Y }, Y=$techmap\cpu.$procmux$4034_Y
      New ports: A=5'00000, B={ 5'00001 \cpu.mem_rdata_latched [11:7] $auto$wreduce.cc:455:run$6233 [4:0] $techmap\cpu.$procmux$4032_Y [4:0] }, Y=$techmap\cpu.$procmux$4034_Y [4:0]
      New connections: $techmap\cpu.$procmux$4034_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $pmux cell $techmap\cpu.$procmux$4023:
      Old ports: A=6'000000, B={ 1'0 $techmap\cpu.$procmux$4046_Y [4:0] $techmap\cpu.$procmux$4034_Y 1'0 $techmap\cpu.$procmux$4015_Y [4:0] }, Y=$techmap\cpu.$procmux$4023_Y
      New ports: A=5'00000, B={ $techmap\cpu.$procmux$4046_Y [4:0] $techmap\cpu.$procmux$4034_Y [4:0] $techmap\cpu.$procmux$4015_Y [4:0] }, Y=$techmap\cpu.$procmux$4023_Y [4:0]
      New connections: $techmap\cpu.$procmux$4023_Y [5] = 1'0
  Optimizing cells in module \hardware.
    Consolidated identical input bits for $mux cell $techmap\cpu.$procmux$4050:
      Old ports: A={ 1'0 \cpu.mem_rdata_latched [11:7] }, B=$techmap\cpu.$procmux$4023_Y, Y=$techmap\cpu.$procmux$4050_Y
      New ports: A=\cpu.mem_rdata_latched [11:7], B=$techmap\cpu.$procmux$4023_Y [4:0], Y=$techmap\cpu.$procmux$4050_Y [4:0]
      New connections: $techmap\cpu.$procmux$4050_Y [5] = 1'0
  Optimizing cells in module \hardware.
Performed a total of 53 changes.

20.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

20.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

20.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 6 unused cells and 18 unused wires.
<suppressed ~8 debug messages>

20.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.29.9. Rerunning OPT passes. (Maybe there is more to do..)

20.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hardware..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~342 debug messages>

20.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hardware.
Performed a total of 0 changes.

20.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

20.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.29.16. Finished OPT passes. (There is nothing left to do.)

20.30. Executing TECHMAP pass (map to technology primitives).

20.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

20.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=4\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=2\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=3\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=24\Y_WIDTH=25 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=1\Y_WIDTH=7 for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \cpu.pcpi_mul.rd [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [39:36] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [55:52] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [55:52] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [55:52] (4 bits, unsigned)
Using extmapper simplemap for cells of type $xor.
  add \cpu.pcpi_mul.rd [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [63:60] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [15:12] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [23:20] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [27:24] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [11:8] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [59:56] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [51:48] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [47:44] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [3:0] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [35:32] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [35:32] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [35:32] (4 bits, unsigned)
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$9b74a473ccd678a23e1df4cc12019cbbece20051\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=0\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=63\Y_WIDTH=63 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
  add \cpu.pcpi_mul.rd [19:16] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [19:16] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [19:16] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [43:40] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [43:40] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [43:40] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [7:4] (4 bits, unsigned)
  add \cpu.pcpi_mul.rd [31:28] (4 bits, unsigned)
  add \cpu.pcpi_mul.this_rs2 [31:28] (4 bits, unsigned)
  add \cpu.pcpi_mul.rdx [31:28] (4 bits, unsigned)
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=4 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
No more expansions possible.
<suppressed ~5369 debug messages>

20.31. Executing ICE40_OPT pass (performing simple optimizations).

20.31.1. Running ICE40 specific optimizations.

20.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~4564 debug messages>

20.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~6771 debug messages>
Removed a total of 2257 cells.

20.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

20.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 1564 unused cells and 4847 unused wires.
<suppressed ~1565 debug messages>

20.31.6. Rerunning OPT passes. (Removed registers in this run.)

20.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6439.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6460.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6487.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6514.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6541.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6579.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6582.slice[0].carry: CO=\cpu.count_cycle [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6585.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6588.slice[0].carry: CO=\cpu.count_instr [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$6603.C [3]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$6606.C [3]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6626.slice[0].carry: CO=\cpu.pcpi_timeout_counter [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6629.slice[0].carry: CO=\cpu.timer [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6638.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6638.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6641.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6609.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6644.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6644.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6647.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$6647.BB [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6653.slice[0].carry: CO=\serial4.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6656.slice[0].carry: CO=\serial4.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6659.slice[0].carry: CO=\serial4.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6662.slice[0].carry: CO=\serial4.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6665.slice[0].carry: CO=\serial3.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6668.slice[0].carry: CO=\serial3.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6671.slice[0].carry: CO=\serial3.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6674.slice[0].carry: CO=\serial3.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6677.slice[0].carry: CO=\serial2.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6680.slice[0].carry: CO=\serial2.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6683.slice[0].carry: CO=\serial2.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6686.slice[0].carry: CO=\serial2.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6689.slice[0].carry: CO=\serial1.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6692.slice[0].carry: CO=\serial1.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6695.slice[0].carry: CO=\serial1.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6698.slice[0].carry: CO=\serial1.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6701.slice[0].carry: CO=\cpu.pcpi_mul.mul_counter [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6713.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6716.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6722.slice[0].carry: CO=\serial0.uart.recv_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6725.slice[0].carry: CO=\serial0.uart.recv_state [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6728.slice[0].carry: CO=\serial0.uart.send_divcnt [0]
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6731.slice[0].carry: CO=\serial0.uart.send_bitcnt [0]
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10025.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10032.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10045.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10052.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10083.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10109.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10116.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10123.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10130.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10175.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10201.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$10246.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$23618.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$24229.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$24278.slice[0].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$maccmap.cc:240:synth$24894.slice[0].carry: CO=1'0
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6579.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6582.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6585.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6588.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[4].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[4].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6626.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6629.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6638.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6641.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6644.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6647.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6653.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6656.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6659.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6662.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6665.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6668.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6671.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6674.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6677.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6680.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6683.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6686.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6689.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6692.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6695.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6698.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6701.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6713.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6716.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6722.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6725.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6728.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6731.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10025.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10032.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10045.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10052.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10083.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10109.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10116.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10123.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10130.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10175.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10201.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$10246.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$23618.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$24229.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$24278.slice[1].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$maccmap.cc:240:synth$24894.slice[1].adder back to logic.

20.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~688 debug messages>

20.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~126 debug messages>
Removed a total of 42 cells.

20.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

20.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 22 unused cells and 146 unused wires.
<suppressed ~23 debug messages>

20.31.12. Rerunning OPT passes. (Removed registers in this run.)

20.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6713.slice[1].carry: CO=1'1
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[2].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6713.slice[2].adder back to logic.

20.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~53 debug messages>

20.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

20.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

20.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 3 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

20.31.18. Rerunning OPT passes. (Removed registers in this run.)

20.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[2].carry: CO=\rom.rom.rd_addr [2]
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6603.slice[3].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6606.slice[3].adder back to logic.
Mapping SB_LUT4 cell hardware.$auto$alumacc.cc:474:replace_alu$6707.slice[3].adder back to logic.

20.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~66 debug messages>

20.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

20.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

20.31.24. Rerunning OPT passes. (Removed registers in this run.)

20.31.25. Running ICE40 specific optimizations.

20.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

20.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.31.30. Finished OPT passes. (There is nothing left to do.)

20.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

20.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module hardware:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10976 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [0] -> \cpu.mem_rdata_q [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10977 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [1] -> \cpu.mem_rdata_q [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10978 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [2] -> \cpu.mem_rdata_q [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10979 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [3] -> \cpu.mem_rdata_q [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10980 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [4] -> \cpu.mem_rdata_q [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10981 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [5] -> \cpu.mem_rdata_q [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10982 to $_DFFE_PP_ for $techmap\cpu.$0\mem_rdata_q[31:0] [6] -> \cpu.mem_rdata_q [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11008 to $_DFFE_PP_ for $techmap\cpu.$0\prefetched_high_word[0:0] -> \cpu.prefetched_high_word.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11009 to $_DFFE_PP_ for $techmap\cpu.$0\mem_la_secondword[0:0] -> \cpu.mem_la_secondword.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11010 to $_DFFE_PP_ for $techmap\cpu.$0\mem_state[1:0] [0] -> \cpu.mem_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11011 to $_DFFE_PP_ for $techmap\cpu.$0\mem_state[1:0] [1] -> \cpu.mem_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11012 to $_DFFE_PP_ for $techmap\cpu.$0\mem_valid[0:0] -> \cpu.mem_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11013 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [0] -> \cpu.mem_wstrb [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11014 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [1] -> \cpu.mem_wstrb [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11015 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [2] -> \cpu.mem_wstrb [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11016 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wstrb[3:0] [3] -> \cpu.mem_wstrb [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11017 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [0] -> \mem_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11018 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [1] -> \mem_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11019 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [2] -> \mem_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11020 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [3] -> \mem_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11021 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [4] -> \mem_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11022 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [5] -> \mem_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11023 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [6] -> \mem_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11024 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [7] -> \mem_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11025 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [8] -> \mem_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11026 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [9] -> \mem_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11027 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [10] -> \mem_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11028 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [11] -> \mem_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11029 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [12] -> \mem_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11030 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [13] -> \mem_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11031 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [14] -> \mem_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11032 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [15] -> \mem_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11033 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [16] -> \mem_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11034 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [17] -> \mem_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11035 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [18] -> \mem_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11036 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [19] -> \mem_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11037 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [20] -> \mem_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11038 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [21] -> \mem_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11039 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [22] -> \mem_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11040 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [23] -> \mem_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11041 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [24] -> \mem_addr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11042 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [25] -> \mem_addr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11043 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [26] -> \mem_addr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11044 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [27] -> \mem_addr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11045 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [28] -> \mem_addr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11046 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [29] -> \mem_addr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11047 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [30] -> \mem_addr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11048 to $_DFFE_PP_ for $techmap\cpu.$0\mem_addr[31:0] [31] -> \mem_addr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11049 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [0] -> \cpu.dbg_mem_wdata [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11050 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [1] -> \cpu.dbg_mem_wdata [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11051 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [2] -> \cpu.dbg_mem_wdata [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11052 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [3] -> \cpu.dbg_mem_wdata [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11053 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [4] -> \cpu.dbg_mem_wdata [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11054 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [5] -> \cpu.dbg_mem_wdata [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11055 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [6] -> \cpu.dbg_mem_wdata [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11056 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [7] -> \cpu.dbg_mem_wdata [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11057 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [8] -> \cpu.dbg_mem_wdata [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11058 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [9] -> \cpu.dbg_mem_wdata [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11059 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [10] -> \cpu.dbg_mem_wdata [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11060 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [11] -> \cpu.dbg_mem_wdata [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11061 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [12] -> \cpu.dbg_mem_wdata [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11062 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [13] -> \cpu.dbg_mem_wdata [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11063 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [14] -> \cpu.dbg_mem_wdata [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11064 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [15] -> \cpu.dbg_mem_wdata [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11065 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [16] -> \cpu.dbg_mem_wdata [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11066 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [17] -> \cpu.dbg_mem_wdata [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11067 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [18] -> \cpu.dbg_mem_wdata [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11068 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [19] -> \cpu.dbg_mem_wdata [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11069 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [20] -> \cpu.dbg_mem_wdata [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11070 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [21] -> \cpu.dbg_mem_wdata [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11071 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [22] -> \cpu.dbg_mem_wdata [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11072 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [23] -> \cpu.dbg_mem_wdata [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11073 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [24] -> \cpu.dbg_mem_wdata [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11074 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [25] -> \cpu.dbg_mem_wdata [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11075 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [26] -> \cpu.dbg_mem_wdata [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11076 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [27] -> \cpu.dbg_mem_wdata [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11077 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [28] -> \cpu.dbg_mem_wdata [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11078 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [29] -> \cpu.dbg_mem_wdata [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11079 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [30] -> \cpu.dbg_mem_wdata [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11080 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wdata[31:0] [31] -> \cpu.dbg_mem_wdata [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11082 to $_DFFE_PP_ for $techmap\cpu.$0\is_alu_reg_reg[0:0] -> \cpu.is_alu_reg_reg.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11083 to $_DFFE_PP_ for $techmap\cpu.$0\is_alu_reg_imm[0:0] -> \cpu.is_alu_reg_imm.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11084 to $_DFFE_PP_ for $techmap\cpu.$0\is_beq_bne_blt_bge_bltu_bgeu[0:0] -> \cpu.is_beq_bne_blt_bge_bltu_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11087 to $_DFFE_PP_ for $techmap\cpu.$0\is_sb_sh_sw[0:0] -> \cpu.is_sb_sh_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11088 to $_DFFE_PP_ for $techmap\cpu.$0\is_jalr_addi_slti_sltiu_xori_ori_andi[0:0] -> \cpu.is_jalr_addi_slti_sltiu_xori_ori_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11089 to $_DFFE_PP_ for $techmap\cpu.$0\is_slli_srli_srai[0:0] -> \cpu.is_slli_srli_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11090 to $_DFFE_PP_ for $techmap\cpu.$0\is_lb_lh_lw_lbu_lhu[0:0] -> \cpu.is_lb_lh_lw_lbu_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11092 to $_DFFE_PP_ for $techmap\cpu.$0\compressed_instr[0:0] -> \cpu.compressed_instr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11093 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [0] -> \cpu.decoded_imm_uj [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11094 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [1] -> \cpu.decoded_imm_uj [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11095 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [2] -> \cpu.decoded_imm_uj [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11096 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [3] -> \cpu.decoded_imm_uj [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11097 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [4] -> \cpu.decoded_imm_uj [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11098 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [5] -> \cpu.decoded_imm_uj [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11099 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [6] -> \cpu.decoded_imm_uj [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11100 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [7] -> \cpu.decoded_imm_uj [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11101 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [8] -> \cpu.decoded_imm_uj [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11102 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [9] -> \cpu.decoded_imm_uj [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11103 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [10] -> \cpu.decoded_imm_uj [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11104 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [11] -> \cpu.decoded_imm_uj [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11105 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [12] -> \cpu.decoded_imm_uj [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11106 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [13] -> \cpu.decoded_imm_uj [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11107 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [14] -> \cpu.decoded_imm_uj [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11108 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [15] -> \cpu.decoded_imm_uj [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11109 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [16] -> \cpu.decoded_imm_uj [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11110 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [17] -> \cpu.decoded_imm_uj [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11111 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [18] -> \cpu.decoded_imm_uj [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11112 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [19] -> \cpu.decoded_imm_uj [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11113 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [20] -> \cpu.decoded_imm_uj [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11114 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [21] -> \cpu.decoded_imm_uj [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11115 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [22] -> \cpu.decoded_imm_uj [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11116 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [23] -> \cpu.decoded_imm_uj [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11117 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [24] -> \cpu.decoded_imm_uj [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11118 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [25] -> \cpu.decoded_imm_uj [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11119 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [26] -> \cpu.decoded_imm_uj [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11120 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [27] -> \cpu.decoded_imm_uj [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11121 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [28] -> \cpu.decoded_imm_uj [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11122 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [29] -> \cpu.decoded_imm_uj [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11123 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [30] -> \cpu.decoded_imm_uj [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11124 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm_uj[31:0] [31] -> \cpu.decoded_imm_uj [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11125 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [0] -> \cpu.decoded_imm [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11126 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [1] -> \cpu.decoded_imm [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11127 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [2] -> \cpu.decoded_imm [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11128 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [3] -> \cpu.decoded_imm [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11129 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [4] -> \cpu.decoded_imm [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11130 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [5] -> \cpu.decoded_imm [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11131 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [6] -> \cpu.decoded_imm [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11132 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [7] -> \cpu.decoded_imm [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11133 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [8] -> \cpu.decoded_imm [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11134 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [9] -> \cpu.decoded_imm [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11135 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [10] -> \cpu.decoded_imm [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11136 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [11] -> \cpu.decoded_imm [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11137 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [12] -> \cpu.decoded_imm [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11138 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [13] -> \cpu.decoded_imm [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11139 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [14] -> \cpu.decoded_imm [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11140 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [15] -> \cpu.decoded_imm [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11141 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [16] -> \cpu.decoded_imm [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11142 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [17] -> \cpu.decoded_imm [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11143 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [18] -> \cpu.decoded_imm [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11144 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [19] -> \cpu.decoded_imm [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11145 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [20] -> \cpu.decoded_imm [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11146 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [21] -> \cpu.decoded_imm [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11147 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [22] -> \cpu.decoded_imm [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11148 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [23] -> \cpu.decoded_imm [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11149 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [24] -> \cpu.decoded_imm [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11150 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [25] -> \cpu.decoded_imm [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11151 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [26] -> \cpu.decoded_imm [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11152 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [27] -> \cpu.decoded_imm [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11153 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [28] -> \cpu.decoded_imm [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11154 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [29] -> \cpu.decoded_imm [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11155 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [30] -> \cpu.decoded_imm [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11156 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_imm[31:0] [31] -> \cpu.decoded_imm [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11169 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [0] -> \cpu.decoded_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11170 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [1] -> \cpu.decoded_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11171 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [2] -> \cpu.decoded_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11172 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [3] -> \cpu.decoded_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11173 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [4] -> \cpu.decoded_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11174 to $_DFFE_PP_ for $techmap\cpu.$0\decoded_rd[5:0] [5] -> \cpu.decoded_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11175 to $_DFFE_PP_ for $techmap\cpu.$0\instr_timer[0:0] -> \cpu.instr_timer.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11176 to $_DFFE_PP_ for $techmap\cpu.$0\instr_waitirq[0:0] -> \cpu.instr_waitirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11177 to $_DFFE_PP_ for $techmap\cpu.$0\instr_maskirq[0:0] -> \cpu.instr_maskirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11178 to $_DFFE_PP_ for $techmap\cpu.$0\instr_retirq[0:0] -> \cpu.instr_retirq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11179 to $_DFFE_PP_ for $techmap\cpu.$0\instr_setq[0:0] -> \cpu.instr_setq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11180 to $_DFFE_PP_ for $techmap\cpu.$0\instr_getq[0:0] -> \cpu.instr_getq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11181 to $_DFFE_PP_ for $techmap\cpu.$0\instr_ecall_ebreak[0:0] -> \cpu.instr_ecall_ebreak.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11182 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdinstrh[0:0] -> \cpu.instr_rdinstrh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11183 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdinstr[0:0] -> \cpu.instr_rdinstr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11184 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdcycleh[0:0] -> \cpu.instr_rdcycleh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11185 to $_DFFE_PP_ for $techmap\cpu.$0\instr_rdcycle[0:0] -> \cpu.instr_rdcycle.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11186 to $_DFFE_PP_ for $techmap\cpu.$0\instr_and[0:0] -> \cpu.instr_and.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11187 to $_DFFE_PP_ for $techmap\cpu.$0\instr_or[0:0] -> \cpu.instr_or.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11188 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sra[0:0] -> \cpu.instr_sra.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11189 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srl[0:0] -> \cpu.instr_srl.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11190 to $_DFFE_PP_ for $techmap\cpu.$0\instr_xor[0:0] -> \cpu.instr_xor.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11191 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sltu[0:0] -> \cpu.instr_sltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11192 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slt[0:0] -> \cpu.instr_slt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11193 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sll[0:0] -> \cpu.instr_sll.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11194 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sub[0:0] -> \cpu.instr_sub.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11195 to $_DFFE_PP_ for $techmap\cpu.$0\instr_add[0:0] -> \cpu.instr_add.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11196 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srai[0:0] -> \cpu.instr_srai.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11197 to $_DFFE_PP_ for $techmap\cpu.$0\instr_srli[0:0] -> \cpu.instr_srli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11198 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slli[0:0] -> \cpu.instr_slli.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11199 to $_DFFE_PP_ for $techmap\cpu.$0\instr_andi[0:0] -> \cpu.instr_andi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11200 to $_DFFE_PP_ for $techmap\cpu.$0\instr_ori[0:0] -> \cpu.instr_ori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11201 to $_DFFE_PP_ for $techmap\cpu.$0\instr_xori[0:0] -> \cpu.instr_xori.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11202 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sltiu[0:0] -> \cpu.instr_sltiu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11203 to $_DFFE_PP_ for $techmap\cpu.$0\instr_slti[0:0] -> \cpu.instr_slti.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11204 to $_DFFE_PP_ for $techmap\cpu.$0\instr_addi[0:0] -> \cpu.instr_addi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11205 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sw[0:0] -> \cpu.instr_sw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11206 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sh[0:0] -> \cpu.instr_sh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11207 to $_DFFE_PP_ for $techmap\cpu.$0\instr_sb[0:0] -> \cpu.instr_sb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11208 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lhu[0:0] -> \cpu.instr_lhu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11209 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lbu[0:0] -> \cpu.instr_lbu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11210 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lw[0:0] -> \cpu.instr_lw.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11211 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lh[0:0] -> \cpu.instr_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11212 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lb[0:0] -> \cpu.instr_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11213 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bgeu[0:0] -> \cpu.instr_bgeu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11214 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bltu[0:0] -> \cpu.instr_bltu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11215 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bge[0:0] -> \cpu.instr_bge.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11216 to $_DFFE_PP_ for $techmap\cpu.$0\instr_blt[0:0] -> \cpu.instr_blt.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11217 to $_DFFE_PP_ for $techmap\cpu.$0\instr_bne[0:0] -> \cpu.instr_bne.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11218 to $_DFFE_PP_ for $techmap\cpu.$0\instr_beq[0:0] -> \cpu.instr_beq.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11219 to $_DFFE_PP_ for $techmap\cpu.$0\instr_jalr[0:0] -> \cpu.instr_jalr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11220 to $_DFFE_PP_ for $techmap\cpu.$0\instr_jal[0:0] -> \cpu.instr_jal.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11221 to $_DFFE_PP_ for $techmap\cpu.$0\instr_auipc[0:0] -> \cpu.instr_auipc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11222 to $_DFFE_PP_ for $techmap\cpu.$0\instr_lui[0:0] -> \cpu.instr_lui.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11223 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [0] -> \cpu.pcpi_insn [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11224 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [1] -> \cpu.pcpi_insn [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11225 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [2] -> \cpu.pcpi_insn [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11226 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [3] -> \cpu.pcpi_insn [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11227 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [4] -> \cpu.pcpi_insn [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11228 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [5] -> \cpu.pcpi_insn [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11229 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [6] -> \cpu.pcpi_insn [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11235 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [12] -> \cpu.pcpi_insn [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11236 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [13] -> \cpu.pcpi_insn [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11237 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [14] -> \cpu.pcpi_insn [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11248 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [25] -> \cpu.pcpi_insn [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11249 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [26] -> \cpu.pcpi_insn [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11250 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [27] -> \cpu.pcpi_insn [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11251 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [28] -> \cpu.pcpi_insn [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11252 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [29] -> \cpu.pcpi_insn [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11253 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [30] -> \cpu.pcpi_insn [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11254 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_insn[31:0] [31] -> \cpu.pcpi_insn [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11291 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [0] -> \cpu.pcpi_timeout_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11292 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [1] -> \cpu.pcpi_timeout_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11293 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [2] -> \cpu.pcpi_timeout_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11294 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_timeout_counter[3:0] [3] -> \cpu.pcpi_timeout_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11295 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [0] -> \cpu.latched_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11296 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [1] -> \cpu.latched_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11297 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [2] -> \cpu.latched_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11298 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [3] -> \cpu.latched_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11299 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [4] -> \cpu.latched_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11300 to $_DFFE_PP_ for $techmap\cpu.$0\latched_rd[5:0] [5] -> \cpu.latched_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11301 to $_DFFE_PP_ for $techmap\cpu.$0\latched_is_lb[0:0] -> \cpu.latched_is_lb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11302 to $_DFFE_PP_ for $techmap\cpu.$0\latched_is_lh[0:0] -> \cpu.latched_is_lh.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11303 to $_DFFE_PP_ for $techmap\cpu.$0\latched_compr[0:0] -> \cpu.latched_compr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11304 to $_DFFE_PP_ for $techmap\cpu.$0\latched_branch[0:0] -> \cpu.latched_branch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11305 to $_DFFE_PP_ for $techmap\cpu.$0\latched_stalu[0:0] -> \cpu.latched_stalu.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11306 to $_DFFE_PP_ for $techmap\cpu.$0\latched_store[0:0] -> \cpu.latched_store.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11307 to $_DFFE_PP_ for $techmap\cpu.$0\irq_state[1:0] [0] -> \cpu.irq_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11308 to $_DFFE_PP_ for $techmap\cpu.$0\irq_state[1:0] [1] -> \cpu.irq_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11311 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_wdata[0:0] -> \cpu.mem_do_wdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11312 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_rdata[0:0] -> \cpu.mem_do_rdata.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11313 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_rinst[0:0] -> \cpu.mem_do_rinst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11314 to $_DFFE_PP_ for $techmap\cpu.$0\mem_do_prefetch[0:0] -> \cpu.mem_do_prefetch.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11315 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wordsize[1:0] [0] -> \cpu.mem_wordsize [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11316 to $_DFFE_PP_ for $techmap\cpu.$0\mem_wordsize[1:0] [1] -> \cpu.mem_wordsize [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11350 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [1] -> \cpu.irq_pending [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11352 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [3] -> \cpu.irq_pending [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11353 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [4] -> \cpu.irq_pending [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11354 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [5] -> \cpu.irq_pending [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11355 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [6] -> \cpu.irq_pending [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11356 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [7] -> \cpu.irq_pending [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11357 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [8] -> \cpu.irq_pending [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11358 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [9] -> \cpu.irq_pending [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11359 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [10] -> \cpu.irq_pending [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11360 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [11] -> \cpu.irq_pending [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11361 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [12] -> \cpu.irq_pending [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11362 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [13] -> \cpu.irq_pending [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11363 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [14] -> \cpu.irq_pending [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11364 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [15] -> \cpu.irq_pending [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11365 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [16] -> \cpu.irq_pending [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11366 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [17] -> \cpu.irq_pending [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11367 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [18] -> \cpu.irq_pending [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11368 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [19] -> \cpu.irq_pending [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11369 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [20] -> \cpu.irq_pending [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11370 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [21] -> \cpu.irq_pending [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11371 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [22] -> \cpu.irq_pending [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11372 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [23] -> \cpu.irq_pending [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11373 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [24] -> \cpu.irq_pending [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11374 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [25] -> \cpu.irq_pending [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11375 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [26] -> \cpu.irq_pending [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11376 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [27] -> \cpu.irq_pending [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11377 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [28] -> \cpu.irq_pending [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11378 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [29] -> \cpu.irq_pending [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11379 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [30] -> \cpu.irq_pending [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11380 to $_DFFE_PP_ for $techmap\cpu.$0\irq_pending[31:0] [31] -> \cpu.irq_pending [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11381 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [0] -> \cpu.irq_mask [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11382 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [1] -> \cpu.irq_mask [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11383 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [2] -> \cpu.irq_mask [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11384 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [3] -> \cpu.irq_mask [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11385 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [4] -> \cpu.irq_mask [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11386 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [5] -> \cpu.irq_mask [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11387 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [6] -> \cpu.irq_mask [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11388 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [7] -> \cpu.irq_mask [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11389 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [8] -> \cpu.irq_mask [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11390 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [9] -> \cpu.irq_mask [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11391 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [10] -> \cpu.irq_mask [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11392 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [11] -> \cpu.irq_mask [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11393 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [12] -> \cpu.irq_mask [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11394 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [13] -> \cpu.irq_mask [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11395 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [14] -> \cpu.irq_mask [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11396 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [15] -> \cpu.irq_mask [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11397 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [16] -> \cpu.irq_mask [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11398 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [17] -> \cpu.irq_mask [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11399 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [18] -> \cpu.irq_mask [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11400 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [19] -> \cpu.irq_mask [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11401 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [20] -> \cpu.irq_mask [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11402 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [21] -> \cpu.irq_mask [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11403 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [22] -> \cpu.irq_mask [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11404 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [23] -> \cpu.irq_mask [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11405 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [24] -> \cpu.irq_mask [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11406 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [25] -> \cpu.irq_mask [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11407 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [26] -> \cpu.irq_mask [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11408 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [27] -> \cpu.irq_mask [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11409 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [28] -> \cpu.irq_mask [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11410 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [29] -> \cpu.irq_mask [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11411 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [30] -> \cpu.irq_mask [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11412 to $_DFFE_PP_ for $techmap\cpu.$0\irq_mask[31:0] [31] -> \cpu.irq_mask [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11413 to $_DFFE_PP_ for $techmap\cpu.$0\irq_active[0:0] -> \cpu.irq_active.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11414 to $_DFFE_PP_ for $techmap\cpu.$0\irq_delay[0:0] -> \cpu.irq_delay.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11447 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [0] -> \cpu.reg_op2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11448 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [1] -> \cpu.reg_op2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11449 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [2] -> \cpu.reg_op2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11450 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [3] -> \cpu.reg_op2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11451 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [4] -> \cpu.reg_op2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11452 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [5] -> \cpu.reg_op2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11453 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [6] -> \cpu.reg_op2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11454 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [7] -> \cpu.reg_op2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11455 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [8] -> \cpu.reg_op2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11456 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [9] -> \cpu.reg_op2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11457 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [10] -> \cpu.reg_op2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11458 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [11] -> \cpu.reg_op2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11459 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [12] -> \cpu.reg_op2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11460 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [13] -> \cpu.reg_op2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11461 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [14] -> \cpu.reg_op2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11462 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [15] -> \cpu.reg_op2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11463 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [16] -> \cpu.reg_op2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11464 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [17] -> \cpu.reg_op2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11465 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [18] -> \cpu.reg_op2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11466 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [19] -> \cpu.reg_op2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11467 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [20] -> \cpu.reg_op2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11468 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [21] -> \cpu.reg_op2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11469 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [22] -> \cpu.reg_op2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11470 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [23] -> \cpu.reg_op2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11471 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [24] -> \cpu.reg_op2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11472 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [25] -> \cpu.reg_op2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11473 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [26] -> \cpu.reg_op2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11474 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [27] -> \cpu.reg_op2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11475 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [28] -> \cpu.reg_op2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11476 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [29] -> \cpu.reg_op2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11477 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [30] -> \cpu.reg_op2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11478 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op2[31:0] [31] -> \cpu.reg_op2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11479 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [0] -> \cpu.reg_op1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11480 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [1] -> \cpu.reg_op1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11481 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [2] -> \cpu.reg_op1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11482 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [3] -> \cpu.reg_op1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11483 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [4] -> \cpu.reg_op1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11484 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [5] -> \cpu.reg_op1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11485 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [6] -> \cpu.reg_op1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11486 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [7] -> \cpu.reg_op1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11487 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [8] -> \cpu.reg_op1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11488 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [9] -> \cpu.reg_op1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11489 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [10] -> \cpu.reg_op1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11490 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [11] -> \cpu.reg_op1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11491 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [12] -> \cpu.reg_op1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11492 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [13] -> \cpu.reg_op1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11493 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [14] -> \cpu.reg_op1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11494 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [15] -> \cpu.reg_op1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11495 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [16] -> \cpu.reg_op1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11496 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [17] -> \cpu.reg_op1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11497 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [18] -> \cpu.reg_op1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11498 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [19] -> \cpu.reg_op1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11499 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [20] -> \cpu.reg_op1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11500 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [21] -> \cpu.reg_op1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11501 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [22] -> \cpu.reg_op1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11502 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [23] -> \cpu.reg_op1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11503 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [24] -> \cpu.reg_op1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11504 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [25] -> \cpu.reg_op1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11505 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [26] -> \cpu.reg_op1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11506 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [27] -> \cpu.reg_op1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11507 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [28] -> \cpu.reg_op1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11508 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [29] -> \cpu.reg_op1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11509 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [30] -> \cpu.reg_op1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11510 to $_DFFE_PP_ for $techmap\cpu.$0\reg_op1[31:0] [31] -> \cpu.reg_op1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11511 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [0] -> \cpu.reg_next_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11512 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [1] -> \cpu.reg_next_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11513 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [2] -> \cpu.reg_next_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11514 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [3] -> \cpu.reg_next_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11515 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [4] -> \cpu.reg_next_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11516 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [5] -> \cpu.reg_next_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11517 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [6] -> \cpu.reg_next_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11518 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [7] -> \cpu.reg_next_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11519 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [8] -> \cpu.reg_next_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11520 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [9] -> \cpu.reg_next_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11521 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [10] -> \cpu.reg_next_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11522 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [11] -> \cpu.reg_next_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11523 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [12] -> \cpu.reg_next_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11524 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [13] -> \cpu.reg_next_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11525 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [14] -> \cpu.reg_next_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11526 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [15] -> \cpu.reg_next_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11527 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [16] -> \cpu.reg_next_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11528 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [17] -> \cpu.reg_next_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11529 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [18] -> \cpu.reg_next_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11530 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [19] -> \cpu.reg_next_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11531 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [20] -> \cpu.reg_next_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11532 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [21] -> \cpu.reg_next_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11533 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [22] -> \cpu.reg_next_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11534 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [23] -> \cpu.reg_next_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11535 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [24] -> \cpu.reg_next_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11536 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [25] -> \cpu.reg_next_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11537 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [26] -> \cpu.reg_next_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11538 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [27] -> \cpu.reg_next_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11539 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [28] -> \cpu.reg_next_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11540 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [29] -> \cpu.reg_next_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11541 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [30] -> \cpu.reg_next_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11542 to $_DFFE_PP_ for $techmap\cpu.$0\reg_next_pc[31:0] [31] -> \cpu.reg_next_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11543 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [0] -> \cpu.reg_pc [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11544 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [1] -> \cpu.reg_pc [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11545 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [2] -> \cpu.reg_pc [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11546 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [3] -> \cpu.reg_pc [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11547 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [4] -> \cpu.reg_pc [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11548 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [5] -> \cpu.reg_pc [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11549 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [6] -> \cpu.reg_pc [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11550 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [7] -> \cpu.reg_pc [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11551 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [8] -> \cpu.reg_pc [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11552 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [9] -> \cpu.reg_pc [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11553 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [10] -> \cpu.reg_pc [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11554 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [11] -> \cpu.reg_pc [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11555 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [12] -> \cpu.reg_pc [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11556 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [13] -> \cpu.reg_pc [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11557 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [14] -> \cpu.reg_pc [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11558 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [15] -> \cpu.reg_pc [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11559 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [16] -> \cpu.reg_pc [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11560 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [17] -> \cpu.reg_pc [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11561 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [18] -> \cpu.reg_pc [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11562 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [19] -> \cpu.reg_pc [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11563 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [20] -> \cpu.reg_pc [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11564 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [21] -> \cpu.reg_pc [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11565 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [22] -> \cpu.reg_pc [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11566 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [23] -> \cpu.reg_pc [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11567 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [24] -> \cpu.reg_pc [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11568 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [25] -> \cpu.reg_pc [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11569 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [26] -> \cpu.reg_pc [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11570 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [27] -> \cpu.reg_pc [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11571 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [28] -> \cpu.reg_pc [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11572 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [29] -> \cpu.reg_pc [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11573 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [30] -> \cpu.reg_pc [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11574 to $_DFFE_PP_ for $techmap\cpu.$0\reg_pc[31:0] [31] -> \cpu.reg_pc [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11575 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [0] -> \cpu.count_instr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11576 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [1] -> \cpu.count_instr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11577 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [2] -> \cpu.count_instr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11578 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [3] -> \cpu.count_instr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11579 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [4] -> \cpu.count_instr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11580 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [5] -> \cpu.count_instr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11581 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [6] -> \cpu.count_instr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11582 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [7] -> \cpu.count_instr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11583 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [8] -> \cpu.count_instr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11584 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [9] -> \cpu.count_instr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11585 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [10] -> \cpu.count_instr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11586 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [11] -> \cpu.count_instr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11587 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [12] -> \cpu.count_instr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11588 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [13] -> \cpu.count_instr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11589 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [14] -> \cpu.count_instr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11590 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [15] -> \cpu.count_instr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11591 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [16] -> \cpu.count_instr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11592 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [17] -> \cpu.count_instr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11593 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [18] -> \cpu.count_instr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11594 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [19] -> \cpu.count_instr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11595 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [20] -> \cpu.count_instr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11596 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [21] -> \cpu.count_instr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11597 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [22] -> \cpu.count_instr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11598 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [23] -> \cpu.count_instr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11599 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [24] -> \cpu.count_instr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11600 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [25] -> \cpu.count_instr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11601 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [26] -> \cpu.count_instr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11602 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [27] -> \cpu.count_instr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11603 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [28] -> \cpu.count_instr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11604 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [29] -> \cpu.count_instr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11605 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [30] -> \cpu.count_instr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11606 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [31] -> \cpu.count_instr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11607 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [32] -> \cpu.count_instr [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11608 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [33] -> \cpu.count_instr [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11609 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [34] -> \cpu.count_instr [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11610 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [35] -> \cpu.count_instr [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11611 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [36] -> \cpu.count_instr [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11612 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [37] -> \cpu.count_instr [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11613 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [38] -> \cpu.count_instr [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11614 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [39] -> \cpu.count_instr [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11615 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [40] -> \cpu.count_instr [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11616 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [41] -> \cpu.count_instr [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11617 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [42] -> \cpu.count_instr [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11618 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [43] -> \cpu.count_instr [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11619 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [44] -> \cpu.count_instr [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11620 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [45] -> \cpu.count_instr [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11621 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [46] -> \cpu.count_instr [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11622 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [47] -> \cpu.count_instr [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11623 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [48] -> \cpu.count_instr [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11624 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [49] -> \cpu.count_instr [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11625 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [50] -> \cpu.count_instr [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11626 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [51] -> \cpu.count_instr [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11627 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [52] -> \cpu.count_instr [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11628 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [53] -> \cpu.count_instr [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11629 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [54] -> \cpu.count_instr [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11630 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [55] -> \cpu.count_instr [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11631 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [56] -> \cpu.count_instr [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11632 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [57] -> \cpu.count_instr [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11633 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [58] -> \cpu.count_instr [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11634 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [59] -> \cpu.count_instr [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11635 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [60] -> \cpu.count_instr [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11636 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [61] -> \cpu.count_instr [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11637 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [62] -> \cpu.count_instr [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11638 to $_DFFE_PP_ for $techmap\cpu.$0\count_instr[63:0] [63] -> \cpu.count_instr [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11640 to $_DFFE_PP_ for $techmap\cpu.$0\count_cycle[63:0] [1] -> \cpu.count_cycle [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$11703 to $_DFFE_PP_ for $techmap\cpu.$0\pcpi_valid[0:0] -> \cpu.pcpi_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18322 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [0] -> \cpu.pcpi_div.quotient_msk [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18323 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [1] -> \cpu.pcpi_div.quotient_msk [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18324 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [2] -> \cpu.pcpi_div.quotient_msk [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18325 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [3] -> \cpu.pcpi_div.quotient_msk [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18326 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [4] -> \cpu.pcpi_div.quotient_msk [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18327 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [5] -> \cpu.pcpi_div.quotient_msk [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18328 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [6] -> \cpu.pcpi_div.quotient_msk [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18329 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [7] -> \cpu.pcpi_div.quotient_msk [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18330 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [8] -> \cpu.pcpi_div.quotient_msk [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18331 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [9] -> \cpu.pcpi_div.quotient_msk [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18332 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [10] -> \cpu.pcpi_div.quotient_msk [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18333 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [11] -> \cpu.pcpi_div.quotient_msk [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18334 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [12] -> \cpu.pcpi_div.quotient_msk [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18335 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [13] -> \cpu.pcpi_div.quotient_msk [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18336 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [14] -> \cpu.pcpi_div.quotient_msk [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18337 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [15] -> \cpu.pcpi_div.quotient_msk [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18338 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [16] -> \cpu.pcpi_div.quotient_msk [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18339 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [17] -> \cpu.pcpi_div.quotient_msk [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18340 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [18] -> \cpu.pcpi_div.quotient_msk [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18341 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [19] -> \cpu.pcpi_div.quotient_msk [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18342 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [20] -> \cpu.pcpi_div.quotient_msk [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18343 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [21] -> \cpu.pcpi_div.quotient_msk [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18344 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [22] -> \cpu.pcpi_div.quotient_msk [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18345 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [23] -> \cpu.pcpi_div.quotient_msk [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18346 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [24] -> \cpu.pcpi_div.quotient_msk [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18347 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [25] -> \cpu.pcpi_div.quotient_msk [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18348 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [26] -> \cpu.pcpi_div.quotient_msk [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18349 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [27] -> \cpu.pcpi_div.quotient_msk [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18350 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [28] -> \cpu.pcpi_div.quotient_msk [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18351 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [29] -> \cpu.pcpi_div.quotient_msk [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18352 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [30] -> \cpu.pcpi_div.quotient_msk [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18353 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient_msk[31:0] [31] -> \cpu.pcpi_div.quotient_msk [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18447 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\outsign[0:0] -> \cpu.pcpi_div.outsign.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18448 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\running[0:0] -> \cpu.pcpi_div.running.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18449 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [0] -> \cpu.pcpi_div.quotient [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18450 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [1] -> \cpu.pcpi_div.quotient [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18451 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [2] -> \cpu.pcpi_div.quotient [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18452 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [3] -> \cpu.pcpi_div.quotient [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18453 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [4] -> \cpu.pcpi_div.quotient [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18454 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [5] -> \cpu.pcpi_div.quotient [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18455 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [6] -> \cpu.pcpi_div.quotient [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18456 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [7] -> \cpu.pcpi_div.quotient [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18457 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [8] -> \cpu.pcpi_div.quotient [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18458 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [9] -> \cpu.pcpi_div.quotient [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18459 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [10] -> \cpu.pcpi_div.quotient [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18460 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [11] -> \cpu.pcpi_div.quotient [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18461 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [12] -> \cpu.pcpi_div.quotient [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18462 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [13] -> \cpu.pcpi_div.quotient [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18463 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [14] -> \cpu.pcpi_div.quotient [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18464 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [15] -> \cpu.pcpi_div.quotient [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18465 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [16] -> \cpu.pcpi_div.quotient [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18466 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [17] -> \cpu.pcpi_div.quotient [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18467 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [18] -> \cpu.pcpi_div.quotient [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18468 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [19] -> \cpu.pcpi_div.quotient [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18469 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [20] -> \cpu.pcpi_div.quotient [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18470 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [21] -> \cpu.pcpi_div.quotient [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18471 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [22] -> \cpu.pcpi_div.quotient [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18472 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [23] -> \cpu.pcpi_div.quotient [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18473 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [24] -> \cpu.pcpi_div.quotient [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18474 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [25] -> \cpu.pcpi_div.quotient [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18475 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [26] -> \cpu.pcpi_div.quotient [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18476 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [27] -> \cpu.pcpi_div.quotient [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18477 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [28] -> \cpu.pcpi_div.quotient [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18478 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [29] -> \cpu.pcpi_div.quotient [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18479 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [30] -> \cpu.pcpi_div.quotient [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18480 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\quotient[31:0] [31] -> \cpu.pcpi_div.quotient [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18481 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [0] -> \cpu.pcpi_div.divisor [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18482 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [1] -> \cpu.pcpi_div.divisor [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18483 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [2] -> \cpu.pcpi_div.divisor [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18484 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [3] -> \cpu.pcpi_div.divisor [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18485 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [4] -> \cpu.pcpi_div.divisor [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18486 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [5] -> \cpu.pcpi_div.divisor [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18487 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [6] -> \cpu.pcpi_div.divisor [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18488 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [7] -> \cpu.pcpi_div.divisor [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18489 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [8] -> \cpu.pcpi_div.divisor [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18490 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [9] -> \cpu.pcpi_div.divisor [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18491 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [10] -> \cpu.pcpi_div.divisor [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18492 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [11] -> \cpu.pcpi_div.divisor [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18493 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [12] -> \cpu.pcpi_div.divisor [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18494 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [13] -> \cpu.pcpi_div.divisor [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18495 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [14] -> \cpu.pcpi_div.divisor [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18496 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [15] -> \cpu.pcpi_div.divisor [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18497 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [16] -> \cpu.pcpi_div.divisor [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18498 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [17] -> \cpu.pcpi_div.divisor [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18499 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [18] -> \cpu.pcpi_div.divisor [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18500 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [19] -> \cpu.pcpi_div.divisor [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18501 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [20] -> \cpu.pcpi_div.divisor [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18502 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [21] -> \cpu.pcpi_div.divisor [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18503 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [22] -> \cpu.pcpi_div.divisor [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18504 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [23] -> \cpu.pcpi_div.divisor [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18505 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [24] -> \cpu.pcpi_div.divisor [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18506 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [25] -> \cpu.pcpi_div.divisor [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18507 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [26] -> \cpu.pcpi_div.divisor [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18508 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [27] -> \cpu.pcpi_div.divisor [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18509 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [28] -> \cpu.pcpi_div.divisor [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18510 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [29] -> \cpu.pcpi_div.divisor [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18511 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [30] -> \cpu.pcpi_div.divisor [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18512 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [31] -> \cpu.pcpi_div.divisor [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18513 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [32] -> \cpu.pcpi_div.divisor [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18514 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [33] -> \cpu.pcpi_div.divisor [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18515 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [34] -> \cpu.pcpi_div.divisor [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18516 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [35] -> \cpu.pcpi_div.divisor [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18517 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [36] -> \cpu.pcpi_div.divisor [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18518 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [37] -> \cpu.pcpi_div.divisor [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18519 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [38] -> \cpu.pcpi_div.divisor [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18520 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [39] -> \cpu.pcpi_div.divisor [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18521 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [40] -> \cpu.pcpi_div.divisor [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18522 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [41] -> \cpu.pcpi_div.divisor [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18523 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [42] -> \cpu.pcpi_div.divisor [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18524 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [43] -> \cpu.pcpi_div.divisor [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18525 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [44] -> \cpu.pcpi_div.divisor [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18526 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [45] -> \cpu.pcpi_div.divisor [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18527 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [46] -> \cpu.pcpi_div.divisor [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18528 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [47] -> \cpu.pcpi_div.divisor [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18529 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [48] -> \cpu.pcpi_div.divisor [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18530 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [49] -> \cpu.pcpi_div.divisor [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18531 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [50] -> \cpu.pcpi_div.divisor [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18532 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [51] -> \cpu.pcpi_div.divisor [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18533 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [52] -> \cpu.pcpi_div.divisor [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18534 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [53] -> \cpu.pcpi_div.divisor [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18535 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [54] -> \cpu.pcpi_div.divisor [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18536 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [55] -> \cpu.pcpi_div.divisor [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18537 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [56] -> \cpu.pcpi_div.divisor [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18538 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [57] -> \cpu.pcpi_div.divisor [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18539 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [58] -> \cpu.pcpi_div.divisor [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18540 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [59] -> \cpu.pcpi_div.divisor [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18541 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [60] -> \cpu.pcpi_div.divisor [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18542 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [61] -> \cpu.pcpi_div.divisor [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18543 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\divisor[62:0] [62] -> \cpu.pcpi_div.divisor [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18544 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [0] -> \cpu.pcpi_div.dividend [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18545 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [1] -> \cpu.pcpi_div.dividend [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18546 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [2] -> \cpu.pcpi_div.dividend [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18547 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [3] -> \cpu.pcpi_div.dividend [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18548 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [4] -> \cpu.pcpi_div.dividend [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18549 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [5] -> \cpu.pcpi_div.dividend [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18550 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [6] -> \cpu.pcpi_div.dividend [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18551 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [7] -> \cpu.pcpi_div.dividend [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18552 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [8] -> \cpu.pcpi_div.dividend [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18553 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [9] -> \cpu.pcpi_div.dividend [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18554 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [10] -> \cpu.pcpi_div.dividend [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18555 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [11] -> \cpu.pcpi_div.dividend [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18556 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [12] -> \cpu.pcpi_div.dividend [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18557 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [13] -> \cpu.pcpi_div.dividend [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18558 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [14] -> \cpu.pcpi_div.dividend [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18559 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [15] -> \cpu.pcpi_div.dividend [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18560 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [16] -> \cpu.pcpi_div.dividend [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18561 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [17] -> \cpu.pcpi_div.dividend [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18562 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [18] -> \cpu.pcpi_div.dividend [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18563 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [19] -> \cpu.pcpi_div.dividend [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18564 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [20] -> \cpu.pcpi_div.dividend [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18565 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [21] -> \cpu.pcpi_div.dividend [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18566 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [22] -> \cpu.pcpi_div.dividend [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18567 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [23] -> \cpu.pcpi_div.dividend [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18568 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [24] -> \cpu.pcpi_div.dividend [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18569 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [25] -> \cpu.pcpi_div.dividend [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18570 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [26] -> \cpu.pcpi_div.dividend [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18571 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [27] -> \cpu.pcpi_div.dividend [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18572 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [28] -> \cpu.pcpi_div.dividend [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18573 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [29] -> \cpu.pcpi_div.dividend [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18574 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [30] -> \cpu.pcpi_div.dividend [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$18575 to $_DFFE_PP_ for $techmap\cpu.pcpi_div.$0\dividend[31:0] [31] -> \cpu.pcpi_div.dividend [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19684 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [0] -> \cpu.pcpi_mul.mul_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19685 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [1] -> \cpu.pcpi_mul.mul_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19686 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [2] -> \cpu.pcpi_mul.mul_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19687 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [3] -> \cpu.pcpi_mul.mul_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19688 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [4] -> \cpu.pcpi_mul.mul_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19689 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [5] -> \cpu.pcpi_mul.mul_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19690 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\mul_counter[6:0] [6] -> \cpu.pcpi_mul.mul_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19699 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [0] -> \cpu.pcpi_mul.rdx [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19700 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [1] -> \cpu.pcpi_mul.rdx [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19701 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [2] -> \cpu.pcpi_mul.rdx [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19702 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [3] -> \cpu.pcpi_mul.rdx [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19703 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [4] -> \cpu.pcpi_mul.rdx [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19704 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [5] -> \cpu.pcpi_mul.rdx [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19705 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [6] -> \cpu.pcpi_mul.rdx [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19706 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [7] -> \cpu.pcpi_mul.rdx [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19707 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [8] -> \cpu.pcpi_mul.rdx [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19708 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [9] -> \cpu.pcpi_mul.rdx [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19709 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [10] -> \cpu.pcpi_mul.rdx [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19710 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [11] -> \cpu.pcpi_mul.rdx [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19711 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [12] -> \cpu.pcpi_mul.rdx [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19712 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [13] -> \cpu.pcpi_mul.rdx [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19713 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [14] -> \cpu.pcpi_mul.rdx [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19714 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [15] -> \cpu.pcpi_mul.rdx [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19715 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [16] -> \cpu.pcpi_mul.rdx [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19716 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [17] -> \cpu.pcpi_mul.rdx [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19717 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [18] -> \cpu.pcpi_mul.rdx [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19718 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [19] -> \cpu.pcpi_mul.rdx [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19719 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [20] -> \cpu.pcpi_mul.rdx [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19720 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [21] -> \cpu.pcpi_mul.rdx [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19721 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [22] -> \cpu.pcpi_mul.rdx [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19722 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [23] -> \cpu.pcpi_mul.rdx [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19723 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [24] -> \cpu.pcpi_mul.rdx [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19724 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [25] -> \cpu.pcpi_mul.rdx [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19725 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [26] -> \cpu.pcpi_mul.rdx [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19726 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [27] -> \cpu.pcpi_mul.rdx [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19727 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [28] -> \cpu.pcpi_mul.rdx [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19728 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [29] -> \cpu.pcpi_mul.rdx [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19729 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [30] -> \cpu.pcpi_mul.rdx [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19730 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [31] -> \cpu.pcpi_mul.rdx [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19731 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [32] -> \cpu.pcpi_mul.rdx [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19732 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [33] -> \cpu.pcpi_mul.rdx [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19733 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [34] -> \cpu.pcpi_mul.rdx [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19734 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [35] -> \cpu.pcpi_mul.rdx [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19735 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [36] -> \cpu.pcpi_mul.rdx [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19736 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [37] -> \cpu.pcpi_mul.rdx [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19737 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [38] -> \cpu.pcpi_mul.rdx [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19738 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [39] -> \cpu.pcpi_mul.rdx [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19739 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [40] -> \cpu.pcpi_mul.rdx [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19740 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [41] -> \cpu.pcpi_mul.rdx [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19741 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [42] -> \cpu.pcpi_mul.rdx [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19742 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [43] -> \cpu.pcpi_mul.rdx [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19743 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [44] -> \cpu.pcpi_mul.rdx [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19744 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [45] -> \cpu.pcpi_mul.rdx [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19745 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [46] -> \cpu.pcpi_mul.rdx [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19746 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [47] -> \cpu.pcpi_mul.rdx [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19747 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [48] -> \cpu.pcpi_mul.rdx [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19748 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [49] -> \cpu.pcpi_mul.rdx [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19749 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [50] -> \cpu.pcpi_mul.rdx [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19750 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [51] -> \cpu.pcpi_mul.rdx [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19751 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [52] -> \cpu.pcpi_mul.rdx [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19752 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [53] -> \cpu.pcpi_mul.rdx [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19753 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [54] -> \cpu.pcpi_mul.rdx [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19754 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [55] -> \cpu.pcpi_mul.rdx [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19755 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [56] -> \cpu.pcpi_mul.rdx [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19756 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [57] -> \cpu.pcpi_mul.rdx [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19757 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [58] -> \cpu.pcpi_mul.rdx [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19758 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [59] -> \cpu.pcpi_mul.rdx [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19759 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [60] -> \cpu.pcpi_mul.rdx [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19760 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [61] -> \cpu.pcpi_mul.rdx [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19761 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [62] -> \cpu.pcpi_mul.rdx [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19762 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rdx[63:0] [63] -> \cpu.pcpi_mul.rdx [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19763 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [0] -> \cpu.pcpi_mul.rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19764 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [1] -> \cpu.pcpi_mul.rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19765 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [2] -> \cpu.pcpi_mul.rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19766 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [3] -> \cpu.pcpi_mul.rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19767 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [4] -> \cpu.pcpi_mul.rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19768 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [5] -> \cpu.pcpi_mul.rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19769 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [6] -> \cpu.pcpi_mul.rd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19770 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [7] -> \cpu.pcpi_mul.rd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19771 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [8] -> \cpu.pcpi_mul.rd [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19772 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [9] -> \cpu.pcpi_mul.rd [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19773 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [10] -> \cpu.pcpi_mul.rd [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19774 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [11] -> \cpu.pcpi_mul.rd [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19775 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [12] -> \cpu.pcpi_mul.rd [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19776 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [13] -> \cpu.pcpi_mul.rd [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19777 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [14] -> \cpu.pcpi_mul.rd [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19778 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [15] -> \cpu.pcpi_mul.rd [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19779 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [16] -> \cpu.pcpi_mul.rd [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19780 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [17] -> \cpu.pcpi_mul.rd [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19781 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [18] -> \cpu.pcpi_mul.rd [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19782 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [19] -> \cpu.pcpi_mul.rd [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19783 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [20] -> \cpu.pcpi_mul.rd [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19784 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [21] -> \cpu.pcpi_mul.rd [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19785 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [22] -> \cpu.pcpi_mul.rd [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19786 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [23] -> \cpu.pcpi_mul.rd [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19787 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [24] -> \cpu.pcpi_mul.rd [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19788 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [25] -> \cpu.pcpi_mul.rd [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19789 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [26] -> \cpu.pcpi_mul.rd [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19790 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [27] -> \cpu.pcpi_mul.rd [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19791 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [28] -> \cpu.pcpi_mul.rd [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19792 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [29] -> \cpu.pcpi_mul.rd [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19793 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [30] -> \cpu.pcpi_mul.rd [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19794 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [31] -> \cpu.pcpi_mul.rd [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19795 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [32] -> \cpu.pcpi_mul.rd [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19796 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [33] -> \cpu.pcpi_mul.rd [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19797 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [34] -> \cpu.pcpi_mul.rd [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19798 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [35] -> \cpu.pcpi_mul.rd [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19799 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [36] -> \cpu.pcpi_mul.rd [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19800 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [37] -> \cpu.pcpi_mul.rd [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19801 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [38] -> \cpu.pcpi_mul.rd [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19802 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [39] -> \cpu.pcpi_mul.rd [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19803 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [40] -> \cpu.pcpi_mul.rd [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19804 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [41] -> \cpu.pcpi_mul.rd [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19805 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [42] -> \cpu.pcpi_mul.rd [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19806 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [43] -> \cpu.pcpi_mul.rd [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19807 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [44] -> \cpu.pcpi_mul.rd [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19808 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [45] -> \cpu.pcpi_mul.rd [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19809 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [46] -> \cpu.pcpi_mul.rd [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19810 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [47] -> \cpu.pcpi_mul.rd [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19811 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [48] -> \cpu.pcpi_mul.rd [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19812 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [49] -> \cpu.pcpi_mul.rd [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19813 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [50] -> \cpu.pcpi_mul.rd [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19814 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [51] -> \cpu.pcpi_mul.rd [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19815 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [52] -> \cpu.pcpi_mul.rd [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19816 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [53] -> \cpu.pcpi_mul.rd [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19817 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [54] -> \cpu.pcpi_mul.rd [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19818 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [55] -> \cpu.pcpi_mul.rd [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19819 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [56] -> \cpu.pcpi_mul.rd [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19820 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [57] -> \cpu.pcpi_mul.rd [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19821 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [58] -> \cpu.pcpi_mul.rd [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19822 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [59] -> \cpu.pcpi_mul.rd [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19823 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [60] -> \cpu.pcpi_mul.rd [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19824 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [61] -> \cpu.pcpi_mul.rd [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19825 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [62] -> \cpu.pcpi_mul.rd [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19826 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rd[63:0] [63] -> \cpu.pcpi_mul.rd [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19827 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [0] -> \cpu.pcpi_mul.rs2 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19828 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [1] -> \cpu.pcpi_mul.rs2 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19829 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [2] -> \cpu.pcpi_mul.rs2 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19830 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [3] -> \cpu.pcpi_mul.rs2 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19831 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [4] -> \cpu.pcpi_mul.rs2 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19832 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [5] -> \cpu.pcpi_mul.rs2 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19833 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [6] -> \cpu.pcpi_mul.rs2 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19834 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [7] -> \cpu.pcpi_mul.rs2 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19835 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [8] -> \cpu.pcpi_mul.rs2 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19836 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [9] -> \cpu.pcpi_mul.rs2 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19837 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [10] -> \cpu.pcpi_mul.rs2 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19838 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [11] -> \cpu.pcpi_mul.rs2 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19839 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [12] -> \cpu.pcpi_mul.rs2 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19840 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [13] -> \cpu.pcpi_mul.rs2 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19841 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [14] -> \cpu.pcpi_mul.rs2 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19842 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [15] -> \cpu.pcpi_mul.rs2 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19843 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [16] -> \cpu.pcpi_mul.rs2 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19844 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [17] -> \cpu.pcpi_mul.rs2 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19845 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [18] -> \cpu.pcpi_mul.rs2 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19846 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [19] -> \cpu.pcpi_mul.rs2 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19847 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [20] -> \cpu.pcpi_mul.rs2 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19848 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [21] -> \cpu.pcpi_mul.rs2 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19849 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [22] -> \cpu.pcpi_mul.rs2 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19850 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [23] -> \cpu.pcpi_mul.rs2 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19851 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [24] -> \cpu.pcpi_mul.rs2 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19852 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [25] -> \cpu.pcpi_mul.rs2 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19853 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [26] -> \cpu.pcpi_mul.rs2 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19854 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [27] -> \cpu.pcpi_mul.rs2 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19855 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [28] -> \cpu.pcpi_mul.rs2 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19856 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [29] -> \cpu.pcpi_mul.rs2 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19857 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [30] -> \cpu.pcpi_mul.rs2 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19858 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [31] -> \cpu.pcpi_mul.rs2 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19859 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [32] -> \cpu.pcpi_mul.rs2 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19860 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [33] -> \cpu.pcpi_mul.rs2 [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19861 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [34] -> \cpu.pcpi_mul.rs2 [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19862 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [35] -> \cpu.pcpi_mul.rs2 [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19863 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [36] -> \cpu.pcpi_mul.rs2 [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19864 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [37] -> \cpu.pcpi_mul.rs2 [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19865 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [38] -> \cpu.pcpi_mul.rs2 [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19866 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [39] -> \cpu.pcpi_mul.rs2 [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19867 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [40] -> \cpu.pcpi_mul.rs2 [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19868 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [41] -> \cpu.pcpi_mul.rs2 [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19869 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [42] -> \cpu.pcpi_mul.rs2 [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19870 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [43] -> \cpu.pcpi_mul.rs2 [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19871 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [44] -> \cpu.pcpi_mul.rs2 [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19872 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [45] -> \cpu.pcpi_mul.rs2 [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19873 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [46] -> \cpu.pcpi_mul.rs2 [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19874 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [47] -> \cpu.pcpi_mul.rs2 [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19875 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [48] -> \cpu.pcpi_mul.rs2 [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19876 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [49] -> \cpu.pcpi_mul.rs2 [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19877 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [50] -> \cpu.pcpi_mul.rs2 [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19878 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [51] -> \cpu.pcpi_mul.rs2 [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19879 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [52] -> \cpu.pcpi_mul.rs2 [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19880 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [53] -> \cpu.pcpi_mul.rs2 [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19881 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [54] -> \cpu.pcpi_mul.rs2 [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19882 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [55] -> \cpu.pcpi_mul.rs2 [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19883 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [56] -> \cpu.pcpi_mul.rs2 [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19884 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [57] -> \cpu.pcpi_mul.rs2 [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19885 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [58] -> \cpu.pcpi_mul.rs2 [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19886 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [59] -> \cpu.pcpi_mul.rs2 [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19887 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [60] -> \cpu.pcpi_mul.rs2 [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19888 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [61] -> \cpu.pcpi_mul.rs2 [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19889 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [62] -> \cpu.pcpi_mul.rs2 [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19890 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs2[63:0] [63] -> \cpu.pcpi_mul.rs2 [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19891 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [0] -> \cpu.pcpi_mul.rs1 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19892 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [1] -> \cpu.pcpi_mul.rs1 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19893 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [2] -> \cpu.pcpi_mul.rs1 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19894 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [3] -> \cpu.pcpi_mul.rs1 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19895 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [4] -> \cpu.pcpi_mul.rs1 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19896 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [5] -> \cpu.pcpi_mul.rs1 [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19897 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [6] -> \cpu.pcpi_mul.rs1 [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19898 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [7] -> \cpu.pcpi_mul.rs1 [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19899 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [8] -> \cpu.pcpi_mul.rs1 [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19900 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [9] -> \cpu.pcpi_mul.rs1 [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19901 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [10] -> \cpu.pcpi_mul.rs1 [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19902 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [11] -> \cpu.pcpi_mul.rs1 [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19903 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [12] -> \cpu.pcpi_mul.rs1 [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19904 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [13] -> \cpu.pcpi_mul.rs1 [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19905 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [14] -> \cpu.pcpi_mul.rs1 [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19906 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [15] -> \cpu.pcpi_mul.rs1 [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19907 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [16] -> \cpu.pcpi_mul.rs1 [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19908 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [17] -> \cpu.pcpi_mul.rs1 [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19909 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [18] -> \cpu.pcpi_mul.rs1 [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19910 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [19] -> \cpu.pcpi_mul.rs1 [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19911 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [20] -> \cpu.pcpi_mul.rs1 [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19912 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [21] -> \cpu.pcpi_mul.rs1 [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19913 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [22] -> \cpu.pcpi_mul.rs1 [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19914 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [23] -> \cpu.pcpi_mul.rs1 [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19915 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [24] -> \cpu.pcpi_mul.rs1 [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19916 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [25] -> \cpu.pcpi_mul.rs1 [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19917 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [26] -> \cpu.pcpi_mul.rs1 [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19918 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [27] -> \cpu.pcpi_mul.rs1 [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19919 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [28] -> \cpu.pcpi_mul.rs1 [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19920 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [29] -> \cpu.pcpi_mul.rs1 [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19921 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [30] -> \cpu.pcpi_mul.rs1 [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19922 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [31] -> \cpu.pcpi_mul.rs1 [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19923 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [32] -> \cpu.pcpi_mul.rs1 [32].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19924 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [33] -> \cpu.pcpi_mul.rs1 [33].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19925 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [34] -> \cpu.pcpi_mul.rs1 [34].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19926 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [35] -> \cpu.pcpi_mul.rs1 [35].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19927 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [36] -> \cpu.pcpi_mul.rs1 [36].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19928 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [37] -> \cpu.pcpi_mul.rs1 [37].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19929 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [38] -> \cpu.pcpi_mul.rs1 [38].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19930 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [39] -> \cpu.pcpi_mul.rs1 [39].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19931 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [40] -> \cpu.pcpi_mul.rs1 [40].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19932 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [41] -> \cpu.pcpi_mul.rs1 [41].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19933 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [42] -> \cpu.pcpi_mul.rs1 [42].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19934 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [43] -> \cpu.pcpi_mul.rs1 [43].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19935 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [44] -> \cpu.pcpi_mul.rs1 [44].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19936 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [45] -> \cpu.pcpi_mul.rs1 [45].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19937 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [46] -> \cpu.pcpi_mul.rs1 [46].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19938 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [47] -> \cpu.pcpi_mul.rs1 [47].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19939 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [48] -> \cpu.pcpi_mul.rs1 [48].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19940 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [49] -> \cpu.pcpi_mul.rs1 [49].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19941 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [50] -> \cpu.pcpi_mul.rs1 [50].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19942 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [51] -> \cpu.pcpi_mul.rs1 [51].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19943 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [52] -> \cpu.pcpi_mul.rs1 [52].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19944 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [53] -> \cpu.pcpi_mul.rs1 [53].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19945 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [54] -> \cpu.pcpi_mul.rs1 [54].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19946 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [55] -> \cpu.pcpi_mul.rs1 [55].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19947 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [56] -> \cpu.pcpi_mul.rs1 [56].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19948 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [57] -> \cpu.pcpi_mul.rs1 [57].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19949 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [58] -> \cpu.pcpi_mul.rs1 [58].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19950 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [59] -> \cpu.pcpi_mul.rs1 [59].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19951 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [60] -> \cpu.pcpi_mul.rs1 [60].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19952 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [61] -> \cpu.pcpi_mul.rs1 [61].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19953 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [62] -> \cpu.pcpi_mul.rs1 [62].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19954 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\rs1[63:0] [63] -> \cpu.pcpi_mul.rs1 [63].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19955 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [0] -> \cpu.pcpi_mul.pcpi_rd [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19956 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [1] -> \cpu.pcpi_mul.pcpi_rd [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19957 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [2] -> \cpu.pcpi_mul.pcpi_rd [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19958 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [3] -> \cpu.pcpi_mul.pcpi_rd [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19959 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [4] -> \cpu.pcpi_mul.pcpi_rd [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19960 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [5] -> \cpu.pcpi_mul.pcpi_rd [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19961 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [6] -> \cpu.pcpi_mul.pcpi_rd [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19962 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [7] -> \cpu.pcpi_mul.pcpi_rd [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19963 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [8] -> \cpu.pcpi_mul.pcpi_rd [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19964 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [9] -> \cpu.pcpi_mul.pcpi_rd [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19965 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [10] -> \cpu.pcpi_mul.pcpi_rd [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19966 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [11] -> \cpu.pcpi_mul.pcpi_rd [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19967 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [12] -> \cpu.pcpi_mul.pcpi_rd [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19968 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [13] -> \cpu.pcpi_mul.pcpi_rd [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19969 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [14] -> \cpu.pcpi_mul.pcpi_rd [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19970 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [15] -> \cpu.pcpi_mul.pcpi_rd [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19971 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [16] -> \cpu.pcpi_mul.pcpi_rd [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19972 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [17] -> \cpu.pcpi_mul.pcpi_rd [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19973 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [18] -> \cpu.pcpi_mul.pcpi_rd [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19974 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [19] -> \cpu.pcpi_mul.pcpi_rd [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19975 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [20] -> \cpu.pcpi_mul.pcpi_rd [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19976 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [21] -> \cpu.pcpi_mul.pcpi_rd [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19977 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [22] -> \cpu.pcpi_mul.pcpi_rd [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19978 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [23] -> \cpu.pcpi_mul.pcpi_rd [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19979 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [24] -> \cpu.pcpi_mul.pcpi_rd [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19980 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [25] -> \cpu.pcpi_mul.pcpi_rd [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19981 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [26] -> \cpu.pcpi_mul.pcpi_rd [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19982 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [27] -> \cpu.pcpi_mul.pcpi_rd [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19983 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [28] -> \cpu.pcpi_mul.pcpi_rd [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19984 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [29] -> \cpu.pcpi_mul.pcpi_rd [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19985 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [30] -> \cpu.pcpi_mul.pcpi_rd [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$19986 to $_DFFE_PP_ for $techmap\cpu.pcpi_mul.$0\pcpi_rd[31:0] [31] -> \cpu.pcpi_mul.pcpi_rd [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21113 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [0] -> \serial0.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21114 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [1] -> \serial0.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21115 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [2] -> \serial0.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21116 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [3] -> \serial0.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21117 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [4] -> \serial0.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21118 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [5] -> \serial0.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21119 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [6] -> \serial0.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21120 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_buf_data[7:0] [7] -> \serial0.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21121 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_en[0:0] -> \rom.rom.config_en.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21123 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [0] -> \rom.rom.config_do [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21124 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [1] -> \rom.rom.config_do [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21125 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [2] -> \rom.rom.config_do [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21126 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_do[3:0] [3] -> \rom.rom.config_do [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21127 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_clk[0:0] -> \rom.rom.config_clk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21128 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_csb[0:0] -> \rom.rom.config_csb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21129 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [0] -> \rom.rom.config_oe [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21130 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [1] -> \rom.rom.config_oe [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21131 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [2] -> \rom.rom.config_oe [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21132 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_oe[3:0] [3] -> \rom.rom.config_oe [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21133 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [0] -> \rom.rom.config_dummy [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21134 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [1] -> \rom.rom.config_dummy [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21135 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [2] -> \rom.rom.config_dummy [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21136 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_dummy[3:0] [3] -> \rom.rom.config_dummy [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21137 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_cont[0:0] -> \rom.rom.config_cont.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21138 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_qspi[0:0] -> \rom.rom.config_qspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21139 to $_DFFE_PP_ for $techmap\rom.rom.$0\config_ddr[0:0] -> \rom.rom.config_ddr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21145 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_inc[0:0] -> \rom.rom.rd_inc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21146 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_wait[0:0] -> \rom.rom.rd_wait.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21147 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_valid[0:0] -> \rom.rom.rd_valid.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21148 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [0] -> \rom.rom.rd_addr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21149 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [1] -> \rom.rom.rd_addr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21150 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [2] -> \rom.rom.rd_addr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21151 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [3] -> \rom.rom.rd_addr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21152 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [4] -> \rom.rom.rd_addr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21153 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [5] -> \rom.rom.rd_addr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21154 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [6] -> \rom.rom.rd_addr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21155 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [7] -> \rom.rom.rd_addr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21156 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [8] -> \rom.rom.rd_addr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21157 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [9] -> \rom.rom.rd_addr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21158 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [10] -> \rom.rom.rd_addr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21159 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [11] -> \rom.rom.rd_addr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21160 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [12] -> \rom.rom.rd_addr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21161 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [13] -> \rom.rom.rd_addr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21162 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [14] -> \rom.rom.rd_addr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21163 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [15] -> \rom.rom.rd_addr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21164 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [16] -> \rom.rom.rd_addr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21165 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [17] -> \rom.rom.rd_addr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21166 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [18] -> \rom.rom.rd_addr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21167 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [19] -> \rom.rom.rd_addr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21168 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [20] -> \rom.rom.rd_addr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21169 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [21] -> \rom.rom.rd_addr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21170 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [22] -> \rom.rom.rd_addr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21171 to $_DFFE_PP_ for $techmap\rom.rom.$0\rd_addr[23:0] [23] -> \rom.rom.rd_addr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21172 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [0] -> \rom.rom.buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21173 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [1] -> \rom.rom.buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21174 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [2] -> \rom.rom.buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21175 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [3] -> \rom.rom.buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21176 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [4] -> \rom.rom.buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21177 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [5] -> \rom.rom.buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21178 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [6] -> \rom.rom.buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21179 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [7] -> \rom.rom.buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21180 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [8] -> \rom.rom.buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21181 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [9] -> \rom.rom.buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21182 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [10] -> \rom.rom.buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21183 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [11] -> \rom.rom.buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21184 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [12] -> \rom.rom.buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21185 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [13] -> \rom.rom.buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21186 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [14] -> \rom.rom.buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21187 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [15] -> \rom.rom.buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21188 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [16] -> \rom.rom.buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21189 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [17] -> \rom.rom.buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21190 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [18] -> \rom.rom.buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21191 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [19] -> \rom.rom.buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21192 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [20] -> \rom.rom.buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21193 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [21] -> \rom.rom.buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21194 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [22] -> \rom.rom.buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21195 to $_DFFE_PP_ for $techmap\rom.rom.$0\buffer[23:0] [23] -> \rom.rom.buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21196 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [0] -> \rom.rom.din_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21197 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [1] -> \rom.rom.din_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21198 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [2] -> \rom.rom.din_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21199 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [3] -> \rom.rom.din_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21200 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [4] -> \rom.rom.din_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21201 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [5] -> \rom.rom.din_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21202 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [6] -> \rom.rom.din_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21203 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_data[7:0] [7] -> \rom.rom.din_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21206 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_rd[0:0] -> \rom.rom.din_rd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21209 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [0] -> \rom.rom.din_tag [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21210 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [1] -> \rom.rom.din_tag [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21211 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [2] -> \rom.rom.din_tag [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21212 to $_DFFE_PP_ for $techmap\rom.rom.$0\din_tag[3:0] [3] -> \rom.rom.din_tag [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21213 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [0] -> \rom.rom.rdata [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21214 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [1] -> \rom.rom.rdata [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21215 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [2] -> \rom.rom.rdata [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21216 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [3] -> \rom.rom.rdata [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21217 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [4] -> \rom.rom.rdata [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21218 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [5] -> \rom.rom.rdata [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21219 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [6] -> \rom.rom.rdata [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21220 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [7] -> \rom.rom.rdata [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21221 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [8] -> \rom.rom.rdata [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21222 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [9] -> \rom.rom.rdata [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21223 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [10] -> \rom.rom.rdata [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21224 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [11] -> \rom.rom.rdata [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21225 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [12] -> \rom.rom.rdata [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21226 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [13] -> \rom.rom.rdata [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21227 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [14] -> \rom.rom.rdata [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21228 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [15] -> \rom.rom.rdata [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21229 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [16] -> \rom.rom.rdata [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21230 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [17] -> \rom.rom.rdata [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21231 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [18] -> \rom.rom.rdata [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21232 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [19] -> \rom.rom.rdata [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21233 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [20] -> \rom.rom.rdata [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21234 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [21] -> \rom.rom.rdata [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21235 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [22] -> \rom.rom.rdata [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21236 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [23] -> \rom.rom.rdata [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21237 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [24] -> \rom.rom.rdata [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21238 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [25] -> \rom.rom.rdata [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21239 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [26] -> \rom.rom.rdata [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21240 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [27] -> \rom.rom.rdata [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21241 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [28] -> \rom.rom.rdata [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21242 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [29] -> \rom.rom.rdata [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21243 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [30] -> \rom.rom.rdata [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21244 to $_DFFE_PP_ for $techmap\rom.rom.$0\rdata[31:0] [31] -> \rom.rom.rdata [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21245 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [0] -> \rom.rom.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21246 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [1] -> \rom.rom.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21247 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [2] -> \rom.rom.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21248 to $_DFFE_PP_ for $techmap\rom.rom.$0\state[3:0] [3] -> \rom.rom.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21941 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [0] -> \serial1.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21942 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [1] -> \serial1.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21943 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [2] -> \serial1.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21944 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [3] -> \serial1.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21945 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [4] -> \serial1.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21946 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [5] -> \serial1.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21947 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [6] -> \serial1.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21948 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_buf_data[7:0] [7] -> \serial1.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21949 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [0] -> \serial0.uart.cfg_divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21950 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [1] -> \serial0.uart.cfg_divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21951 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [2] -> \serial0.uart.cfg_divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21952 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [3] -> \serial0.uart.cfg_divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21953 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [4] -> \serial0.uart.cfg_divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21954 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [5] -> \serial0.uart.cfg_divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21955 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [6] -> \serial0.uart.cfg_divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21956 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [7] -> \serial0.uart.cfg_divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21957 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [8] -> \serial0.uart.cfg_divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21958 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [9] -> \serial0.uart.cfg_divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21959 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [10] -> \serial0.uart.cfg_divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21960 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [11] -> \serial0.uart.cfg_divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21961 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [12] -> \serial0.uart.cfg_divider [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21962 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [13] -> \serial0.uart.cfg_divider [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21963 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [14] -> \serial0.uart.cfg_divider [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21964 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [15] -> \serial0.uart.cfg_divider [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21965 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [16] -> \serial0.uart.cfg_divider [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21966 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [17] -> \serial0.uart.cfg_divider [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21967 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [18] -> \serial0.uart.cfg_divider [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21968 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [19] -> \serial0.uart.cfg_divider [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21969 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [20] -> \serial0.uart.cfg_divider [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21970 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [21] -> \serial0.uart.cfg_divider [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21971 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [22] -> \serial0.uart.cfg_divider [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21972 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [23] -> \serial0.uart.cfg_divider [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21973 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [24] -> \serial0.uart.cfg_divider [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21974 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [25] -> \serial0.uart.cfg_divider [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21975 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [26] -> \serial0.uart.cfg_divider [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21976 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [27] -> \serial0.uart.cfg_divider [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21977 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [28] -> \serial0.uart.cfg_divider [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21978 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [29] -> \serial0.uart.cfg_divider [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21979 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [30] -> \serial0.uart.cfg_divider [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21980 to $_DFFE_PP_ for $techmap\serial0.uart.$0\cfg_divider[31:0] [31] -> \serial0.uart.cfg_divider [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21982 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [0] -> \serial0.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21983 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [1] -> \serial0.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21984 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [2] -> \serial0.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21985 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [3] -> \serial0.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21986 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [4] -> \serial0.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21987 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [5] -> \serial0.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21988 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [6] -> \serial0.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$21989 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_pattern[7:0] [7] -> \serial0.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22022 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [0] -> \serial0.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22023 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [1] -> \serial0.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22024 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [2] -> \serial0.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22025 to $_DFFE_PP_ for $techmap\serial0.uart.$0\recv_state[3:0] [3] -> \serial0.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22026 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_dummy[0:0] -> \serial0.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22028 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_divcnt[31:0] [1] -> \serial0.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22059 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [0] -> \serial0.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22060 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [1] -> \serial0.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22061 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [2] -> \serial0.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22062 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_bitcnt[3:0] [3] -> \serial0.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22063 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [0] -> \serial0.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22064 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [1] -> \serial0.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22065 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [2] -> \serial0.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22066 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [3] -> \serial0.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22067 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [4] -> \serial0.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22068 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [5] -> \serial0.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22069 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [6] -> \serial0.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22070 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [7] -> \serial0.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22071 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [8] -> \serial0.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22072 to $_DFFE_PP_ for $techmap\serial0.uart.$0\send_pattern[9:0] [9] -> \serial0.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22604 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [0] -> \serial2.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22605 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [1] -> \serial2.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22606 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [2] -> \serial2.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22607 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [3] -> \serial2.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22608 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [4] -> \serial2.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22609 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [5] -> \serial2.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22610 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [6] -> \serial2.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22611 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_buf_data[7:0] [7] -> \serial2.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22612 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [0] -> \serial1.uart.cfg_divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22613 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [1] -> \serial1.uart.cfg_divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22614 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [2] -> \serial1.uart.cfg_divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22615 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [3] -> \serial1.uart.cfg_divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22616 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [4] -> \serial1.uart.cfg_divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22617 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [5] -> \serial1.uart.cfg_divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22618 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [6] -> \serial1.uart.cfg_divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22619 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [7] -> \serial1.uart.cfg_divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22620 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [8] -> \serial1.uart.cfg_divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22621 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [9] -> \serial1.uart.cfg_divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22622 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [10] -> \serial1.uart.cfg_divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22623 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [11] -> \serial1.uart.cfg_divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22624 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [12] -> \serial1.uart.cfg_divider [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22625 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [13] -> \serial1.uart.cfg_divider [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22626 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [14] -> \serial1.uart.cfg_divider [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22627 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [15] -> \serial1.uart.cfg_divider [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22628 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [16] -> \serial1.uart.cfg_divider [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22629 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [17] -> \serial1.uart.cfg_divider [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22630 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [18] -> \serial1.uart.cfg_divider [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22631 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [19] -> \serial1.uart.cfg_divider [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22632 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [20] -> \serial1.uart.cfg_divider [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22633 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [21] -> \serial1.uart.cfg_divider [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22634 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [22] -> \serial1.uart.cfg_divider [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22635 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [23] -> \serial1.uart.cfg_divider [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22636 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [24] -> \serial1.uart.cfg_divider [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22637 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [25] -> \serial1.uart.cfg_divider [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22638 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [26] -> \serial1.uart.cfg_divider [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22639 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [27] -> \serial1.uart.cfg_divider [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22640 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [28] -> \serial1.uart.cfg_divider [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22641 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [29] -> \serial1.uart.cfg_divider [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22642 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [30] -> \serial1.uart.cfg_divider [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22643 to $_DFFE_PP_ for $techmap\serial1.uart.$0\cfg_divider[31:0] [31] -> \serial1.uart.cfg_divider [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22645 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [0] -> \serial1.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22646 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [1] -> \serial1.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22647 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [2] -> \serial1.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22648 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [3] -> \serial1.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22649 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [4] -> \serial1.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22650 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [5] -> \serial1.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22651 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [6] -> \serial1.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22652 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_pattern[7:0] [7] -> \serial1.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22685 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_state[3:0] [0] -> \serial1.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22686 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_state[3:0] [1] -> \serial1.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22687 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_state[3:0] [2] -> \serial1.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22688 to $_DFFE_PP_ for $techmap\serial1.uart.$0\recv_state[3:0] [3] -> \serial1.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22689 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_dummy[0:0] -> \serial1.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22691 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_divcnt[31:0] [1] -> \serial1.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22722 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_bitcnt[3:0] [0] -> \serial1.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22723 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_bitcnt[3:0] [1] -> \serial1.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22724 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_bitcnt[3:0] [2] -> \serial1.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22725 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_bitcnt[3:0] [3] -> \serial1.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22726 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [0] -> \serial1.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22727 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [1] -> \serial1.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22728 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [2] -> \serial1.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22729 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [3] -> \serial1.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22730 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [4] -> \serial1.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22731 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [5] -> \serial1.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22732 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [6] -> \serial1.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22733 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [7] -> \serial1.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22734 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [8] -> \serial1.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22735 to $_DFFE_PP_ for $techmap\serial1.uart.$0\send_pattern[9:0] [9] -> \serial1.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23247 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [0] -> \serial3.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23248 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [1] -> \serial3.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23249 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [2] -> \serial3.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23250 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [3] -> \serial3.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23251 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [4] -> \serial3.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23252 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [5] -> \serial3.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23253 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [6] -> \serial3.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23254 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_buf_data[7:0] [7] -> \serial3.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23255 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [0] -> \serial2.uart.reg_div_do [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23256 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [1] -> \serial2.uart.reg_div_do [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23257 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [2] -> \serial2.uart.reg_div_do [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23258 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [3] -> \serial2.uart.reg_div_do [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23259 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [4] -> \serial2.uart.reg_div_do [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23260 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [5] -> \serial2.uart.reg_div_do [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23261 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [6] -> \serial2.uart.reg_div_do [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23262 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [7] -> \serial2.uart.reg_div_do [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23263 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [8] -> \serial2.uart.reg_div_do [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23264 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [9] -> \serial2.uart.reg_div_do [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23265 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [10] -> \serial2.uart.reg_div_do [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23266 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [11] -> \serial2.uart.reg_div_do [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23267 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [12] -> \serial2.uart.reg_div_do [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23268 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [13] -> \serial2.uart.reg_div_do [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23269 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [14] -> \serial2.uart.reg_div_do [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23270 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [15] -> \serial2.uart.reg_div_do [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23271 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [16] -> \serial2.uart.reg_div_do [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23272 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [17] -> \serial2.uart.reg_div_do [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23273 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [18] -> \serial2.uart.reg_div_do [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23274 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [19] -> \serial2.uart.reg_div_do [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23275 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [20] -> \serial2.uart.reg_div_do [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23276 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [21] -> \serial2.uart.reg_div_do [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23277 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [22] -> \serial2.uart.reg_div_do [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23278 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [23] -> \serial2.uart.reg_div_do [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23279 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [24] -> \serial2.uart.reg_div_do [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23280 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [25] -> \serial2.uart.reg_div_do [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23281 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [26] -> \serial2.uart.reg_div_do [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23282 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [27] -> \serial2.uart.reg_div_do [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23283 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [28] -> \serial2.uart.reg_div_do [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23284 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [29] -> \serial2.uart.reg_div_do [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23285 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [30] -> \serial2.uart.reg_div_do [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23286 to $_DFFE_PP_ for $techmap\serial2.uart.$0\cfg_divider[31:0] [31] -> \serial2.uart.reg_div_do [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23288 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [0] -> \serial2.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23289 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [1] -> \serial2.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23290 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [2] -> \serial2.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23291 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [3] -> \serial2.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23292 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [4] -> \serial2.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23293 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [5] -> \serial2.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23294 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [6] -> \serial2.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23295 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_pattern[7:0] [7] -> \serial2.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23328 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_state[3:0] [0] -> \serial2.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23329 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_state[3:0] [1] -> \serial2.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23330 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_state[3:0] [2] -> \serial2.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23331 to $_DFFE_PP_ for $techmap\serial2.uart.$0\recv_state[3:0] [3] -> \serial2.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23332 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_dummy[0:0] -> \serial2.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23334 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_divcnt[31:0] [1] -> \serial2.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23365 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_bitcnt[3:0] [0] -> \serial2.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23366 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_bitcnt[3:0] [1] -> \serial2.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23367 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_bitcnt[3:0] [2] -> \serial2.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23368 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_bitcnt[3:0] [3] -> \serial2.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23369 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [0] -> \serial2.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23370 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [1] -> \serial2.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23371 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [2] -> \serial2.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23372 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [3] -> \serial2.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23373 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [4] -> \serial2.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23374 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [5] -> \serial2.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23375 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [6] -> \serial2.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23376 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [7] -> \serial2.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23377 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [8] -> \serial2.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23378 to $_DFFE_PP_ for $techmap\serial2.uart.$0\send_pattern[9:0] [9] -> \serial2.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23900 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [0] -> \serial4.uart.recv_buf_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23901 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [1] -> \serial4.uart.recv_buf_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23902 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [2] -> \serial4.uart.recv_buf_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23903 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [3] -> \serial4.uart.recv_buf_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23904 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [4] -> \serial4.uart.recv_buf_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23905 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [5] -> \serial4.uart.recv_buf_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23906 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [6] -> \serial4.uart.recv_buf_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23907 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_buf_data[7:0] [7] -> \serial4.uart.recv_buf_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23908 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [0] -> \serial3.uart.cfg_divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23909 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [1] -> \serial3.uart.cfg_divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23910 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [2] -> \serial3.uart.cfg_divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23911 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [3] -> \serial3.uart.cfg_divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23912 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [4] -> \serial3.uart.cfg_divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23913 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [5] -> \serial3.uart.cfg_divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23914 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [6] -> \serial3.uart.cfg_divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23915 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [7] -> \serial3.uart.cfg_divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23916 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [8] -> \serial3.uart.cfg_divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23917 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [9] -> \serial3.uart.cfg_divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23918 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [10] -> \serial3.uart.cfg_divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23919 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [11] -> \serial3.uart.cfg_divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23920 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [12] -> \serial3.uart.cfg_divider [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23921 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [13] -> \serial3.uart.cfg_divider [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23922 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [14] -> \serial3.uart.cfg_divider [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23923 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [15] -> \serial3.uart.cfg_divider [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23924 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [16] -> \serial3.uart.cfg_divider [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23925 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [17] -> \serial3.uart.cfg_divider [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23926 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [18] -> \serial3.uart.cfg_divider [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23927 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [19] -> \serial3.uart.cfg_divider [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23928 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [20] -> \serial3.uart.cfg_divider [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23929 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [21] -> \serial3.uart.cfg_divider [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23930 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [22] -> \serial3.uart.cfg_divider [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23931 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [23] -> \serial3.uart.cfg_divider [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23932 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [24] -> \serial3.uart.cfg_divider [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23933 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [25] -> \serial3.uart.cfg_divider [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23934 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [26] -> \serial3.uart.cfg_divider [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23935 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [27] -> \serial3.uart.cfg_divider [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23936 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [28] -> \serial3.uart.cfg_divider [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23937 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [29] -> \serial3.uart.cfg_divider [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23938 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [30] -> \serial3.uart.cfg_divider [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23939 to $_DFFE_PP_ for $techmap\serial3.uart.$0\cfg_divider[31:0] [31] -> \serial3.uart.cfg_divider [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23941 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [0] -> \serial3.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23942 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [1] -> \serial3.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23943 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [2] -> \serial3.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23944 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [3] -> \serial3.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23945 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [4] -> \serial3.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23946 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [5] -> \serial3.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23947 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [6] -> \serial3.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23948 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_pattern[7:0] [7] -> \serial3.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23981 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_state[3:0] [0] -> \serial3.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23982 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_state[3:0] [1] -> \serial3.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23983 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_state[3:0] [2] -> \serial3.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23984 to $_DFFE_PP_ for $techmap\serial3.uart.$0\recv_state[3:0] [3] -> \serial3.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23985 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_dummy[0:0] -> \serial3.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23987 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_divcnt[31:0] [1] -> \serial3.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24018 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_bitcnt[3:0] [0] -> \serial3.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24019 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_bitcnt[3:0] [1] -> \serial3.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24020 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_bitcnt[3:0] [2] -> \serial3.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24021 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_bitcnt[3:0] [3] -> \serial3.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24022 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [0] -> \serial3.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24023 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [1] -> \serial3.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24024 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [2] -> \serial3.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24025 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [3] -> \serial3.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24026 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [4] -> \serial3.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24027 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [5] -> \serial3.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24028 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [6] -> \serial3.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24029 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [7] -> \serial3.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24030 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [8] -> \serial3.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24031 to $_DFFE_PP_ for $techmap\serial3.uart.$0\send_pattern[9:0] [9] -> \serial3.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24573 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [0] -> \serial4.uart.cfg_divider [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24574 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [1] -> \serial4.uart.cfg_divider [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24575 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [2] -> \serial4.uart.cfg_divider [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24576 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [3] -> \serial4.uart.cfg_divider [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24577 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [4] -> \serial4.uart.cfg_divider [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24578 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [5] -> \serial4.uart.cfg_divider [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24579 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [6] -> \serial4.uart.cfg_divider [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24580 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [7] -> \serial4.uart.cfg_divider [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24581 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [8] -> \serial4.uart.cfg_divider [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24582 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [9] -> \serial4.uart.cfg_divider [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24583 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [10] -> \serial4.uart.cfg_divider [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24584 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [11] -> \serial4.uart.cfg_divider [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24585 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [12] -> \serial4.uart.cfg_divider [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24586 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [13] -> \serial4.uart.cfg_divider [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24587 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [14] -> \serial4.uart.cfg_divider [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24588 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [15] -> \serial4.uart.cfg_divider [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24589 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [16] -> \serial4.uart.cfg_divider [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24590 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [17] -> \serial4.uart.cfg_divider [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24591 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [18] -> \serial4.uart.cfg_divider [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24592 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [19] -> \serial4.uart.cfg_divider [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24593 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [20] -> \serial4.uart.cfg_divider [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24594 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [21] -> \serial4.uart.cfg_divider [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24595 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [22] -> \serial4.uart.cfg_divider [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24596 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [23] -> \serial4.uart.cfg_divider [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24597 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [24] -> \serial4.uart.cfg_divider [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24598 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [25] -> \serial4.uart.cfg_divider [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24599 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [26] -> \serial4.uart.cfg_divider [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24600 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [27] -> \serial4.uart.cfg_divider [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24601 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [28] -> \serial4.uart.cfg_divider [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24602 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [29] -> \serial4.uart.cfg_divider [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24603 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [30] -> \serial4.uart.cfg_divider [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24604 to $_DFFE_PP_ for $techmap\serial4.uart.$0\cfg_divider[31:0] [31] -> \serial4.uart.cfg_divider [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24606 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [0] -> \serial4.uart.recv_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24607 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [1] -> \serial4.uart.recv_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24608 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [2] -> \serial4.uart.recv_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24609 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [3] -> \serial4.uart.recv_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24610 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [4] -> \serial4.uart.recv_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24611 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [5] -> \serial4.uart.recv_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24612 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [6] -> \serial4.uart.recv_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24613 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_pattern[7:0] [7] -> \serial4.uart.recv_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24646 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_state[3:0] [0] -> \serial4.uart.recv_state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24647 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_state[3:0] [1] -> \serial4.uart.recv_state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24648 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_state[3:0] [2] -> \serial4.uart.recv_state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24649 to $_DFFE_PP_ for $techmap\serial4.uart.$0\recv_state[3:0] [3] -> \serial4.uart.recv_state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24650 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_dummy[0:0] -> \serial4.uart.send_dummy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24652 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_divcnt[31:0] [1] -> \serial4.uart.send_divcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24683 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_bitcnt[3:0] [0] -> \serial4.uart.send_bitcnt [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24684 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_bitcnt[3:0] [1] -> \serial4.uart.send_bitcnt [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24685 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_bitcnt[3:0] [2] -> \serial4.uart.send_bitcnt [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24686 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_bitcnt[3:0] [3] -> \serial4.uart.send_bitcnt [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24687 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [0] -> \serial4.uart.send_pattern [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24688 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [1] -> \serial4.uart.send_pattern [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24689 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [2] -> \serial4.uart.send_pattern [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24690 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [3] -> \serial4.uart.send_pattern [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24691 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [4] -> \serial4.uart.send_pattern [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24692 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [5] -> \serial4.uart.send_pattern [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24693 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [6] -> \serial4.uart.send_pattern [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24694 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [7] -> \serial4.uart.send_pattern [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24695 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [8] -> \serial4.uart.send_pattern [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$24696 to $_DFFE_PP_ for $techmap\serial4.uart.$0\send_pattern[9:0] [9] -> \serial4.uart.send_pattern [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25466 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [0] -> \rom.rom.xfer.dummy_count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25467 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [1] -> \rom.rom.xfer.dummy_count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25468 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [2] -> \rom.rom.xfer.dummy_count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25469 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\dummy_count[3:0] [3] -> \rom.rom.xfer.dummy_count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25470 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [0] -> \rom.rom.xfer.count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25471 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [1] -> \rom.rom.xfer.count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25472 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [2] -> \rom.rom.xfer.count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25473 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\count[3:0] [3] -> \rom.rom.xfer.count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25474 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [0] -> \rom.rom.xfer.ibuffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25475 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [1] -> \rom.rom.xfer.ibuffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25476 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [2] -> \rom.rom.xfer.ibuffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25477 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [3] -> \rom.rom.xfer.ibuffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25478 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [4] -> \rom.rom.xfer.ibuffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25479 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [5] -> \rom.rom.xfer.ibuffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25480 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [6] -> \rom.rom.xfer.ibuffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25481 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\ibuffer[7:0] [7] -> \rom.rom.xfer.ibuffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25482 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [0] -> \rom.rom.xfer.obuffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25483 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [1] -> \rom.rom.xfer.obuffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25484 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [2] -> \rom.rom.xfer.obuffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25485 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [3] -> \rom.rom.xfer.obuffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25486 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [4] -> \rom.rom.xfer.obuffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25487 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [5] -> \rom.rom.xfer.obuffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25488 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [6] -> \rom.rom.xfer.obuffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25489 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\obuffer[7:0] [7] -> \rom.rom.xfer.obuffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25490 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [0] -> \rom.rom.xfer.xfer_tag [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25491 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [1] -> \rom.rom.xfer.xfer_tag [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25492 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [2] -> \rom.rom.xfer.xfer_tag [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25493 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_tag[3:0] [3] -> \rom.rom.xfer.xfer_tag [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25494 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_rd[0:0] -> \rom.rom.xfer.xfer_rd.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25495 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_qspi[0:0] -> \rom.rom.xfer.xfer_qspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25496 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_ddr[0:0] -> \rom.rom.xfer.xfer_ddr.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25497 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\xfer_dspi[0:0] -> \rom.rom.xfer.xfer_dspi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25498 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\flash_clk[0:0] -> \rom.rom.xfer.flash_clk.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$25499 to $_DFFE_PP_ for $techmap\rom.rom.xfer.$0\flash_csb[0:0] -> \rom.rom.xfer.flash_csb.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8175 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [0] -> \cpu.mem_16bit_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [1] -> \cpu.mem_16bit_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [2] -> \cpu.mem_16bit_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [3] -> \cpu.mem_16bit_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [4] -> \cpu.mem_16bit_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8180 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [5] -> \cpu.mem_16bit_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8181 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [6] -> \cpu.mem_16bit_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8182 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [7] -> \cpu.mem_16bit_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8183 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [8] -> \cpu.mem_16bit_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8184 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [9] -> \cpu.mem_16bit_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8185 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [10] -> \cpu.mem_16bit_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8186 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [11] -> \cpu.mem_16bit_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8187 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [12] -> \cpu.mem_16bit_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8188 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [13] -> \cpu.mem_16bit_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8189 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [14] -> \cpu.mem_16bit_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8190 to $_DFFE_PP_ for $techmap\cpu.$0\mem_16bit_buffer[15:0] [15] -> \cpu.mem_16bit_buffer [15].

20.34. Executing TECHMAP pass (map to technology primitives).

20.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

20.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~2110 debug messages>

20.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~5412 debug messages>

20.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

20.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in hardware.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFF): \por.rst_cnt [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFF): \por.rst_cnt [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFF): \por.rst_cnt [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFF): \por.rst_cnt [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFF): \por.rst_cnt [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFF): \por.rst_cnt [5] = 0

20.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in hardware.
  Merging $auto$simplemap.cc:277:simplemap_mux$11739 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:384$1402_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10974 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11737 (A=1'0, B=$techmap\cpu.$procmux$4837_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$10975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14116 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [44], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12332 (A=$techmap\cpu.$procmux$4493_Y, B=1'0, S=\cpu.clear_prefetched_high_word) into $auto$simplemap.cc:420:simplemap_dff$11008 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12303 (A=$techmap$techmap\cpu.$procmux$4511.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12326_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1448_Y) into $auto$simplemap.cc:420:simplemap_dff$11011 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12329 (A=\cpu.mem_la_read, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1448_Y) into $auto$simplemap.cc:420:simplemap_dff$11009 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12302 (A=$techmap$techmap\cpu.$procmux$4511.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12325_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1448_Y) into $auto$simplemap.cc:420:simplemap_dff$11010 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12296 (A=$techmap$techmap\cpu.$procmux$4535.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12146_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:553$1448_Y) into $auto$simplemap.cc:420:simplemap_dff$11012 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12768 (A=1'0, B=$techmap\cpu.$procmux$3961_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11081 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12783 (A=1'0, B=$techmap\cpu.$procmux$3918_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11084 (SB_DFFE).
  Merging $auto$simplemap.cc:311:simplemap_lut$10473 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$10469 [1], S=\cpu.mem_rdata_latched [1]) into $auto$simplemap.cc:420:simplemap_dff$11092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26252 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12737_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26253 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12738_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26254 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12739_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26255 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12740_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26256 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12741_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26257 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12742_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26258 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12743_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26260 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12745_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26261 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12746_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26262 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12747_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26263 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12748_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26264 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12749_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26265 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12750_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26266 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12751_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26267 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12752_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26268 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12753_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26269 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12754_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26270 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12755_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26271 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12756_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26272 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12757_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26273 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12758_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26274 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12759_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26275 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12760_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26276 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12761_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26277 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12762_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26278 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12763_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26279 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12764_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26280 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12765_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26281 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12766_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26282 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12767_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$26259 (A=1'0, B=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12744_Y, S=$techmap$techmap\cpu.$procmux$3966.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$12729_Y) into $auto$simplemap.cc:420:simplemap_dff$11133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12538 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1055$1621_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12552 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1062$1649_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12550 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1061$1645_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12548 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1060$1641_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12546 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1059$1637_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12544 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1058$1633_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12542 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1057$1629_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12525 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1045$1593_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12536 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1054$1617_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12534 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1053$1613_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12529 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1047$1597_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12540 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1056$1625_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12523 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1044$1591_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12521 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1043$1589_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12519 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1042$1587_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12527 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1046$1595_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12501 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1026$1561_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12509 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1030$1569_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12507 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1029$1567_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12505 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1028$1565_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12499 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1025$1559_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12503 (A=1'0, B=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1027$1563_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14027 (A=$techmap\cpu.$1\clear_prefetched_high_word[0:0], B=1'1, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1281$1777_Y) into $auto$simplemap.cc:420:simplemap_dff$11255 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15397 (A=1'1, B=$auto$simplemap.cc:309:simplemap_lut$37862 [2], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1815_Y) into $auto$simplemap.cc:420:simplemap_dff$11292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15379 (A=1'0, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11916_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15404 (A=1'0, B=$techmap\cpu.$logic_not$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1405$1818_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11290 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15399 (A=1'1, B=$auto$wreduce.cc:455:run$6234 [3], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1815_Y) into $auto$simplemap.cc:420:simplemap_dff$11294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15396 (A=1'1, B=$auto$wreduce.cc:455:run$6234 [0], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1815_Y) into $auto$simplemap.cc:420:simplemap_dff$11291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15380 (A=1'0, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11917_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15382 (A=1'0, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11919_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15350 (A=1'0, B=$techmap\cpu.$ternary$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1523$1867_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15487 (A=1'0, B=$techmap\cpu.$procmux$2573_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11309 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15371 (A=1'0, B=$techmap$techmap\cpu.$procmux$2852.$and$/usr/bin/../share/yosys/techmap.v:434$12130_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15362 (A=1'0, B=$techmap$techmap\cpu.$procmux$2910.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12146_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15360 (A=1'0, B=$techmap$techmap\cpu.$procmux$2946.$and$/usr/bin/../share/yosys/techmap.v:434$12130_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15355 (A=1'1, B=$techmap$techmap\cpu.$procmux$2953.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$15212_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15377 (A=1'0, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11914_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15040 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15499 (A=1'0, B=$techmap\cpu.$2\set_mem_do_wdata[0:0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15498 (A=1'0, B=$techmap\cpu.$2\set_mem_do_rdata[0:0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15198 (A=$techmap\cpu.$procmux$3301_Y, B=1'1, S=$techmap\cpu.$0\set_mem_do_rinst[0:0]) into $auto$simplemap.cc:420:simplemap_dff$11313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15191 (A=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1555$1881_Y, B=1'0, S=$techmap\cpu.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1924$1996_Y) into $auto$simplemap.cc:420:simplemap_dff$11314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15041 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15349 (A=1'0, B=$techmap\cpu.$eq$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1522$1864_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15044 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15047 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15052 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15054 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11331 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15056 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11333 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15060 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15064 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15066 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15500 (A=1'0, B=$techmap\cpu.$5\next_irq_pending[31:0] [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11349 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15506 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15509 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15048 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15513 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15515 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15517 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15519 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15521 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15523 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15525 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15527 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15529 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15531 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14456 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14945 (A=1'1, B=\cpu.cpuregs_rs1 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14457 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14947 (A=1'1, B=\cpu.cpuregs_rs1 [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14458 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14949 (A=1'1, B=\cpu.cpuregs_rs1 [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14459 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14951 (A=1'1, B=\cpu.cpuregs_rs1 [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14460 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15508 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14954 (A=1'1, B=\cpu.cpuregs_rs1 [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14461 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14956 (A=1'1, B=\cpu.cpuregs_rs1 [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14462 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14958 (A=1'1, B=\cpu.cpuregs_rs1 [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16239 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11646 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14463 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14465 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14466 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14467 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14468 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14469 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14470 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14969 (A=1'1, B=\cpu.cpuregs_rs1 [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14472 (A=1'1, B=$techmap\cpu.$procmux$3529_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14473 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14970 (A=1'1, B=\cpu.cpuregs_rs1 [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14971 (A=1'1, B=\cpu.cpuregs_rs1 [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14972 (A=1'1, B=\cpu.cpuregs_rs1 [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14973 (A=1'1, B=\cpu.cpuregs_rs1 [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14474 (A=1'1, B=$techmap\cpu.$procmux$3529_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14475 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14476 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14477 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15455 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11421 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14936 (A=1'0, B=\cpu.irq_active, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14478 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15454 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11420 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14480 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14481 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15456 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11422 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14952 (A=1'1, B=\cpu.cpuregs_rs1 [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15461 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11427 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15459 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11425 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15462 (A=1'1, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11428 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15460 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11426 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14482 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15458 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11424 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14483 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14484 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14485 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14486 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15467 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11433 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15468 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11434 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15469 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11435 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15470 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11436 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15471 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11437 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15472 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11438 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15473 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11439 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15474 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11440 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15475 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11441 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15476 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11442 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15479 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11445 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15480 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11446 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15478 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15477 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11443 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15449 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11415 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14129 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [57], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15490 (A=1'0, B=$techmap\cpu.$procmux$2562_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11289 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15398 (A=1'1, B=$auto$wreduce.cc:455:run$6234 [2], S=$techmap\cpu.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1400$1815_Y) into $auto$simplemap.cc:420:simplemap_dff$11293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15378 (A=1'1, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11915_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15381 (A=1'0, B=$techmap$techmap\cpu.$procmux$2813.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$11918_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15374 (A=1'0, B=$techmap$techmap\cpu.$procmux$2839.$and$/usr/bin/../share/yosys/techmap.v:434$12130_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15042 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15043 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11320 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15045 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11322 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15046 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15049 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15050 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15051 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11328 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15053 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15055 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15057 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11334 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15058 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15059 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11336 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15061 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15062 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15063 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15065 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15067 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11344 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15068 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11345 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15069 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15070 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11347 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15071 (A=1'0, B=$techmap\cpu.$procmux$3373_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11348 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15501 (A=1'0, B=$techmap$techmap\cpu.$procmux$2078.$ternary$/usr/bin/../share/yosys/techmap.v:445$12129_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15503 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15504 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15505 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15507 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15510 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15511 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15512 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15514 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15516 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15518 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15520 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15522 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15524 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15526 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15528 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15530 (A=1'0, B=$techmap\cpu.$and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1495$1843_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14944 (A=1'1, B=\cpu.cpuregs_rs1 [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14946 (A=1'1, B=\cpu.cpuregs_rs1 [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14948 (A=1'1, B=\cpu.cpuregs_rs1 [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14950 (A=1'1, B=\cpu.cpuregs_rs1 [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14953 (A=1'1, B=\cpu.cpuregs_rs1 [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14955 (A=1'1, B=\cpu.cpuregs_rs1 [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14957 (A=1'1, B=\cpu.cpuregs_rs1 [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14960 (A=1'1, B=\cpu.cpuregs_rs1 [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14961 (A=1'1, B=\cpu.cpuregs_rs1 [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14962 (A=1'1, B=\cpu.cpuregs_rs1 [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14963 (A=1'1, B=\cpu.cpuregs_rs1 [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14964 (A=1'1, B=\cpu.cpuregs_rs1 [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14471 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14966 (A=1'1, B=\cpu.cpuregs_rs1 [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14967 (A=1'1, B=\cpu.cpuregs_rs1 [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14968 (A=1'1, B=\cpu.cpuregs_rs1 [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14965 (A=1'1, B=\cpu.cpuregs_rs1 [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14974 (A=1'1, B=\cpu.cpuregs_rs1 [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14975 (A=1'1, B=\cpu.cpuregs_rs1 [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14941 (A=1'0, B=$techmap$techmap\cpu.$procmux$3410.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$12132_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14479 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14410 (A=1'1, B=$auto$alumacc.cc:474:replace_alu$6585.AA [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15452 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11418 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15453 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11419 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15450 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11416 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15451 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11417 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15463 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11429 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15464 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11430 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15465 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11431 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14487 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14392 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15466 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11432 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14416 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14417 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14418 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14419 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14420 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14421 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14422 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14464 (A=1'0, B=$techmap\cpu.$procmux$3529_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14423 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14072 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14412 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14075 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14076 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14077 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14408 (A=1'1, B=$auto$alumacc.cc:474:replace_alu$6585.AA [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14409 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14411 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15457 (A=1'0, B=$techmap$techmap\cpu.$procmux$2702.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11423 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14959 (A=1'1, B=\cpu.cpuregs_rs1 [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14413 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14414 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14415 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14407 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14394 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14395 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14396 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14397 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14398 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14399 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14401 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14402 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14073 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$37772 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14074 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14404 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14405 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14406 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14403 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14079 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16241 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11648 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14400 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14082 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16242 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11649 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14084 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16243 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11650 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14086 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16244 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14088 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16245 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11652 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14090 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16246 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14092 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16247 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14094 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16248 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14096 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16249 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14098 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16250 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14100 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16251 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14102 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16259 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11666 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16256 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11663 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14105 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [33], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14106 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [34], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14108 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [36], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14109 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [37], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14110 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [38], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14111 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [39], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14112 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [40], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14113 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [41], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14114 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [42], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14115 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [43], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14107 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [35], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16257 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11664 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14118 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [46], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14119 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [47], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14125 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [53], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14122 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [50], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14123 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [51], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14124 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [52], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14126 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [54], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14121 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [49], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14127 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [55], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14128 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [56], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14120 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [48], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14130 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [58], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11633 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14131 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [59], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14132 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [60], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11635 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14133 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [61], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11636 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14134 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [62], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11637 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14135 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [63], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16232 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11639 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16233 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$37734 [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11640 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16234 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16235 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16236 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16237 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16238 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14078 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14080 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14081 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14083 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14085 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14087 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14089 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14091 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14093 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14095 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14097 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14099 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14101 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14104 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [32], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16254 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11661 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16255 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11662 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14103 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16252 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11659 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16258 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11665 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16260 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11667 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16261 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16262 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11669 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16263 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11670 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16264 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [32], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11671 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16265 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [33], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11672 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16266 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [34], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11673 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16267 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [35], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11674 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16268 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [36], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11675 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16269 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [37], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11676 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16270 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [38], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11677 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16271 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [39], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11678 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16272 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [40], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11679 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16273 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [41], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11680 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16274 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [42], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11681 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16275 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [43], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11682 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16276 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [44], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11683 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16277 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [45], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11684 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16278 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [46], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11685 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16279 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [47], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11686 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16280 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [48], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11687 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16281 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [49], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11688 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16282 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [50], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11689 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16283 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [51], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11690 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16284 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [52], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11691 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16285 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [53], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11692 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16286 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [54], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16287 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [55], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11694 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16288 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [56], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16289 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [57], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16290 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [58], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16291 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [59], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16292 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [60], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16293 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [61], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11700 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16294 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [62], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16295 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [63], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11702 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14067 (A=1'0, B=$techmap\cpu.$procmux$3622_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$16253 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11660 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$16240 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1409$1819_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11647 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$15405 (A=1'0, B=\cpu.cpu_state [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11704 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19116 (A=\cpu.pcpi_div.quotient_msk [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19111 (A=\cpu.pcpi_div.quotient_msk [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19112 (A=\cpu.pcpi_div.quotient_msk [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19113 (A=\cpu.pcpi_div.quotient_msk [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19114 (A=\cpu.pcpi_div.quotient_msk [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19115 (A=\cpu.pcpi_div.quotient_msk [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19117 (A=\cpu.pcpi_div.quotient_msk [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19118 (A=\cpu.pcpi_div.quotient_msk [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19119 (A=\cpu.pcpi_div.quotient_msk [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19120 (A=\cpu.pcpi_div.quotient_msk [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19121 (A=\cpu.pcpi_div.quotient_msk [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19122 (A=\cpu.pcpi_div.quotient_msk [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19123 (A=\cpu.pcpi_div.quotient_msk [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19124 (A=\cpu.pcpi_div.quotient_msk [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19125 (A=\cpu.pcpi_div.quotient_msk [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19126 (A=\cpu.pcpi_div.quotient_msk [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19127 (A=\cpu.pcpi_div.quotient_msk [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19128 (A=\cpu.pcpi_div.quotient_msk [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19129 (A=\cpu.pcpi_div.quotient_msk [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19130 (A=\cpu.pcpi_div.quotient_msk [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19131 (A=\cpu.pcpi_div.quotient_msk [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19132 (A=\cpu.pcpi_div.quotient_msk [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19133 (A=\cpu.pcpi_div.quotient_msk [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19134 (A=\cpu.pcpi_div.quotient_msk [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19135 (A=\cpu.pcpi_div.quotient_msk [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19136 (A=\cpu.pcpi_div.quotient_msk [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19137 (A=\cpu.pcpi_div.quotient_msk [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19138 (A=\cpu.pcpi_div.quotient_msk [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19139 (A=\cpu.pcpi_div.quotient_msk [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19140 (A=\cpu.pcpi_div.quotient_msk [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18983 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18982 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [0], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18621 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10662, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$18442 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18620 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$17842, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$18443 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18609 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10652, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$18444 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19110 (A=\cpu.pcpi_div.quotient_msk [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18622 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$18618, S=$techmap\cpu.pcpi_div.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2376$826_Y) into $auto$simplemap.cc:420:simplemap_dff$18441 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$18984 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18985 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18986 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18987 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18988 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19174 (A=1'0, B=\cpu.pcpi_div.start, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$18448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18989 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18991 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18992 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18993 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18994 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18995 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18996 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18997 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18998 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18999 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19000 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19001 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19002 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19003 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19004 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19005 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19006 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19007 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19008 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19009 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19010 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19011 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19012 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19013 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18824 (A=\cpu.pcpi_div.divisor [1], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18825 (A=\cpu.pcpi_div.divisor [2], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18826 (A=\cpu.pcpi_div.divisor [3], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18827 (A=\cpu.pcpi_div.divisor [4], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18828 (A=\cpu.pcpi_div.divisor [5], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18829 (A=\cpu.pcpi_div.divisor [6], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18830 (A=\cpu.pcpi_div.divisor [7], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18990 (A=$techmap\cpu.pcpi_div.$or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2432$857_Y [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18831 (A=\cpu.pcpi_div.divisor [8], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18833 (A=\cpu.pcpi_div.divisor [10], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18834 (A=\cpu.pcpi_div.divisor [11], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18835 (A=\cpu.pcpi_div.divisor [12], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18836 (A=\cpu.pcpi_div.divisor [13], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18837 (A=\cpu.pcpi_div.divisor [14], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18838 (A=\cpu.pcpi_div.divisor [15], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18839 (A=\cpu.pcpi_div.divisor [16], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18840 (A=\cpu.pcpi_div.divisor [17], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18841 (A=\cpu.pcpi_div.divisor [18], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18842 (A=\cpu.pcpi_div.divisor [19], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18843 (A=\cpu.pcpi_div.divisor [20], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18844 (A=\cpu.pcpi_div.divisor [21], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18845 (A=\cpu.pcpi_div.divisor [22], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18846 (A=\cpu.pcpi_div.divisor [23], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18847 (A=\cpu.pcpi_div.divisor [24], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18848 (A=\cpu.pcpi_div.divisor [25], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18849 (A=\cpu.pcpi_div.divisor [26], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18850 (A=\cpu.pcpi_div.divisor [27], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18851 (A=\cpu.pcpi_div.divisor [28], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18852 (A=\cpu.pcpi_div.divisor [29], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18853 (A=\cpu.pcpi_div.divisor [30], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18854 (A=\cpu.pcpi_div.divisor [31], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18886 (A=1'0, B=$auto$wreduce.cc:455:run$6241 [31], S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$18832 (A=\cpu.pcpi_div.divisor [9], B=1'0, S=\cpu.pcpi_div.start) into $auto$simplemap.cc:420:simplemap_dff$18489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20485 (A=$auto$wreduce.cc:455:run$6249 [6], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20483 (A=$auto$wreduce.cc:455:run$6249 [4], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20480 (A=$auto$simplemap.cc:309:simplemap_lut$38280 [2], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20481 (A=$auto$wreduce.cc:455:run$6249 [2], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19179 (A=1'0, B=$techmap\cpu.pcpi_div.$procmux$5667_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$18608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20482 (A=$auto$wreduce.cc:455:run$6249 [3], B=1'1, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$19994 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$18631, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19692 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19988 (A=1'0, B=$techmap\cpu.pcpi_mul.$procmux$5834_Y, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$19995 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$17852, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20488 (A=1'0, B=$techmap\cpu.pcpi_mul.$procmux$5767_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$19697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20479 (A=$auto$wreduce.cc:455:run$6249 [0], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20001 (A=1'0, B=$auto$simplemap.cc:309:simplemap_lut$10867, S=$techmap\cpu.pcpi_mul.$logic_and$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:2159$734_Y) into $auto$simplemap.cc:420:simplemap_dff$19691 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20457 (A=\cpu.pcpi_mul.next_rdt [3], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20486 (A=1'1, B=$techmap\cpu.pcpi_mul.$procmux$5775_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$19698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$20459 (A=\cpu.pcpi_mul.next_rdt [11], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20460 (A=\cpu.pcpi_mul.next_rdt [15], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20461 (A=\cpu.pcpi_mul.next_rdt [19], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20462 (A=\cpu.pcpi_mul.next_rdt [23], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20463 (A=\cpu.pcpi_mul.next_rdt [27], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20464 (A=\cpu.pcpi_mul.next_rdt [31], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20465 (A=\cpu.pcpi_mul.next_rdt [35], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20466 (A=\cpu.pcpi_mul.next_rdt [39], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20467 (A=\cpu.pcpi_mul.next_rdt [43], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20468 (A=\cpu.pcpi_mul.next_rdt [47], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20469 (A=\cpu.pcpi_mul.next_rdt [51], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20470 (A=\cpu.pcpi_mul.next_rdt [55], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20471 (A=\cpu.pcpi_mul.next_rdt [59], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20329 (A=\cpu.pcpi_mul.next_rd [0], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20330 (A=\cpu.pcpi_mul.next_rd [1], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20331 (A=\cpu.pcpi_mul.next_rd [2], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20332 (A=\cpu.pcpi_mul.next_rd [3], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20333 (A=\cpu.pcpi_mul.next_rd [4], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20334 (A=\cpu.pcpi_mul.next_rd [5], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20335 (A=\cpu.pcpi_mul.next_rd [6], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20458 (A=\cpu.pcpi_mul.next_rdt [7], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20336 (A=\cpu.pcpi_mul.next_rd [7], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20338 (A=\cpu.pcpi_mul.next_rd [9], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20339 (A=\cpu.pcpi_mul.next_rd [10], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20340 (A=\cpu.pcpi_mul.next_rd [11], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20341 (A=\cpu.pcpi_mul.next_rd [12], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20342 (A=\cpu.pcpi_mul.next_rd [13], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20343 (A=\cpu.pcpi_mul.next_rd [14], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20344 (A=\cpu.pcpi_mul.next_rd [15], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20345 (A=\cpu.pcpi_mul.next_rd [16], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20346 (A=\cpu.pcpi_mul.next_rd [17], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20347 (A=\cpu.pcpi_mul.next_rd [18], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20348 (A=\cpu.pcpi_mul.next_rd [19], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20349 (A=\cpu.pcpi_mul.next_rd [20], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20350 (A=\cpu.pcpi_mul.next_rd [21], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20351 (A=\cpu.pcpi_mul.next_rd [22], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20352 (A=\cpu.pcpi_mul.next_rd [23], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19786 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20353 (A=\cpu.pcpi_mul.next_rd [24], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20354 (A=\cpu.pcpi_mul.next_rd [25], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19788 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20355 (A=\cpu.pcpi_mul.next_rd [26], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19789 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20356 (A=\cpu.pcpi_mul.next_rd [27], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19790 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20357 (A=\cpu.pcpi_mul.next_rd [28], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19791 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20358 (A=\cpu.pcpi_mul.next_rd [29], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19792 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20359 (A=\cpu.pcpi_mul.next_rd [30], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19793 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20360 (A=\cpu.pcpi_mul.next_rd [31], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19794 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20361 (A=\cpu.pcpi_mul.next_rd [32], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19795 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20362 (A=\cpu.pcpi_mul.next_rd [33], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19796 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20363 (A=\cpu.pcpi_mul.next_rd [34], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19797 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20364 (A=\cpu.pcpi_mul.next_rd [35], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19798 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20365 (A=\cpu.pcpi_mul.next_rd [36], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19799 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20366 (A=\cpu.pcpi_mul.next_rd [37], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19800 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20367 (A=\cpu.pcpi_mul.next_rd [38], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19801 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20368 (A=\cpu.pcpi_mul.next_rd [39], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19802 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20369 (A=\cpu.pcpi_mul.next_rd [40], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19803 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20370 (A=\cpu.pcpi_mul.next_rd [41], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19804 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20371 (A=\cpu.pcpi_mul.next_rd [42], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19805 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20372 (A=\cpu.pcpi_mul.next_rd [43], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19806 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20373 (A=\cpu.pcpi_mul.next_rd [44], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19807 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20374 (A=\cpu.pcpi_mul.next_rd [45], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19808 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20375 (A=\cpu.pcpi_mul.next_rd [46], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19809 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20376 (A=\cpu.pcpi_mul.next_rd [47], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19810 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20377 (A=\cpu.pcpi_mul.next_rd [48], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19811 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20378 (A=\cpu.pcpi_mul.next_rd [49], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19812 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20379 (A=\cpu.pcpi_mul.next_rd [50], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19813 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20380 (A=\cpu.pcpi_mul.next_rd [51], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19814 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20381 (A=\cpu.pcpi_mul.next_rd [52], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19815 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20382 (A=\cpu.pcpi_mul.next_rd [53], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19816 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20383 (A=\cpu.pcpi_mul.next_rd [54], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19817 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20384 (A=\cpu.pcpi_mul.next_rd [55], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19818 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20385 (A=\cpu.pcpi_mul.next_rd [56], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19819 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20386 (A=\cpu.pcpi_mul.next_rd [57], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20387 (A=\cpu.pcpi_mul.next_rd [58], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20388 (A=\cpu.pcpi_mul.next_rd [59], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20389 (A=\cpu.pcpi_mul.next_rd [60], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20390 (A=\cpu.pcpi_mul.next_rd [61], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20391 (A=\cpu.pcpi_mul.next_rd [62], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20392 (A=\cpu.pcpi_mul.next_rd [63], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20200 (A=1'0, B=\cpu.reg_op2 [0], S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20337 (A=\cpu.pcpi_mul.next_rd [8], B=1'0, S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20134 (A=1'0, B=$auto$wreduce.cc:455:run$6247 [63], S=\cpu.pcpi_mul.mul_waiting) into $auto$simplemap.cc:420:simplemap_dff$19954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22289 (A=1'0, B=\serial0.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22283 (A=1'0, B=\serial0.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22284 (A=1'0, B=\serial0.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22285 (A=1'0, B=\serial0.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22286 (A=1'0, B=\serial0.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22287 (A=1'0, B=\serial0.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22288 (A=1'0, B=\serial0.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21265 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22290 (A=1'0, B=\serial0.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21278 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21279 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21277 (A=1'0, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21275 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21249 (A=1'1, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21280 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21266 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21267 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21255 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21268 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21258 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21259 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21273 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21644 (A=$techmap\rom.rom.$procmux$5381_Y, B=1'0, S=\rom.rom.jump) into $auto$simplemap.cc:420:simplemap_dff$21145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21253 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21251 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21285 (A=1'1, B=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:176$924_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21140 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25506 (A=$techmap\rom.rom.xfer.$2\flash_io3_do[0:0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$25841) into $auto$simplemap.cc:420:simplemap_dff$21141 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$25504 (A=$techmap\rom.rom.xfer.$2\flash_io2_do[0:0], B=1'0, S=$auto$simplemap.cc:168:logic_reduce$25841) into $auto$simplemap.cc:420:simplemap_dff$21142 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$25503 (A=$techmap$techmap\rom.rom.xfer.$procmux$5283.$ternary$/usr/bin/../share/yosys/techmap.v:445$12129_Y, B=1'0, S=$auto$simplemap.cc:168:logic_reduce$25841) into $auto$simplemap.cc:420:simplemap_dff$21143 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$21257 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21641 (A=\rom.rom.rd_inc, B=1'0, S=\rom.rom.valid) into $auto$simplemap.cc:420:simplemap_dff$21146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21637 (A=$techmap\rom.rom.$procmux$5397_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21260 (A=1'1, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25501 (A=$techmap$techmap\rom.rom.xfer.$procmux$5231.$ternary$/usr/bin/../share/yosys/techmap.v:445$12129_Y, B=1'0, S=$auto$simplemap.cc:168:logic_reduce$25841) into $auto$simplemap.cc:420:simplemap_dff$21144 (SB_DFFN).
  Merging $auto$simplemap.cc:277:simplemap_mux$21436 (A=$techmap$techmap\rom.rom.$procmux$5529.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21452_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21647 (A=$techmap\rom.rom.$procmux$5366_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21205 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21467 (A=$techmap\rom.rom.$procmux$5481_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21462 (A=$techmap\rom.rom.$procmux$5500_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21207 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21457 (A=$techmap\rom.rom.$procmux$5519_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21208 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21434 (A=$techmap$techmap\rom.rom.$procmux$5529.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21450_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21522 (A=$techmap$techmap\rom.rom.$procmux$5411.$ternary$/usr/bin/../share/yosys/techmap.v:445$12142_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21204 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$21435 (A=$techmap$techmap\rom.rom.$procmux$5529.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21451_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21433 (A=$techmap$techmap\rom.rom.$procmux$5529.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$21449_Y, B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21286 (A=$techmap\rom.rom.$procmux$5598_Y [0], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21287 (A=$techmap\rom.rom.$procmux$5598_Y [1], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21288 (A=$techmap\rom.rom.$procmux$5598_Y [2], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22952 (A=1'0, B=\serial1.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22946 (A=1'0, B=\serial1.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22947 (A=1'0, B=\serial1.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22948 (A=1'0, B=\serial1.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22949 (A=1'0, B=\serial1.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22950 (A=1'0, B=\serial1.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$21289 (A=$techmap\rom.rom.$procmux$5598_Y [3], B=1'0, S=$techmap\rom.rom.$logic_or$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/SPIROM.sv:287$946_Y) into $auto$simplemap.cc:420:simplemap_dff$21248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22951 (A=1'0, B=\serial1.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22953 (A=1'0, B=\serial1.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22074 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21950 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22075 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21951 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22076 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21952 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22077 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21953 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22078 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21954 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22079 (A=1'0, B=\cpu.dbg_mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21955 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22073 (A=1'1, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21949 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22080 (A=1'0, B=\cpu.dbg_mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22090 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21958 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22091 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21959 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22092 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21960 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22093 (A=1'0, B=\cpu.dbg_mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21961 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22094 (A=1'0, B=\cpu.dbg_mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21962 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22095 (A=1'0, B=\cpu.dbg_mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21963 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22096 (A=1'0, B=\cpu.dbg_mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21964 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22105 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21965 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22106 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21966 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22107 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21967 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22108 (A=1'0, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21968 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22109 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21969 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22110 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21970 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22111 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22112 (A=1'0, B=\cpu.dbg_mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22121 (A=1'0, B=\cpu.dbg_mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22122 (A=1'0, B=\cpu.dbg_mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22123 (A=1'0, B=\cpu.dbg_mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22124 (A=1'0, B=\cpu.dbg_mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22125 (A=1'0, B=\cpu.dbg_mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22126 (A=1'0, B=\cpu.dbg_mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22127 (A=1'0, B=\cpu.dbg_mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22128 (A=1'0, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22260 (A=1'0, B=\pin2_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22307 (A=1'0, B=$techmap\serial0.uart.$procmux$4921_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21981 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22254 (A=1'0, B=\serial0.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22255 (A=1'0, B=\serial0.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22256 (A=1'0, B=\serial0.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22257 (A=1'0, B=\serial0.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22258 (A=1'0, B=\serial0.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22089 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22259 (A=1'0, B=\serial0.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22157 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22158 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22159 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22160 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22161 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22162 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21995 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22163 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22253 (A=1'0, B=\serial0.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22164 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21997 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22166 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21999 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22167 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22000 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22168 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22169 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22170 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22171 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22172 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22173 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22174 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22175 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22176 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22177 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22178 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22179 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22180 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22181 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22182 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22183 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22184 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22185 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22018 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22186 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22187 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22020 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22188 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22021 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22137 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22138 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22139 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22373 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22030 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22367 (A=1'1, B=$techmap\serial0.uart.$procmux$4889_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22140 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22371 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22165 (A=1'0, B=$techmap$techmap\serial0.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$21998 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22372 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22029 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22374 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22031 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22375 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22032 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22376 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22033 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22377 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22034 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22378 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22035 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22379 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22036 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22380 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22037 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22381 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22038 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22382 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22039 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22383 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22040 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22384 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22041 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22385 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22042 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22386 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22043 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22387 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22044 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22388 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22045 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22389 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22046 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22390 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22047 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22391 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22048 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22392 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22049 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22393 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22050 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22394 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22051 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22395 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22052 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22396 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22397 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22054 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22398 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22055 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22399 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22056 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22400 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22057 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22401 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22058 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22351 (A=1'0, B=$techmap\serial0.uart.$procmux$4900_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22059 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22352 (A=1'0, B=$techmap\serial0.uart.$procmux$4900_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22060 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22353 (A=1'0, B=$techmap\serial0.uart.$procmux$4900_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22061 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22315 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22067 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22354 (A=1'0, B=$techmap\serial0.uart.$procmux$4900_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22062 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22312 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22064 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22313 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22065 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22370 (A=1'0, B=$techmap\serial0.uart.$procmux$4881_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22027 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22314 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22066 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22316 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22068 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22317 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22069 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22318 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22070 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22319 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22071 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23595 (A=1'0, B=\serial2.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23589 (A=1'0, B=\serial2.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23590 (A=1'0, B=\serial2.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23591 (A=1'0, B=\serial2.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23592 (A=1'0, B=\serial2.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23593 (A=1'0, B=\serial2.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23594 (A=1'0, B=\serial2.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22311 (A=1'1, B=$techmap\serial0.uart.$procmux$4911_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22063 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23596 (A=1'0, B=\serial2.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22737 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22738 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22739 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22740 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22741 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22742 (A=1'0, B=\cpu.dbg_mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22736 (A=1'1, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22743 (A=1'0, B=\cpu.dbg_mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22753 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22754 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22755 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22756 (A=1'0, B=\cpu.dbg_mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22757 (A=1'0, B=\cpu.dbg_mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22758 (A=1'0, B=\cpu.dbg_mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22759 (A=1'0, B=\cpu.dbg_mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22768 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22769 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22770 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22771 (A=1'0, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22772 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22773 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22633 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22774 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22775 (A=1'0, B=\cpu.dbg_mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22635 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22784 (A=1'0, B=\cpu.dbg_mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22636 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22785 (A=1'0, B=\cpu.dbg_mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22637 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22786 (A=1'0, B=\cpu.dbg_mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22787 (A=1'0, B=\cpu.dbg_mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22639 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22788 (A=1'0, B=\cpu.dbg_mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22640 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22789 (A=1'0, B=\cpu.dbg_mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22641 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22790 (A=1'0, B=\cpu.dbg_mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22642 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22791 (A=1'0, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22643 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22923 (A=1'0, B=\pin4_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22970 (A=1'0, B=$techmap\serial1.uart.$procmux$4921_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22917 (A=1'0, B=\serial1.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22646 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22918 (A=1'0, B=\serial1.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22919 (A=1'0, B=\serial1.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22920 (A=1'0, B=\serial1.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22921 (A=1'0, B=\serial1.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22752 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22922 (A=1'0, B=\serial1.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22820 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22821 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22822 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22823 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22824 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22825 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22826 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22659 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22916 (A=1'0, B=\serial1.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22645 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22827 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22660 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22829 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22662 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22830 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22663 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22831 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22664 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22832 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22665 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22833 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22666 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22834 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22667 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22835 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22836 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22669 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22837 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22670 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22838 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22671 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22839 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22672 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22840 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22673 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22841 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22674 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22842 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22675 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22843 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22676 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22844 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22677 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22845 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22678 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22846 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22679 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22847 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22680 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22848 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22681 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22849 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22682 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22850 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22683 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22851 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22684 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22800 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22801 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22802 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23036 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22693 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23030 (A=1'1, B=$techmap\serial1.uart.$procmux$4889_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22803 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23034 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22828 (A=1'0, B=$techmap$techmap\serial1.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22661 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23035 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22692 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23037 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22694 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23038 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22695 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23039 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22696 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23040 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22697 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23041 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22698 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23042 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22699 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23043 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22700 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23044 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22701 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23045 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22702 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23046 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22703 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23047 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22704 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23048 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22705 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23049 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22706 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23050 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22707 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23051 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22708 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23052 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22709 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23053 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22710 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23054 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22711 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23055 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22712 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23056 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22713 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23057 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22714 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23058 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22715 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23059 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22716 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23060 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22717 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23061 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22718 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23062 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22719 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23063 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22720 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23064 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22721 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23014 (A=1'0, B=$techmap\serial1.uart.$procmux$4900_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23015 (A=1'0, B=$techmap\serial1.uart.$procmux$4900_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23016 (A=1'0, B=$techmap\serial1.uart.$procmux$4900_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22978 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23017 (A=1'0, B=$techmap\serial1.uart.$procmux$4900_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22975 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22976 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23033 (A=1'0, B=$techmap\serial1.uart.$procmux$4881_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22690 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$22977 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22979 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22980 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22981 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22982 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24252 (A=1'0, B=\serial3.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24250 (A=1'0, B=\serial3.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$22974 (A=1'1, B=$techmap\serial1.uart.$procmux$4911_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$22726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24251 (A=1'0, B=\serial3.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24253 (A=1'0, B=\serial3.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24254 (A=1'0, B=\serial3.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24255 (A=1'0, B=\serial3.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24256 (A=1'0, B=\serial3.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23379 (A=1'1, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23380 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23381 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23257 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23382 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23383 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23384 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23385 (A=1'0, B=\cpu.dbg_mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24249 (A=1'0, B=\serial3.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23386 (A=1'0, B=\cpu.dbg_mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23396 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23264 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23397 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23398 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23399 (A=1'0, B=\cpu.dbg_mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23400 (A=1'0, B=\cpu.dbg_mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23401 (A=1'0, B=\cpu.dbg_mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23402 (A=1'0, B=\cpu.dbg_mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23411 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23412 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23413 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23414 (A=1'0, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23415 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23416 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23417 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23418 (A=1'0, B=\cpu.dbg_mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23427 (A=1'0, B=\cpu.dbg_mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23428 (A=1'0, B=\cpu.dbg_mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23429 (A=1'0, B=\cpu.dbg_mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23430 (A=1'0, B=\cpu.dbg_mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23431 (A=1'0, B=\cpu.dbg_mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23432 (A=1'0, B=\cpu.dbg_mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23433 (A=1'0, B=\cpu.dbg_mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23434 (A=1'0, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23566 (A=1'0, B=\pin6_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23613 (A=1'0, B=$techmap\serial2.uart.$procmux$4921_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23287 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23560 (A=1'0, B=\serial2.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23561 (A=1'0, B=\serial2.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23562 (A=1'0, B=\serial2.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23563 (A=1'0, B=\serial2.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23564 (A=1'0, B=\serial2.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23395 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23565 (A=1'0, B=\serial2.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23463 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23296 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23464 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23297 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23465 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23298 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23466 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23299 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23467 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23300 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23468 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23301 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23469 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23302 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23559 (A=1'0, B=\serial2.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23470 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23303 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23472 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23305 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23473 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23306 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23474 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23307 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23475 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23308 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23476 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23309 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23477 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23310 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23478 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23311 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23479 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23312 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23480 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23313 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23481 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23314 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23482 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23315 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23483 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23316 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23484 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23317 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23485 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23318 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23486 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23319 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23487 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23320 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23488 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23321 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23489 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23322 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23490 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23323 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23491 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23324 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23492 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23493 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23494 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23443 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23444 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23445 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23686 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23336 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23680 (A=1'1, B=$techmap\serial2.uart.$procmux$4889_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23446 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23684 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23471 (A=1'0, B=$techmap$techmap\serial2.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23304 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23685 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23687 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23337 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23688 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23338 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23689 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23339 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23690 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23340 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23691 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23341 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23692 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23342 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23693 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23343 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23694 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23344 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23695 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23345 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23696 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23346 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23697 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23347 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23698 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23348 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23699 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23349 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23700 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23350 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23701 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23351 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23702 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23352 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23703 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23353 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23704 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23354 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23705 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23355 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23706 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23356 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23707 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23357 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23708 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23358 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23709 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23359 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23710 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23360 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23711 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23361 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23712 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23362 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23713 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23363 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23714 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23364 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23664 (A=1'0, B=$techmap\serial2.uart.$procmux$4900_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23665 (A=1'0, B=$techmap\serial2.uart.$procmux$4900_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23666 (A=1'0, B=$techmap\serial2.uart.$procmux$4900_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23628 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23667 (A=1'0, B=$techmap\serial2.uart.$procmux$4900_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23625 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23626 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23683 (A=1'0, B=$techmap\serial2.uart.$procmux$4881_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23333 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23627 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23629 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23630 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23631 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23632 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24921 (A=1'0, B=\serial4.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23907 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24915 (A=1'0, B=\serial4.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23901 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24916 (A=1'0, B=\serial4.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23902 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24917 (A=1'0, B=\serial4.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23903 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$23624 (A=1'1, B=$techmap\serial2.uart.$procmux$4911_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24918 (A=1'0, B=\serial4.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23904 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$20736 (A=$auto$memory_bram.cc:837:replace_cell$7345 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$25220) into $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24920 (A=1'0, B=\serial4.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23906 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24032 (A=1'1, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23908 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24033 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23909 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24034 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23910 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24035 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23911 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24036 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23912 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24037 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23913 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24038 (A=1'0, B=\cpu.dbg_mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23914 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24914 (A=1'0, B=\serial4.uart.recv_pattern [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23900 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24039 (A=1'0, B=\cpu.dbg_mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23915 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24049 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23917 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24050 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23918 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24051 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23919 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24052 (A=1'0, B=\cpu.dbg_mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23920 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24053 (A=1'0, B=\cpu.dbg_mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23921 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24054 (A=1'0, B=\cpu.dbg_mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23922 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24055 (A=1'0, B=\cpu.dbg_mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23923 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24064 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23924 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24065 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23925 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24066 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23926 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24067 (A=1'0, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23927 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24068 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23928 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24069 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23929 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24070 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23930 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24071 (A=1'0, B=\cpu.dbg_mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23931 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24080 (A=1'0, B=\cpu.dbg_mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23932 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24081 (A=1'0, B=\cpu.dbg_mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23933 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24082 (A=1'0, B=\cpu.dbg_mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23934 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24083 (A=1'0, B=\cpu.dbg_mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23935 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24084 (A=1'0, B=\cpu.dbg_mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23936 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24085 (A=1'0, B=\cpu.dbg_mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23937 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24086 (A=1'0, B=\cpu.dbg_mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24087 (A=1'0, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23939 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24219 (A=1'0, B=\pin8_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23948 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24273 (A=1'0, B=$techmap\serial3.uart.$procmux$4921_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24213 (A=1'0, B=\serial3.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23942 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24214 (A=1'0, B=\serial3.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23943 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24215 (A=1'0, B=\serial3.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23944 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24216 (A=1'0, B=\serial3.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23945 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24217 (A=1'0, B=\serial3.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23946 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24048 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23916 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24218 (A=1'0, B=\serial3.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23947 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24116 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23949 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24117 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23950 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24118 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23951 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24119 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23952 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24120 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23953 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24121 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23954 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24122 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23955 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24212 (A=1'0, B=\serial3.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23941 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24123 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23956 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24125 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23958 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24126 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23959 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24127 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23960 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24128 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23961 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24129 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23962 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24130 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23963 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24131 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23964 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24132 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23965 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24133 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23966 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24134 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23967 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24135 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23968 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24136 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23969 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24137 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23970 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24138 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23971 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24139 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23972 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24140 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23973 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24141 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23974 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24142 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23975 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24143 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23976 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24144 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23977 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24145 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23978 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24146 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23979 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24147 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23980 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24096 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24097 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24098 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24346 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23989 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24340 (A=1'1, B=$techmap\serial3.uart.$procmux$4889_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24099 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24344 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24124 (A=1'0, B=$techmap$techmap\serial3.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23957 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24345 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23988 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24347 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23990 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24348 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23991 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24349 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23992 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24350 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23993 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24351 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24352 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23995 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24353 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24354 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23997 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24355 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23998 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24356 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23999 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24357 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24000 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24358 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24359 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24360 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24361 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24362 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24363 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24364 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24365 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24366 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24367 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24368 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24369 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24370 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24371 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24372 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24373 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24374 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24324 (A=1'0, B=$techmap\serial3.uart.$procmux$4900_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24018 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24325 (A=1'0, B=$techmap\serial3.uart.$procmux$4900_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24019 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24326 (A=1'0, B=$techmap\serial3.uart.$procmux$4900_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24020 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24288 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24026 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24327 (A=1'0, B=$techmap\serial3.uart.$procmux$4900_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24021 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24285 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24023 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24286 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24024 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24343 (A=1'0, B=$techmap\serial3.uart.$procmux$4881_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23986 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24287 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24025 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24289 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24027 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24290 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24291 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24292 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24702 (A=1'0, B=\cpu.dbg_mem_wdata [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24704 (A=1'0, B=\cpu.dbg_mem_wdata [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25761 (A=1'1, B=$auto$wreduce.cc:455:run$6276 [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$24572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24698 (A=1'0, B=\cpu.dbg_mem_wdata [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24574 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24699 (A=1'0, B=\cpu.dbg_mem_wdata [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24700 (A=1'0, B=\cpu.dbg_mem_wdata [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24701 (A=1'0, B=\cpu.dbg_mem_wdata [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24284 (A=1'1, B=$techmap\serial3.uart.$procmux$4911_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24022 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24703 (A=1'0, B=\cpu.dbg_mem_wdata [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24713 (A=1'0, B=\cpu.dbg_mem_wdata [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24714 (A=1'0, B=\cpu.dbg_mem_wdata [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24715 (A=1'0, B=\cpu.dbg_mem_wdata [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24716 (A=1'0, B=\cpu.dbg_mem_wdata [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24717 (A=1'0, B=\cpu.dbg_mem_wdata [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24718 (A=1'0, B=\cpu.dbg_mem_wdata [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24719 (A=1'0, B=\cpu.dbg_mem_wdata [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24720 (A=1'0, B=\cpu.dbg_mem_wdata [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24729 (A=1'0, B=\cpu.dbg_mem_wdata [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24730 (A=1'0, B=\cpu.dbg_mem_wdata [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24731 (A=1'0, B=\cpu.dbg_mem_wdata [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24732 (A=1'0, B=\cpu.dbg_mem_wdata [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24733 (A=1'0, B=\cpu.dbg_mem_wdata [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24734 (A=1'0, B=\cpu.dbg_mem_wdata [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24735 (A=1'0, B=\cpu.dbg_mem_wdata [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24736 (A=1'0, B=\cpu.dbg_mem_wdata [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24745 (A=1'0, B=\cpu.dbg_mem_wdata [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24746 (A=1'0, B=\cpu.dbg_mem_wdata [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24747 (A=1'0, B=\cpu.dbg_mem_wdata [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24748 (A=1'0, B=\cpu.dbg_mem_wdata [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24749 (A=1'0, B=\cpu.dbg_mem_wdata [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24750 (A=1'0, B=\cpu.dbg_mem_wdata [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24751 (A=1'0, B=\cpu.dbg_mem_wdata [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24752 (A=1'0, B=\cpu.dbg_mem_wdata [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24884 (A=1'0, B=\pin10_iobuf.in, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24938 (A=1'0, B=$techmap\serial4.uart.$procmux$4921_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24878 (A=1'0, B=\serial4.uart.recv_pattern [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24879 (A=1'0, B=\serial4.uart.recv_pattern [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24608 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24880 (A=1'0, B=\serial4.uart.recv_pattern [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24609 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24881 (A=1'0, B=\serial4.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24610 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24882 (A=1'0, B=\serial4.uart.recv_pattern [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24697 (A=1'1, B=\cpu.dbg_mem_wdata [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24883 (A=1'0, B=\serial4.uart.recv_pattern [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24781 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24614 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24782 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24615 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24783 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24784 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24785 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24618 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24786 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24619 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24787 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24620 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24877 (A=1'0, B=\serial4.uart.recv_pattern [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24788 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24621 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24790 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24623 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24791 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24624 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24792 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24625 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24793 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24626 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24794 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24795 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24628 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24796 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24797 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24630 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24798 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24631 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24799 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24632 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24800 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24633 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24801 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24634 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24802 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24635 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24803 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24636 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24804 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24637 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24805 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24806 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24639 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24807 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24640 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24808 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24641 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24809 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24642 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24810 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24643 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24811 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24644 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24812 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24645 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24761 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24646 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24762 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24763 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25004 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24654 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24998 (A=1'1, B=$techmap\serial4.uart.$procmux$4889_Y, S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24764 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4961.$ternary$/usr/bin/../share/yosys/techmap.v:445$11963_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25002 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24789 (A=1'0, B=$techmap$techmap\serial4.uart.$procmux$4947.$ternary$/usr/bin/../share/yosys/techmap.v:445$14030_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24622 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25003 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25005 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25006 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24656 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25007 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25008 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25009 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24659 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25010 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [9], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24660 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25011 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [10], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24661 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25012 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [11], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24662 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25013 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [12], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24663 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25014 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [13], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24664 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25015 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [14], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24665 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25016 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [15], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24666 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25017 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [16], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24667 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25018 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [17], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24668 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25019 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [18], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24669 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25020 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [19], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24670 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25021 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [20], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24671 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25022 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [21], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24672 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25023 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [22], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24673 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25024 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [23], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24674 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25025 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [24], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24675 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25026 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [25], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24676 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25027 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [26], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24677 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25028 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [27], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24678 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25029 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [28], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24679 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25030 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [29], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24680 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25031 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [30], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24681 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25032 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [31], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24682 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24982 (A=1'0, B=$techmap\serial4.uart.$procmux$4900_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24983 (A=1'0, B=$techmap\serial4.uart.$procmux$4900_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24984 (A=1'0, B=$techmap\serial4.uart.$procmux$4900_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24946 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [4], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24985 (A=1'0, B=$techmap\serial4.uart.$procmux$4900_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24943 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24944 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [2], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25001 (A=1'0, B=$techmap\serial4.uart.$procmux$4881_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24945 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [3], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24947 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24948 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [6], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24949 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [7], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24950 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [8], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25264 (A=$auto$memory_bram.cc:837:replace_cell$7345 [15], B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$25273) into $auto$simplemap.cc:420:simplemap_dff$25261 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25668 (A=1'0, B=\rom.rom.din_tag [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25669 (A=1'0, B=\rom.rom.din_tag [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25670 (A=1'0, B=\rom.rom.din_tag [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25671 (A=1'0, B=\rom.rom.din_tag [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25734 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5011_Y [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25760 (A=1'1, B=\rom.rom.xfer.next_fetch, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25465 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$25749 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5001_Y [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25750 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5001_Y [2], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25748 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5001_Y [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25751 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5001_Y [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25733 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5011_Y [1], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25735 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5011_Y [3], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25732 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5011_Y [0], S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25656 (A=1'0, B=$techmap\rom.rom.xfer.$procmux$5069_Y, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25666 (A=1'0, B=\rom.rom.din_rd, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25664 (A=1'0, B=\rom.rom.din_qspi, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25662 (A=1'0, B=\rom.rom.xfer.din_ddr, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$25660 (A=1'0, B=\rom.rom.xfer.din_dspi, S=\rom.rom.xfer_resetn) into $auto$simplemap.cc:420:simplemap_dff$25497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14117 (A=1'0, B=$techmap\cpu.$add$/home/ohta/NextMiconIDE/Board/NextMicon/TinyFPGA_BX/0.0.0/hardware/PicoRV32.sv:1546$1877_Y [45], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14393 (A=1'0, B=$auto$alumacc.cc:474:replace_alu$6585.AA [1], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$11544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24942 (A=1'1, B=$techmap\serial4.uart.$procmux$4911_Y [0], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$24687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$24919 (A=1'0, B=\serial4.uart.recv_pattern [5], S=\cpu.pcpi_div.resetn) into $auto$simplemap.cc:420:simplemap_dff$23905 (SB_DFFE).

20.39. Executing ICE40_OPT pass (performing simple optimizations).

20.39.1. Running ICE40 specific optimizations.

20.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.
<suppressed ~1978 debug messages>

20.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
<suppressed ~22176 debug messages>
Removed a total of 7392 cells.

20.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

20.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..
Removed 1133 unused cells and 17958 unused wires.
<suppressed ~1134 debug messages>

20.39.6. Rerunning OPT passes. (Removed registers in this run.)

20.39.7. Running ICE40 specific optimizations.

20.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module hardware.

20.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hardware'.
Removed a total of 0 cells.

20.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

20.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hardware..

20.39.12. Finished OPT passes. (There is nothing left to do.)

20.40. Executing TECHMAP pass (map to technology primitives).

20.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

20.40.2. Continuing TECHMAP pass.
No more expansions possible.

20.41. Executing ABC pass (technology mapping using ABC).

20.41.1. Extracting gate netlist of module `\hardware' to `<abc-temp-dir>/input.blif'..
Extracted 12132 gates and 15085 wires to a netlist network with 2951 inputs and 2278 outputs.

20.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    3533.
ABC: Participating nodes from both networks       =    7345.
ABC: Participating nodes from the first network   =    3543. (  69.72 % of nodes)
ABC: Participating nodes from the second network  =    3802. (  74.81 % of nodes)
ABC: Node pairs (any polarity)                    =    3540. (  69.66 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2833. (  55.75 % of names can be moved)
ABC: Total runtime =     0.16 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

20.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:    10162
ABC RESULTS:        internal signals:     9856
ABC RESULTS:           input signals:     2951
ABC RESULTS:          output signals:     2278
Removing temp directory.
Removed 0 unused cells and 6424 unused wires.

20.42. Executing TECHMAP pass (map to technology primitives).

20.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

20.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110010100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001110101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
No more expansions possible.
<suppressed ~7589 debug messages>
Removed 0 unused cells and 10162 unused wires.

20.43. Executing HIERARCHY pass (managing design hierarchy).

20.43.1. Analyzing design hierarchy..
Top module:  \hardware

20.43.2. Analyzing design hierarchy..
Top module:  \hardware
Removed 0 unused modules.

20.44. Printing statistics.

=== hardware ===

   Number of wires:               6420
   Number of wire bits:          13101
   Number of public wires:         562
   Number of public wire bits:    5241
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               9775
     SB_CARRY                     1529
     SB_DFF                        161
     SB_DFFE                       629
     SB_DFFESR                     735
     SB_DFFESS                     105
     SB_DFFNSR                       4
     SB_DFFSR                      470
     SB_DFFSS                        6
     SB_IO                          14
     SB_LUT4                      6102
     SB_RAM40_4K                    20

20.45. Executing CHECK pass (checking for obvious problems).
checking module hardware..
found and reported 0 problems.

20.46. Executing JSON backend.

End of script. Logfile hash: 46286f5326
CPU: user 17.15s system 0.08s, MEM: 134.41 MB total, 127.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 23% 26x opt_clean (4 sec), 22% 28x opt_expr (3 sec), 21% 22x opt_merge (3 sec), ...
