-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Dec 11 09:50:19 2022
-- Host        : DESKTOP-CJI9H9H running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/everything/college/UCF stuff/Year 5 term 1/FPGA Design Labs/FPGA
--               final project/vivado
--               projects/bomberman_basys3/bomberman_basys3.srcs/sources_1/ip/bm_sprite_br/bm_sprite_br_sim_netlist.vhdl}
-- Design      : bm_sprite_br
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end bm_sprite_br_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000020000000460101821CC2264402641024002200424041008043000000000",
      INITP_01 => X"5002200424041008042000000000000000000000000000000000000000000000",
      INITP_02 => X"00000000000000000000000000001000020000000C60101820043C0466024202",
      INITP_03 => X"00000C601018200C201C40124000400820002404100804200000000000000000",
      INITP_04 => X"8808401010C00004000000000000000000000000000000000000000000040200",
      INITP_05 => X"00000000000000000100100008000000087010185008500C5004400400048000",
      INITP_06 => X"1638360C360436042004100440084808201008C8000000000000000000000400",
      INITP_07 => X"08C00000000000000000000000400000000000000000000000000000100000E0",
      INITP_08 => X"0000000000201000040000001860200800040004000000000004400048082010",
      INITP_09 => X"1BB49BB480048004C00048082010084002000000000000000000000000002000",
      INITP_0A => X"000000000000000010400000000000000000038000000400000000001BB05BB0",
      INITP_0B => X"038000000000080000002ED02ED8AECCAECC8004800440084808201008400008",
      INITP_0C => X"8004800400044808201008404000000000000000000000200000000000000000",
      INITP_0D => X"00000000100000000000000000000380000004000020000026E846E886E886E8",
      INITP_0E => X"006000601FF05FF01BB49FF49FF48004C0004808201008400200000000000000",
      INITP_0F => X"000000000000000000000000000000000000000000000000038003800FC00F80",
      INIT_00 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_01 => X"010101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBBBB01010101",
      INIT_02 => X"0101BBEEEEEEEEEEEEEEEEEEEEBB66660101BBEEEEFFEEEEEEEEEEEEEEBB6601",
      INIT_03 => X"01BBEEEEEEEE48FF4848EEEEEEEEBB6601BBEEEEEEEEEE4848EEEEEEEEEEBB66",
      INIT_04 => X"0166BBEEEEEEBB4848BBBBEEEEBB666601BBEEEEEEEE48484848BBEEEEBBBB66",
      INIT_05 => X"010166BBEEEEEEEEEEEEEEBBBB6666010101BBEEEEEEEEBBBBBBEEEEBBBB6601",
      INIT_06 => X"010166CC0B6666666666666600CC66010101016666BBEEEEEEBBBB6666660101",
      INIT_07 => X"01014848007F7F7F7F7F0B0B004848010101CCCC0B7FFF7F7F0B0B0B00CCCC01",
      INIT_08 => X"01010101CC0B7F7F7F0B0B0BCC010101010148480B000000000000000B484801",
      INIT_09 => X"01010101CCCCCC010101CCCCCC01010101010101CCCC0B0B0B0B0BCCCC010101",
      INIT_0A => X"0101010148484801010148484801010101010101CCCCCC010101CCCCCC010101",
      INIT_0B => X"0101010101010101010101010101010101010101484848010101484848010101",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101BBEEEEEEEEBB660101010101010101010101010101010101010101",
      INIT_0E => X"0101BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB660101",
      INIT_0F => X"01BB48FF4848EEEEEEEEEEEEEEEEBB660101BB4848EEEEEEEEEEEEEEEEBB6601",
      INIT_10 => X"01BBBB4848BBBBEEEEEEEEEEEEEEBB6601BB48484848BBEEEEEEEEEEEEEEBB66",
      INIT_11 => X"0101BBEEEEEEEEEEEEEEEEEEEEBB66660166BBBBBBBBEEEEEEEEEEEEEEBB6666",
      INIT_12 => X"01010166BBBBEEEEEEBBBB666666CC01010166BBEEEEEEEEEEEEEEBBBB666601",
      INIT_13 => X"0101CCCCCC7FFF7F7F0B0B0B00CC6601010166CCCC6666666666660000CCCC01",
      INIT_14 => X"0101484848000000000000000B010101010148FF487F7F7F7F7F0B0B00660101",
      INIT_15 => X"0101010166CC0B7F0B0B0BCCCC01010101014848480B7F7F7F0B0B0BCC010101",
      INIT_16 => X"01010101010101010101CCCCCC01010101010101484848010101CCCCCC010101",
      INIT_17 => X"0101010101010101010148484801010101010101010101010101CCCCCC010101",
      INIT_18 => X"0101010101010101010148484801010101010101010101010101484848010101",
      INIT_19 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_1A => X"010101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB6601010101",
      INIT_1B => X"0101BBEEEEEEEEEEEEEEEEEE484866010101BBEEEEFFEEEEEEEEEEEEEEBB6601",
      INIT_1C => X"01BBEEEEEEEEEEEEEEEEEE484848486601BBEEEEEEEEEEEEEEEEEE48FF484866",
      INIT_1D => X"0166BBEEEEEEEEEEEEEEEEBBBBBB666601BBEEEEEEEEEEEEEEEEEEBB4848BB66",
      INIT_1E => X"010166BBEEEEEEEEEEEEEEBBBB6666010101BBEEEEEEEEEEEEEEEEEEBBBB6666",
      INIT_1F => X"0101CCCC0B66666666666600CCCC66010101CC66BBBBEEEEEEBBBB6666660101",
      INIT_20 => X"01010166007F7F7F7F7F0B0B48FF4801010166CC0B7FFF7F7F0B0B0BCCCCCC01",
      INIT_21 => X"01010101CC0B7F7F7F0B0B0B48484801010101010B0000000000000048484801",
      INIT_22 => X"01010101CCCCCC01010148484801010101010101CCCC0B7F0B0B0BCC66010101",
      INIT_23 => X"01010101CCCCCC01010101010101010101010101CCCCCC010101010101010101",
      INIT_24 => X"0101010148484801010101010101010101010101484848010101010101010101",
      INIT_25 => X"0101010101010101010101010148480101010101484848010101010101010101",
      INIT_26 => X"010101BBEEEEEEEEBBBB66014848484801010101010101010101010148FF4848",
      INIT_27 => X"BBEEEEEEFFEEEEEEEEEEEEEEBB66010101BBEEEEEEEEEEEEEEEEEEBB66484801",
      INIT_28 => X"4848EEEEEEEEEEEEEEEEEEEEEEBB6601BBEEEEEEEEEEEEEEEEEEEEEEEE660101",
      INIT_29 => X"01B900B948EEEEEEEEEEEEEEEEBB660101B94848EEEEEEEEEEEEEEEEEEBB6601",
      INIT_2A => X"48B900B948EEEEEEEEEEEEEEBB66010101B900B948EEEEEEEEEEEEEEBBBB6601",
      INIT_2B => X"01664848BBEEEEEEEEBBBBBB66010101014800B948EEEEEEEEEEEEBBBB660101",
      INIT_2C => X"0101010BFF0BCCCCCC0B7F0B0101010101016666666666666666660B01010101",
      INIT_2D => X"0101010B000048FF4800000B01010101010101B97F7FCCCCCC0B7F0101010101",
      INIT_2E => X"01010101480B4848480B010101010101010101010B7F4848480B0B0101010101",
      INIT_2F => X"010101010101CCCCCC01010101010101010101014848CCCCCC48010101010101",
      INIT_30 => X"010101014848484848480101010101010101010148FF48484848010101010101",
      INIT_31 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_32 => X"0101010101010101010101014848010101010101010101010101010101010101",
      INIT_33 => X"0101BBEEEEEEEEEEEEEEEEBB6648480101010101BBEEEEEEBBBB6648FF484801",
      INIT_34 => X"48BBEEEEEEEEEEEEEEEEEEEEBB66010101BBEEEEFFEEEEEEEEEEEEEEBB660101",
      INIT_35 => X"0101B948484848EEEEEEEEEEEEBB6601014848BBEEEEEEEEEEEEEEEEEEBB6601",
      INIT_36 => X"0101B9B900B9B948EEEEEEEEEEBB66010101B9B900B9B948EEEEEEEEEEBB6601",
      INIT_37 => X"014848B900B9B948EEEEBBBBBB6601014801B9B900B9B948EEEEEEEEBBBB0101",
      INIT_38 => X"010148FF4866666666660000480101010166664848484866BBBBBB6666010101",
      INIT_39 => X"0101484848CCCC0B0B7F0B01010101010101484848CCCCCC0B7F0B0B48010101",
      INIT_3A => X"010101CC0B0B7FCCCC0B0B01010101010101010B000000000000000B01010101",
      INIT_3B => X"4848486666010166CCCC4848010101014848CCCC660B66CCCCCC480101010101",
      INIT_3C => X"010148010101010101FF48480101010101484848010101016648484801010101",
      INIT_3D => X"0101010101010101010101010101010101010101010101014848484801010101",
      INIT_3E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_3F => X"01010101BBEEEEEEBBBB66010101010101010101010101010101010101010101",
      INIT_40 => X"01BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB66010101",
      INIT_41 => X"48EEEEEEEEEEEEEEEEEEEEEE48FF484848BBEEEEEEEEEEEEEEEEEEEEEE484801",
      INIT_42 => X"4848EEEEEEEEEEEEEEEEEEEEEE48480148EEEEEEEEEEEEEEEEEEEEEE48484848",
      INIT_43 => X"0148EEEEEEEEEEEEEEEEEEEEEEBB66010148EEEEEEEEEEEEEEEEEEEEEEBB6601",
      INIT_44 => X"484866BBBBEEEEEEEEBBBB66660101010148BBEEEEEEEEEEEEEEEEEEBB660101",
      INIT_45 => X"4848660B7FFF0BCCCC0B000B010101014848660B666666666666660101010101",
      INIT_46 => X"0101010B00000000CC48FF4866010101010101B90B7F7F0BCCCC0B0B01010101",
      INIT_47 => X"01484866CCCCCC660B484848CC480101010101010BCCCC0B66484848CC660101",
      INIT_48 => X"0101484848CC010101014848480101010148FF48CCCC6601010101CC48480101",
      INIT_49 => X"0101010148010101010101010101010101010148484801010101010101010101",
      INIT_4A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_4B => X"010101010148FF48480101010101010101010101010148480101010101010101",
      INIT_4C => X"0101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB660101010101",
      INIT_4D => X"BBBBEEEEEEEEEEEEEEEEEEEEEE66660101BBEEEEFFEEEEEEEEEEEEEEBB660101",
      INIT_4E => X"BBEEEE484848484848484848EEBB6601BBEEEEEEEEEEEEEEEEEEEEEEEEBB6601",
      INIT_4F => X"66EE48B9B900B9B9B900B9B948BB6601BBEE48B9B900B9B9B900B9B948BB6601",
      INIT_50 => X"016648B9B900B9B9B900B9B94866010101BB48B9B900B9B9B900B9B948660101",
      INIT_51 => X"0166CC006666666666666600CC66010101016648484848484848484866010101",
      INIT_52 => X"014848007F7F7F7F7F7F0B004848010101CCCC0B7FFF7F7F7F0B0B00CCCC0101",
      INIT_53 => X"010101CC0B7F7F7F7F0B0BCC010101010148480B0000B9B9B900000B48480101",
      INIT_54 => X"010101CCCCCC010101CCCCCC01010101010101CCCC0B7F7F0B0BCCCC01010101",
      INIT_55 => X"010101FF4848010101FF48480101010101010148484801010148484801010101",
      INIT_56 => X"0101010101010101010101010101010101010148484801010148484801010101",
      INIT_57 => X"0101010101010101010101014848010101010101010101010101010101010101",
      INIT_58 => X"01010101BBEEEEEEEEBB664848484801010101010101010101010148FF484801",
      INIT_59 => X"01BBEEEEFFEEEEEEEEEEEEEEBB6601010101BBEEEEEEEEEEEEEEEEBB66480101",
      INIT_5A => X"BBEEEEEEEEEEEEEEEEEEEEEEEEBB660101BBEEEEEEEEEEEEEEEEEEEEBB660101",
      INIT_5B => X"BB48B900B9B9B900B9B948EEBBBB6601BBEE4848484848484848EEEEEEBB6601",
      INIT_5C => X"6648B900B9B9B900B9B948BBBB666601BB48B900B9B9B900B9B948EEBBBB6601",
      INIT_5D => X"016648484848484848486666660101016648B900B9B9B900B9B948BB66660101",
      INIT_5E => X"0166CC4848480B7F7F0B0B00CCCC010101CCCC48FF48666666660000CC660101",
      INIT_5F => X"010101660000B9B9B90000CC010101010101664848480B7F7F7F0B0048480101",
      INIT_60 => X"01010148CCCC0B7F0BCCCCCC0101010101010166CC0B7F7F7F0BCCCC01010101",
      INIT_61 => X"01010101480101010148484801010101010101484848010101CCCCCC01010101",
      INIT_62 => X"0101010101010101010148484801010101010101010101010148FF4848010101",
      INIT_63 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_64 => X"48FF484801010101010101010101010101484801010101010101010101010101",
      INIT_65 => X"0148BBEEEEEEEEEEEEEEEEBB6601010148484848BBEEEEEEEEBB660101010101",
      INIT_66 => X"01EEEEEEEEEEEEEEEEEEEEEEEEBB010101BBEEEEFFEEEEEEEEEEEEEEBB660101",
      INIT_67 => X"BBEEEEEEEE4848484848484848BB6601BBEEEEEEEEEEEEEEEEEEEEEEEEBB6601",
      INIT_68 => X"BBEEEEEE48B9B900B9B9B900B9486601BBEEEEEE48B9B900B9B9B900B9486601",
      INIT_69 => X"0166BBEE48B9B900B9B9B900B948660166BBEEEE48B9B900B9B9B900B9486601",
      INIT_6A => X"0166CC0B0B6666666648FF48CCCC010101016666664848484848484848660101",
      INIT_6B => X"014848007F7F7F0B0B4848486601010101CCCC0B7FFF7F0B0B484848CC660101",
      INIT_6C => X"010101CCCC0B7F7F0B0BCC6601010101010101CC0000B9B9B900006601010101",
      INIT_6D => X"010101CCCCCC01010148484801010101010101CCCCCC0B0B0BCCCC4801010101",
      INIT_6E => X"010148FF48480101010101010101010101010148484801010101480101010101",
      INIT_6F => X"0101010101010101010101010101010101014848480101010101010101010101",
      INIT_70 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_71 => X"010101010118FF18180101010101010101010101010118180101010101010101",
      INIT_72 => X"0101BBEEEEEEEEEEEEEEEEBB6601010101010101BBEEEEEEEEBB660101010101",
      INIT_73 => X"BBBBEEEEEEEEEEEEEEEEEEEEEE66660101BBEEEEFFEEEEEEEEEEEEEEBB660101",
      INIT_74 => X"BBEE30B9B9B9B9B9B9B9B9B930BB6601BBEEEE303030303030303030EEBB6601",
      INIT_75 => X"66EE30B9FF00FFB9FF00FFB930BB6601BBEE30B9FFFFFFB9FFFFFFB930BB6601",
      INIT_76 => X"181818B9B9B9B9B9B9FFB9B91818180100BB30B9FFFFFFB9FFFFFFB930660001",
      INIT_77 => X"181818006666666666FFFF0018181801181818303030303030FFFF3018181801",
      INIT_78 => X"010166004F4F4F4F4F4F0B006601010101CCCC0B4FFF4F4F4F0B0B00CCCC0101",
      INIT_79 => X"01011818CC0B4F4F4F0BCC18180101010101010B0000B9B9B900000B01010101",
      INIT_7A => X"011818181818010101181818181801010118181818CC0B0B0BCC181818180101",
      INIT_7B => X"0101011818010101010118180101010101011818181801010118181818010101",
      INIT_7C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_01 => X"0404040507070707070707070503040404040404040507070707050504040404",
      INIT_02 => X"0404050707070707070707070705030304040507070707070707070707050304",
      INIT_03 => X"0405070707070607060607070707050304050707070707060607070707070503",
      INIT_04 => X"0403050707070506060505070705030304050707070706060606050707050503",
      INIT_05 => X"0404030507070707070707050503030404040507070707050505070705050304",
      INIT_06 => X"0404030600030303030303030006030404040403030507070705050303030404",
      INIT_07 => X"0404060600000000000000000006060404040606000007000000000000060604",
      INIT_08 => X"0404040406000000000000000604040404040606000000000000000000060604",
      INIT_09 => X"0404040406060604040406060604040404040404060600000000000606040404",
      INIT_0A => X"0404040406060604040406060604040404040404060606040404060606040404",
      INIT_0B => X"0404040404040404040404040404040404040404060606040404060606040404",
      INIT_0C => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_0D => X"0404040404050707070705030404040404040404040404040404040404040404",
      INIT_0E => X"0404050707070707070707070705030404040405070707070707070705030404",
      INIT_0F => X"0405060706060707070707070707050304040506060707070707070707050304",
      INIT_10 => X"0405050606050507070707070707050304050606060605070707070707070503",
      INIT_11 => X"0404050707070707070707070705030304030505050507070707070707050303",
      INIT_12 => X"0404040305050707070505030303060404040305070707070707070505030304",
      INIT_13 => X"0404060606000700000000000006030404040306060303030303030000060604",
      INIT_14 => X"0404060606000000000000000004040404040607060000000000000000030404",
      INIT_15 => X"0404040403060000000000060604040404040606060000000000000006040404",
      INIT_16 => X"0404040404040404040406060604040404040404060606040404060606040404",
      INIT_17 => X"0404040404040404040406060604040404040404040404040404060606040404",
      INIT_18 => X"0404040404040404040406060604040404040404040404040404060606040404",
      INIT_19 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_1A => X"0404040507070707070707070503040404040404040507070707050304040404",
      INIT_1B => X"0404050707070707070707070606030404040507070707070707070707050304",
      INIT_1C => X"0405070707070707070707060606060304050707070707070707070607060603",
      INIT_1D => X"0403050707070707070707050505030304050707070707070707070506060503",
      INIT_1E => X"0404030507070707070707050503030404040507070707070707070705050303",
      INIT_1F => X"0404060600030303030303000606030404040603050507070705050303030404",
      INIT_20 => X"0404040300000000000000000607060404040306000007000000000006060604",
      INIT_21 => X"0404040406000000000000000606060404040404000000000000000006060604",
      INIT_22 => X"0404040406060604040406060604040404040404060600000000000603040404",
      INIT_23 => X"0404040406060604040404040404040404040404060606040404040404040404",
      INIT_24 => X"0404040406060604040404040404040404040404060606040404040404040404",
      INIT_25 => X"0404040404040404040404040406060404040404060606040404040404040404",
      INIT_26 => X"0404040507070707050503040606060604040404040404040404040406070606",
      INIT_27 => X"0507070707070707070707070503040404050707070707070707070503060604",
      INIT_28 => X"0707070707070707070707070705030405070707070707070707070707030404",
      INIT_29 => X"0407000707070707070707070705030404070707070707070707070707050304",
      INIT_2A => X"0707000707070707070707070503040404070007070707070707070705050304",
      INIT_2B => X"0403070705070707070505050304040404070007070707070707070505030404",
      INIT_2C => X"0404040007000606060000000404040404040303030303030303030004040404",
      INIT_2D => X"0404040000000607060000000404040404040407000006060600000404040404",
      INIT_2E => X"0404040406000606060004040404040404040404000006060600000404040404",
      INIT_2F => X"0404040404040606060404040404040404040404060606060606040404040404",
      INIT_30 => X"0404040406060606060604040404040404040404060706060606040404040404",
      INIT_31 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_32 => X"0404040404040404040404040606040404040404040404040404040404040404",
      INIT_33 => X"0404050707070707070707050306060404040404050707070505030607060604",
      INIT_34 => X"0705070707070707070707070503040404050707070707070707070705030404",
      INIT_35 => X"0404070707070707070707070705030404070705070707070707070707050304",
      INIT_36 => X"0404070700070707070707070705030404040707000707070707070707050304",
      INIT_37 => X"0407070700070707070705050503040407040707000707070707070705050404",
      INIT_38 => X"0404060706030303030300000604040404030307070707030505050303040404",
      INIT_39 => X"0404060606060600000000040404040404040606060606060000000006040404",
      INIT_3A => X"0404040600000006060000040404040404040400000000000000000004040404",
      INIT_3B => X"0606060303040403060606060404040406060606030003060606060404040404",
      INIT_3C => X"0404060404040404040706060404040404060606040404040306060604040404",
      INIT_3D => X"0404040404040404040404040404040404040404040404040606060604040404",
      INIT_3E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_3F => X"0404040405070707050503040404040404040404040404040404040404040404",
      INIT_40 => X"0405070707070707070707070503040404040507070707070707070503040404",
      INIT_41 => X"0707070707070707070707070607060607050707070707070707070707060604",
      INIT_42 => X"0707070707070707070707070706060407070707070707070707070706060606",
      INIT_43 => X"0407070707070707070707070705030404070707070707070707070707050304",
      INIT_44 => X"0606030505070707070505030304040404070507070707070707070705030404",
      INIT_45 => X"0606030000070006060000000404040406060300030303030303030404040404",
      INIT_46 => X"0404040000000000060607060304040404040407000000000606000004040404",
      INIT_47 => X"0406060306060603000606060606040404040404000606000306060606030404",
      INIT_48 => X"0404060606060404040406060604040404060706060603040404040606060404",
      INIT_49 => X"0404040406040404040404040404040404040406060604040404040404040404",
      INIT_4A => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_4B => X"0404040404060706060404040404040404040404040406060404040404040404",
      INIT_4C => X"0404050707070707070707050304040404040404050707070705030404040404",
      INIT_4D => X"0505070707070707070707070703030404050707070707070707070705030404",
      INIT_4E => X"0507070707070707070707070705030405070707070707070707070707050304",
      INIT_4F => X"0307070707000707070007070705030405070707070007070700070707050304",
      INIT_50 => X"0403070707000707070007070703040404050707070007070700070707030404",
      INIT_51 => X"0403060003030303030303000603040404040307070707070707070703040404",
      INIT_52 => X"0406060000000000000000000606040404060600000700000000000006060404",
      INIT_53 => X"0404040600000000000000060404040404060600000007070700000006060404",
      INIT_54 => X"0404040606060404040606060404040404040406060000000000060604040404",
      INIT_55 => X"0404040706060404040706060404040404040406060604040406060604040404",
      INIT_56 => X"0404040404040404040404040404040404040406060604040406060604040404",
      INIT_57 => X"0404040404040404040404040606040404040404040404040404040404040404",
      INIT_58 => X"0404040405070707070503060606060404040404040404040404040607060604",
      INIT_59 => X"0405070707070707070707070503040404040507070707070707070503060404",
      INIT_5A => X"0507070707070707070707070705030404050707070707070707070705030404",
      INIT_5B => X"0507070007070700070707070505030405070707070707070707070707050304",
      INIT_5C => X"0307070007070700070707050503030405070700070707000707070705050304",
      INIT_5D => X"0403070707070707070703030304040403070700070707000707070503030404",
      INIT_5E => X"0403060606060000000000000606040404060606070603030303000006030404",
      INIT_5F => X"0404040300000707070000060404040404040306060600000000000006060404",
      INIT_60 => X"0404040606060000000606060404040404040403060000000000060604040404",
      INIT_61 => X"0404040406040404040606060404040404040406060604040406060604040404",
      INIT_62 => X"0404040404040404040406060604040404040404040404040406070606040404",
      INIT_63 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_64 => X"0607060604040404040404040404040404060604040404040404040404040404",
      INIT_65 => X"0406050707070707070707050304040406060606050707070705030404040404",
      INIT_66 => X"0407070707070707070707070705040404050707070707070707070705030404",
      INIT_67 => X"0507070707070707070707070705030405070707070707070707070707050304",
      INIT_68 => X"0507070707070700070707000707030405070707070707000707070007070304",
      INIT_69 => X"0403050707070700070707000707030403050707070707000707070007070304",
      INIT_6A => X"0403060000030303030607060606040404040303030707070707070707030404",
      INIT_6B => X"0406060000000000000606060304040404060600000700000006060606030404",
      INIT_6C => X"0404040606000000000006030404040404040406000007070700000304040404",
      INIT_6D => X"0404040606060404040606060404040404040406060600000006060604040404",
      INIT_6E => X"0404060706060404040404040404040404040406060604040404060404040404",
      INIT_6F => X"0404040404040404040404040404040404040606060404040404040404040404",
      INIT_70 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_71 => X"0404040404060706060404040404040404040404040406060404040404040404",
      INIT_72 => X"0404050707070707070707050304040404040404050707070705030404040404",
      INIT_73 => X"0505070707070707070707070703030404050707070707070707070705030404",
      INIT_74 => X"0507060707070707070707070605030405070706060606060606060607050304",
      INIT_75 => X"0307060707000707070007070605030405070607070707070707070706050304",
      INIT_76 => X"0606060707070707070707070606060400050607070707070707070706030004",
      INIT_77 => X"0606060003030303030707000606060406060606060606060607070606060604",
      INIT_78 => X"0404030002020202020202000304040404060602020702020202020006060404",
      INIT_79 => X"0404060606020202020206060604040404040402000007070700000204040404",
      INIT_7A => X"0406060606060404040606060606040404060606060602020206060606060404",
      INIT_7B => X"0404040606040404040406060404040404040606060604040406060606040404",
      INIT_7C => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6 downto 0) => douta(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bm_sprite_br_blk_mem_gen_prim_width;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.bm_sprite_br_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bm_sprite_br_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\bm_sprite_br_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(6 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bm_sprite_br_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bm_sprite_br_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\bm_sprite_br_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(6 downto 0) => douta(15 downto 9),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bm_sprite_br_blk_mem_gen_top;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bm_sprite_br_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end bm_sprite_br_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bm_sprite_br_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "bm_sprite_br.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "bm_sprite_br.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 4000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bm_sprite_br_blk_mem_gen_v8_4_1 : entity is "yes";
end bm_sprite_br_blk_mem_gen_v8_4_1;

architecture STRUCTURE of bm_sprite_br_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.bm_sprite_br_blk_mem_gen_v8_4_1_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bm_sprite_br is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bm_sprite_br : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bm_sprite_br : entity is "bm_sprite_br,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bm_sprite_br : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bm_sprite_br : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end bm_sprite_br;

architecture STRUCTURE of bm_sprite_br is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.652799 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "bm_sprite_br.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "bm_sprite_br.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.bm_sprite_br_blk_mem_gen_v8_4_1
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
