# do first.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:05 on Nov 19,2021
# vlog -work work first.vo 
# -- Compiling module first
# -- Compiling module hard_block
# 
# Top level modules:
# 	first
# End time: 00:04:05 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:04:05 on Nov 19,2021
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module first_vlg_vec_tst
# 
# Top level modules:
# 	first_vlg_vec_tst
# End time: 00:04:05 on Nov 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.first_vlg_vec_tst 
# Start time: 00:04:05 on Nov 19,2021
# Loading work.first_vlg_vec_tst
# Loading work.first
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# after#26
# ** Note: $stop    : Waveform1.vwf.vt(51)
#    Time: 100 us  Iteration: 0  Instance: /first_vlg_vec_tst
# Break in Module first_vlg_vec_tst at Waveform1.vwf.vt line 51
# Stopped at Waveform1.vwf.vt line 51
# End time: 00:04:06 on Nov 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
