--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 16426 paths analyzed, 881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.254ns.
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_15 (SLICE_X28Y21.C4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR1_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.209ns (Levels of Logic = 4)
  Clock Path Skew:      -0.010ns (0.354 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR1_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.447   countC<15>
                                                       countC_14
    SLICE_X13Y27.B2      net (fanout=2)        0.797   countC<14>
    SLICE_X13Y27.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y28.C1      net (fanout=3)        0.847   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y20.B5      net (fanout=8)        1.225   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y20.B       Tilo                  0.203   CHAR1_p<4>
                                                       _n01077
    SLICE_X28Y21.C4      net (fanout=16)       0.885   _n0107
    SLICE_X28Y21.CLK     Tas                   0.341   CHAR1_p<16>
                                                       CHAR1_p_15_rstpot
                                                       CHAR1_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.209ns (1.455ns logic, 3.754ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_5 (FF)
  Destination:          CHAR1_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 4)
  Clock Path Skew:      -0.001ns (0.354 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_5 to CHAR1_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.391   countC<7>
                                                       countC_5
    SLICE_X17Y25.B2      net (fanout=4)        0.847   countC<5>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y20.B5      net (fanout=8)        1.225   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y20.B       Tilo                  0.203   CHAR1_p<4>
                                                       _n01077
    SLICE_X28Y21.C4      net (fanout=16)       0.885   _n0107
    SLICE_X28Y21.CLK     Tas                   0.341   CHAR1_p<16>
                                                       CHAR1_p_15_rstpot
                                                       CHAR1_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.399ns logic, 3.653ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR1_p_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 4)
  Clock Path Skew:      0.001ns (0.354 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR1_p_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X17Y25.B1      net (fanout=4)        0.838   countC<1>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y20.B5      net (fanout=8)        1.225   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y20.B       Tilo                  0.203   CHAR1_p<4>
                                                       _n01077
    SLICE_X28Y21.C4      net (fanout=16)       0.885   _n0107
    SLICE_X28Y21.CLK     Tas                   0.341   CHAR1_p<16>
                                                       CHAR1_p_15_rstpot
                                                       CHAR1_p_15
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (1.399ns logic, 3.644ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_20 (SLICE_X21Y34.D3), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.110ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.426 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.447   countC<15>
                                                       countC_14
    SLICE_X13Y27.B2      net (fanout=2)        0.797   countC<14>
    SLICE_X13Y27.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y28.C1      net (fanout=3)        0.847   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.D3      net (fanout=14)       0.744   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (1.436ns logic, 3.674ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_5 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.953ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_5 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.391   countC<7>
                                                       countC_5
    SLICE_X17Y25.B2      net (fanout=4)        0.847   countC<5>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.D3      net (fanout=14)       0.744   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (1.380ns logic, 3.573ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR0_p_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.944ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.426 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR0_p_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X17Y25.B1      net (fanout=4)        0.838   countC<1>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.D3      net (fanout=14)       0.744   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_20_rstpot
                                                       CHAR0_p_20
    -------------------------------------------------  ---------------------------
    Total                                      4.944ns (1.380ns logic, 3.564ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR0_p_19 (SLICE_X21Y34.C4), 60 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_14 (FF)
  Destination:          CHAR0_p_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.089ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.426 - 0.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_14 to CHAR0_p_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y27.CQ      Tcko                  0.447   countC<15>
                                                       countC_14
    SLICE_X13Y27.B2      net (fanout=2)        0.797   countC<14>
    SLICE_X13Y27.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>
                                                       GND_5_o_GND_5_o_equal_9_o<27>3
    SLICE_X16Y28.C1      net (fanout=3)        0.847   GND_5_o_GND_5_o_equal_9_o<27>2
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.C4      net (fanout=14)       0.723   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_19_rstpot
                                                       CHAR0_p_19
    -------------------------------------------------  ---------------------------
    Total                                      5.089ns (1.436ns logic, 3.653ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_5 (FF)
  Destination:          CHAR0_p_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.932ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.426 - 0.447)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_5 to CHAR0_p_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y25.BQ      Tcko                  0.391   countC<7>
                                                       countC_5
    SLICE_X17Y25.B2      net (fanout=4)        0.847   countC<5>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.C4      net (fanout=14)       0.723   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_19_rstpot
                                                       CHAR0_p_19
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.380ns logic, 3.552ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countC_1 (FF)
  Destination:          CHAR0_p_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.923ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.426 - 0.445)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countC_1 to CHAR0_p_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.BQ      Tcko                  0.391   countC<3>
                                                       countC_1
    SLICE_X17Y25.B1      net (fanout=4)        0.838   countC<1>
    SLICE_X17Y25.B       Tilo                  0.259   GND_5_o_GND_5_o_equal_9_o<27>41
                                                       GND_5_o_GND_5_o_equal_9_o<27>4_2
    SLICE_X16Y28.C4      net (fanout=1)        0.696   GND_5_o_GND_5_o_equal_9_o<27>41
    SLICE_X16Y28.C       Tilo                  0.205   _n0103
                                                       GND_5_o_GND_5_o_equal_9_o<27>7_1
    SLICE_X22Y36.D4      net (fanout=8)        1.286   GND_5_o_GND_5_o_equal_9_o<27>7
    SLICE_X22Y36.D       Tilo                  0.203   CHAR0_p<31>
                                                       _n01097_1
    SLICE_X21Y34.C4      net (fanout=14)       0.723   _n01097
    SLICE_X21Y34.CLK     Tas                   0.322   CHAR0_p<20>
                                                       CHAR0_p_19_rstpot
                                                       CHAR0_p_19
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.380ns logic, 3.543ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CHAR1_p_24 (SLICE_X28Y23.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR1_p_24 (FF)
  Destination:          CHAR1_p_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR1_p_24 to CHAR1_p_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.DQ      Tcko                  0.200   CHAR1_p<24>
                                                       CHAR1_p_24
    SLICE_X28Y23.D6      net (fanout=3)        0.021   CHAR1_p<24>
    SLICE_X28Y23.CLK     Tah         (-Th)    -0.190   CHAR1_p<24>
                                                       CHAR1_p_24_rstpot
                                                       CHAR1_p_24
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point CHAR3_p_10 (SLICE_X16Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR3_p_10 (FF)
  Destination:          CHAR3_p_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR3_p_10 to CHAR3_p_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.200   CHAR3_p<10>
                                                       CHAR3_p_10
    SLICE_X16Y27.D6      net (fanout=3)        0.029   CHAR3_p<10>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.190   CHAR3_p<10>
                                                       CHAR3_p_10_rstpot
                                                       CHAR3_p_10
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point CHAR2_p_29 (SLICE_X4Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CHAR2_p_29 (FF)
  Destination:          CHAR2_p_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CHAR2_p_29 to CHAR2_p_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y29.AQ       Tcko                  0.200   CHAR2_p<31>
                                                       CHAR2_p_29
    SLICE_X4Y29.A6       net (fanout=3)        0.031   CHAR2_p<29>
    SLICE_X4Y29.CLK      Tah         (-Th)    -0.190   CHAR2_p<31>
                                                       CHAR2_p_29_rstpot
                                                       CHAR2_p_29
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR2_p<31>/CLK
  Logical resource: CHAR2_p_29/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: CHAR2_p<31>/CLK
  Logical resource: CHAR2_p_30/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.254|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 16426 paths, 0 nets, and 1337 connections

Design statistics:
   Minimum period:   5.254ns{1}   (Maximum frequency: 190.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:34:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



