

================================================================
== Vitis HLS Report for 'sha_transform'
================================================================
* Date:           Fri May 30 23:25:08 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.718 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      395|      395|  3.160 us|  3.160 us|  395|  395|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sha_transform_label1  |       32|       32|         2|          -|          -|    16|        no|
        |- sha_transform_label2  |      192|      192|         3|          -|          -|    64|        no|
        |- sha_transform_label3  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label4  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label5  |       40|       40|         2|          -|          -|    20|        no|
        |- sha_transform_label6  |       40|       40|         2|          -|          -|    20|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 16 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%W = alloca i64 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 21 'alloca' 'W' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 0, i5 %i" [data/benchmarks/sha/sha.c:93]   --->   Operation 22 'store' 'store_ln93' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc" [data/benchmarks/sha/sha.c:98]   --->   Operation 23 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.09>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_6 = load i5 %i" [data/benchmarks/sha/sha.c:98]   --->   Operation 24 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%icmp_ln98 = icmp_eq  i5 %i_6, i5 16" [data/benchmarks/sha/sha.c:98]   --->   Operation 25 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln98 = add i5 %i_6, i5 1" [data/benchmarks/sha/sha.c:98]   --->   Operation 26 'add' 'add_ln98' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %for.inc.split, void %for.inc21.preheader" [data/benchmarks/sha/sha.c:98]   --->   Operation 27 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %i_6" [data/benchmarks/sha/sha.c:98]   --->   Operation 28 'zext' 'zext_ln98' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln98" [data/benchmarks/sha/sha.c:100]   --->   Operation 29 'getelementptr' 'sha_info_data_addr' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (0.69ns)   --->   "%sha_info_data_load = load i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:100]   --->   Operation 30 'load' 'sha_info_data_load' <Predicate = (!icmp_ln98)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 %add_ln98, i5 %i" [data/benchmarks/sha/sha.c:93]   --->   Operation 31 'store' 'store_ln93' <Predicate = (!icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 32 'alloca' 'i_1' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln93 = store i7 16, i7 %i_1" [data/benchmarks/sha/sha.c:93]   --->   Operation 33 'store' 'store_ln93' <Predicate = (icmp_ln98)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc21" [data/benchmarks/sha/sha.c:104]   --->   Operation 34 'br' 'br_ln104' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln99 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [data/benchmarks/sha/sha.c:99]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/sha/sha.c:101]   --->   Operation 36 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (0.69ns)   --->   "%sha_info_data_load = load i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:100]   --->   Operation 37 'load' 'sha_info_data_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%W_addr = getelementptr i32 %W, i64 0, i64 %zext_ln98" [data/benchmarks/sha/sha.c:100]   --->   Operation 38 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.60ns)   --->   "%store_ln100 = store i32 %sha_info_data_load, i7 %W_addr" [data/benchmarks/sha/sha.c:100]   --->   Operation 39 'store' 'store_ln100' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln98 = br void %for.inc" [data/benchmarks/sha/sha.c:98]   --->   Operation 40 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.30>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i_1" [data/benchmarks/sha/sha.c:106]   --->   Operation 41 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.70ns)   --->   "%icmp_ln104 = icmp_eq  i7 %i_7, i7 80" [data/benchmarks/sha/sha.c:104]   --->   Operation 42 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:104]   --->   Operation 43 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln106 = add i7 %i_7, i7 125" [data/benchmarks/sha/sha.c:106]   --->   Operation 44 'add' 'add_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i7 %add_ln106" [data/benchmarks/sha/sha.c:106]   --->   Operation 45 'zext' 'zext_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%W_addr_1 = getelementptr i32 %W, i64 0, i64 %zext_ln106" [data/benchmarks/sha/sha.c:106]   --->   Operation 46 'getelementptr' 'W_addr_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.60ns)   --->   "%W_load = load i7 %W_addr_1" [data/benchmarks/sha/sha.c:106]   --->   Operation 47 'load' 'W_load' <Predicate = (!icmp_ln104)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln106_1 = add i7 %i_7, i7 120" [data/benchmarks/sha/sha.c:106]   --->   Operation 48 'add' 'add_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i7 %add_ln106_1" [data/benchmarks/sha/sha.c:106]   --->   Operation 49 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%W_addr_2 = getelementptr i32 %W, i64 0, i64 %zext_ln106_1" [data/benchmarks/sha/sha.c:106]   --->   Operation 50 'getelementptr' 'W_addr_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (0.60ns)   --->   "%W_load_1 = load i7 %W_addr_2" [data/benchmarks/sha/sha.c:106]   --->   Operation 51 'load' 'W_load_1' <Predicate = (!icmp_ln104)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_4 : Operation 52 [1/1] (0.70ns)   --->   "%add_ln104 = add i7 %i_7, i7 1" [data/benchmarks/sha/sha.c:104]   --->   Operation 52 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln93 = store i7 %add_ln104, i7 %i_1" [data/benchmarks/sha/sha.c:93]   --->   Operation 53 'store' 'store_ln93' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 54 'alloca' 'i_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%C_1 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 55 'alloca' 'C_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%D_1 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 56 'alloca' 'D_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%E_1 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 57 'alloca' 'E_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.69ns)   --->   "%A = load i32 0" [data/benchmarks/sha/sha.c:110]   --->   Operation 58 'load' 'A' <Predicate = (icmp_ln104)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 0, i5 %i_2" [data/benchmarks/sha/sha.c:93]   --->   Operation 59 'store' 'store_ln93' <Predicate = (icmp_ln104)> <Delay = 0.38>

State 5 <SV = 3> <Delay = 1.30>
ST_5 : Operation 60 [1/2] (0.60ns)   --->   "%W_load = load i7 %W_addr_1" [data/benchmarks/sha/sha.c:106]   --->   Operation 60 'load' 'W_load' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 61 [1/2] (0.60ns)   --->   "%W_load_1 = load i7 %W_addr_2" [data/benchmarks/sha/sha.c:106]   --->   Operation 61 'load' 'W_load_1' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln106_2 = add i7 %i_7, i7 114" [data/benchmarks/sha/sha.c:106]   --->   Operation 62 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i7 %add_ln106_2" [data/benchmarks/sha/sha.c:106]   --->   Operation 63 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%W_addr_3 = getelementptr i32 %W, i64 0, i64 %zext_ln106_2" [data/benchmarks/sha/sha.c:106]   --->   Operation 64 'getelementptr' 'W_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.60ns)   --->   "%W_load_2 = load i7 %W_addr_3" [data/benchmarks/sha/sha.c:106]   --->   Operation 65 'load' 'W_load_2' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_5 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln106_3 = add i7 %i_7, i7 112" [data/benchmarks/sha/sha.c:106]   --->   Operation 66 'add' 'add_ln106_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln106_3 = zext i7 %add_ln106_3" [data/benchmarks/sha/sha.c:106]   --->   Operation 67 'zext' 'zext_ln106_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%W_addr_4 = getelementptr i32 %W, i64 0, i64 %zext_ln106_3" [data/benchmarks/sha/sha.c:106]   --->   Operation 68 'getelementptr' 'W_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (0.60ns)   --->   "%W_load_3 = load i7 %W_addr_4" [data/benchmarks/sha/sha.c:106]   --->   Operation 69 'load' 'W_load_3' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>

State 6 <SV = 4> <Delay = 1.41>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %i_7" [data/benchmarks/sha/sha.c:104]   --->   Operation 70 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/sha/sha.c:105]   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/sha/sha.c:107]   --->   Operation 72 'specloopname' 'specloopname_ln107' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (0.60ns)   --->   "%W_load_2 = load i7 %W_addr_3" [data/benchmarks/sha/sha.c:106]   --->   Operation 73 'load' 'W_load_2' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 74 [1/2] (0.60ns)   --->   "%W_load_3 = load i7 %W_addr_4" [data/benchmarks/sha/sha.c:106]   --->   Operation 74 'load' 'W_load_3' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_2)   --->   "%xor_ln106 = xor i32 %W_load_1, i32 %W_load" [data/benchmarks/sha/sha.c:106]   --->   Operation 75 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln106_2)   --->   "%xor_ln106_1 = xor i32 %W_load_2, i32 %W_load_3" [data/benchmarks/sha/sha.c:106]   --->   Operation 76 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln106_2 = xor i32 %xor_ln106_1, i32 %xor_ln106" [data/benchmarks/sha/sha.c:106]   --->   Operation 77 'xor' 'xor_ln106_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%W_addr_5 = getelementptr i32 %W, i64 0, i64 %zext_ln104" [data/benchmarks/sha/sha.c:106]   --->   Operation 78 'getelementptr' 'W_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.60ns)   --->   "%store_ln106 = store i32 %xor_ln106_2, i7 %W_addr_5" [data/benchmarks/sha/sha.c:106]   --->   Operation 79 'store' 'store_ln106' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.inc21" [data/benchmarks/sha/sha.c:104]   --->   Operation 80 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.69>
ST_7 : Operation 81 [1/2] (0.69ns)   --->   "%A = load i32 0" [data/benchmarks/sha/sha.c:110]   --->   Operation 81 'load' 'A' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 82 [2/2] (0.69ns)   --->   "%B = load i32 1" [data/benchmarks/sha/sha.c:111]   --->   Operation 82 'load' 'B' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_7 : Operation 83 [2/2] (0.69ns)   --->   "%C = load i32 2" [data/benchmarks/sha/sha.c:112]   --->   Operation 83 'load' 'C' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 8 <SV = 4> <Delay = 1.08>
ST_8 : Operation 84 [1/2] (0.69ns)   --->   "%B = load i32 1" [data/benchmarks/sha/sha.c:111]   --->   Operation 84 'load' 'B' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 85 [1/2] (0.69ns)   --->   "%C = load i32 2" [data/benchmarks/sha/sha.c:112]   --->   Operation 85 'load' 'C' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 86 [2/2] (0.69ns)   --->   "%D = load i32 3" [data/benchmarks/sha/sha.c:113]   --->   Operation 86 'load' 'D' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 87 [2/2] (0.69ns)   --->   "%E = load i32 4" [data/benchmarks/sha/sha.c:114]   --->   Operation 87 'load' 'E' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C, i32 %C_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 88 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>

State 9 <SV = 5> <Delay = 1.08>
ST_9 : Operation 89 [1/2] (0.69ns)   --->   "%D = load i32 3" [data/benchmarks/sha/sha.c:113]   --->   Operation 89 'load' 'D' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 90 [1/2] (0.69ns)   --->   "%E = load i32 4" [data/benchmarks/sha/sha.c:114]   --->   Operation 90 'load' 'E' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_9 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E, i32 %E_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 91 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D, i32 %D_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 92 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 93 [1/1] (0.38ns)   --->   "%br_ln117 = br void %for.inc38" [data/benchmarks/sha/sha.c:117]   --->   Operation 93 'br' 'br_ln117' <Predicate = true> <Delay = 0.38>

State 10 <SV = 6> <Delay = 1.09>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%B_10 = phi i32 %A_9, void %for.inc38.split, i32 %A, void %for.end23"   --->   Operation 94 'phi' 'B_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%B_2 = phi i32 %B_10, void %for.inc38.split, i32 %B, void %for.end23"   --->   Operation 95 'phi' 'B_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%i_8 = load i5 %i_2" [data/benchmarks/sha/sha.c:117]   --->   Operation 96 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%D_13 = load i32 %C_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 97 'load' 'D_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%E_13 = load i32 %D_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 98 'load' 'E_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%E_4 = load i32 %E_1" [data/benchmarks/sha/sha.c:119]   --->   Operation 99 'load' 'E_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.70ns)   --->   "%icmp_ln117 = icmp_eq  i5 %i_8, i5 20" [data/benchmarks/sha/sha.c:117]   --->   Operation 100 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.70ns)   --->   "%add_ln117 = add i5 %i_8, i5 1" [data/benchmarks/sha/sha.c:117]   --->   Operation 101 'add' 'add_ln117' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %for.inc38.split, void %for.inc60.preheader" [data/benchmarks/sha/sha.c:117]   --->   Operation 102 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %i_8" [data/benchmarks/sha/sha.c:94]   --->   Operation 103 'zext' 'zext_ln94' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%W_addr_6 = getelementptr i32 %W, i64 0, i64 %zext_ln94" [data/benchmarks/sha/sha.c:119]   --->   Operation 104 'getelementptr' 'W_addr_6' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 105 [2/2] (0.60ns)   --->   "%W_load_4 = load i7 %W_addr_6" [data/benchmarks/sha/sha.c:119]   --->   Operation 105 'load' 'W_load_4' <Predicate = (!icmp_ln117)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%xor_ln119 = xor i32 %B_2, i32 4294967295" [data/benchmarks/sha/sha.c:119]   --->   Operation 106 'xor' 'xor_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%and_ln119 = and i32 %D_13, i32 %B_2" [data/benchmarks/sha/sha.c:119]   --->   Operation 107 'and' 'and_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln119)   --->   "%and_ln119_1 = and i32 %E_13, i32 %xor_ln119" [data/benchmarks/sha/sha.c:119]   --->   Operation 108 'and' 'and_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.21ns) (out node of the LUT)   --->   "%or_ln119 = or i32 %and_ln119_1, i32 %and_ln119" [data/benchmarks/sha/sha.c:119]   --->   Operation 109 'or' 'or_ln119' <Predicate = (!icmp_ln117)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i32 %or_ln119, i32 1518500249" [data/benchmarks/sha/sha.c:119]   --->   Operation 110 'add' 'add_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 111 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln119_2 = add i32 %add_ln119_1, i32 %E_4" [data/benchmarks/sha/sha.c:119]   --->   Operation 111 'add' 'add_ln119_2' <Predicate = (!icmp_ln117)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln119_1 = trunc i32 %B_2" [data/benchmarks/sha/sha.c:119]   --->   Operation 112 'trunc' 'trunc_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%lshr_ln119_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_2, i32 2, i32 31" [data/benchmarks/sha/sha.c:119]   --->   Operation 113 'partselect' 'lshr_ln119_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%C_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln119_1, i30 %lshr_ln119_1" [data/benchmarks/sha/sha.c:119]   --->   Operation 114 'bitconcatenate' 'C_2' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_13, i32 %E_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 115 'store' 'store_ln94' <Predicate = (!icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_13, i32 %D_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 116 'store' 'store_ln94' <Predicate = (!icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C_2, i32 %C_1" [data/benchmarks/sha/sha.c:94]   --->   Operation 117 'store' 'store_ln94' <Predicate = (!icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 %add_ln117, i5 %i_2" [data/benchmarks/sha/sha.c:93]   --->   Operation 118 'store' 'store_ln93' <Predicate = (!icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 119 'alloca' 'i_3' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%C_3 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 120 'alloca' 'C_3' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%D_2 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 121 'alloca' 'D_2' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%E_2 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 122 'alloca' 'E_2' <Predicate = (icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_4, i32 %E_2" [data/benchmarks/sha/sha.c:94]   --->   Operation 123 'store' 'store_ln94' <Predicate = (icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_13, i32 %D_2" [data/benchmarks/sha/sha.c:94]   --->   Operation 124 'store' 'store_ln94' <Predicate = (icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_13, i32 %C_3" [data/benchmarks/sha/sha.c:94]   --->   Operation 125 'store' 'store_ln94' <Predicate = (icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln93 = store i6 20, i6 %i_3" [data/benchmarks/sha/sha.c:93]   --->   Operation 126 'store' 'store_ln93' <Predicate = (icmp_ln117)> <Delay = 0.38>
ST_10 : Operation 127 [1/1] (0.38ns)   --->   "%br_ln121 = br void %for.inc60" [data/benchmarks/sha/sha.c:121]   --->   Operation 127 'br' 'br_ln121' <Predicate = (icmp_ln117)> <Delay = 0.38>

State 11 <SV = 7> <Delay = 1.33>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [data/benchmarks/sha/sha.c:118]   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/sha/sha.c:120]   --->   Operation 129 'specloopname' 'specloopname_ln120' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %B_10" [data/benchmarks/sha/sha.c:119]   --->   Operation 130 'trunc' 'trunc_ln119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_10, i32 27, i32 31" [data/benchmarks/sha/sha.c:119]   --->   Operation 131 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/2] (0.60ns)   --->   "%W_load_4 = load i7 %W_addr_6" [data/benchmarks/sha/sha.c:119]   --->   Operation 132 'load' 'W_load_4' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%or_ln119_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln119, i5 %lshr_ln" [data/benchmarks/sha/sha.c:119]   --->   Operation 133 'bitconcatenate' 'or_ln119_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119 = add i32 %W_load_4, i32 %or_ln119_1" [data/benchmarks/sha/sha.c:119]   --->   Operation 134 'add' 'add_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 135 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%A_9 = add i32 %add_ln119_2, i32 %add_ln119" [data/benchmarks/sha/sha.c:119]   --->   Operation 135 'add' 'A_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln117 = br void %for.inc38" [data/benchmarks/sha/sha.c:117]   --->   Operation 136 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.09>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%B_11 = phi i32 %A_10, void %for.inc60.split, i32 %B_10, void %for.inc60.preheader"   --->   Operation 137 'phi' 'B_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%B_4 = phi i32 %B_11, void %for.inc60.split, i32 %B_2, void %for.inc60.preheader"   --->   Operation 138 'phi' 'B_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%i_9 = load i6 %i_3" [data/benchmarks/sha/sha.c:121]   --->   Operation 139 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%D_14 = load i32 %C_3" [data/benchmarks/sha/sha.c:94]   --->   Operation 140 'load' 'D_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%E_14 = load i32 %D_2" [data/benchmarks/sha/sha.c:94]   --->   Operation 141 'load' 'E_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%E_8 = load i32 %E_2" [data/benchmarks/sha/sha.c:123]   --->   Operation 142 'load' 'E_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln121 = icmp_eq  i6 %i_9, i6 40" [data/benchmarks/sha/sha.c:121]   --->   Operation 143 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc60.split, void %for.inc85.preheader" [data/benchmarks/sha/sha.c:121]   --->   Operation 144 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i6 %i_9" [data/benchmarks/sha/sha.c:94]   --->   Operation 145 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%W_addr_7 = getelementptr i32 %W, i64 0, i64 %zext_ln94_1" [data/benchmarks/sha/sha.c:123]   --->   Operation 146 'getelementptr' 'W_addr_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 147 [2/2] (0.60ns)   --->   "%W_load_5 = load i7 %W_addr_7" [data/benchmarks/sha/sha.c:123]   --->   Operation 147 'load' 'W_load_5' <Predicate = (!icmp_ln121)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln123_1)   --->   "%xor_ln123 = xor i32 %B_4, i32 %E_14" [data/benchmarks/sha/sha.c:123]   --->   Operation 148 'xor' 'xor_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln123_1 = xor i32 %xor_ln123, i32 %D_14" [data/benchmarks/sha/sha.c:123]   --->   Operation 149 'xor' 'xor_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_1 = add i32 %xor_ln123_1, i32 1859775393" [data/benchmarks/sha/sha.c:123]   --->   Operation 150 'add' 'add_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 151 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln123_2 = add i32 %add_ln123_1, i32 %E_8" [data/benchmarks/sha/sha.c:123]   --->   Operation 151 'add' 'add_ln123_2' <Predicate = (!icmp_ln121)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i32 %B_4" [data/benchmarks/sha/sha.c:123]   --->   Operation 152 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln123_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_4, i32 2, i32 31" [data/benchmarks/sha/sha.c:123]   --->   Operation 153 'partselect' 'lshr_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%C_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln123_1, i30 %lshr_ln123_1" [data/benchmarks/sha/sha.c:123]   --->   Operation 154 'bitconcatenate' 'C_4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.70ns)   --->   "%add_ln121 = add i6 %i_9, i6 1" [data/benchmarks/sha/sha.c:121]   --->   Operation 155 'add' 'add_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_14, i32 %E_2" [data/benchmarks/sha/sha.c:94]   --->   Operation 156 'store' 'store_ln94' <Predicate = (!icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_14, i32 %D_2" [data/benchmarks/sha/sha.c:94]   --->   Operation 157 'store' 'store_ln94' <Predicate = (!icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 158 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C_4, i32 %C_3" [data/benchmarks/sha/sha.c:94]   --->   Operation 158 'store' 'store_ln94' <Predicate = (!icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 159 [1/1] (0.38ns)   --->   "%store_ln93 = store i6 %add_ln121, i6 %i_3" [data/benchmarks/sha/sha.c:93]   --->   Operation 159 'store' 'store_ln93' <Predicate = (!icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 160 'alloca' 'i_4' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%C_7 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 161 'alloca' 'C_7' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%D_5 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 162 'alloca' 'D_5' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%E_5 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 163 'alloca' 'E_5' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_8, i32 %E_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 164 'store' 'store_ln94' <Predicate = (icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 165 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_14, i32 %D_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 165 'store' 'store_ln94' <Predicate = (icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 166 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_14, i32 %C_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 166 'store' 'store_ln94' <Predicate = (icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 167 [1/1] (0.38ns)   --->   "%store_ln93 = store i6 40, i6 %i_4" [data/benchmarks/sha/sha.c:93]   --->   Operation 167 'store' 'store_ln93' <Predicate = (icmp_ln121)> <Delay = 0.38>
ST_12 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln125 = br void %for.inc85" [data/benchmarks/sha/sha.c:125]   --->   Operation 168 'br' 'br_ln125' <Predicate = (icmp_ln121)> <Delay = 0.38>

State 13 <SV = 8> <Delay = 1.33>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln122 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [data/benchmarks/sha/sha.c:122]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln122' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/sha/sha.c:124]   --->   Operation 170 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %B_11" [data/benchmarks/sha/sha.c:123]   --->   Operation 171 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_11, i32 27, i32 31" [data/benchmarks/sha/sha.c:123]   --->   Operation 172 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/2] (0.60ns)   --->   "%W_load_5 = load i7 %W_addr_7" [data/benchmarks/sha/sha.c:123]   --->   Operation 173 'load' 'W_load_5' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln123, i5 %lshr_ln1" [data/benchmarks/sha/sha.c:123]   --->   Operation 174 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123 = add i32 %W_load_5, i32 %or_ln" [data/benchmarks/sha/sha.c:123]   --->   Operation 175 'add' 'add_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 176 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%A_10 = add i32 %add_ln123_2, i32 %add_ln123" [data/benchmarks/sha/sha.c:123]   --->   Operation 176 'add' 'A_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc60" [data/benchmarks/sha/sha.c:121]   --->   Operation 177 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 1.09>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%B_12 = phi i32 %A_11, void %for.inc85.split, i32 %B_11, void %for.inc85.preheader"   --->   Operation 178 'phi' 'B_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%B_6 = phi i32 %B_12, void %for.inc85.split, i32 %B_4, void %for.inc85.preheader"   --->   Operation 179 'phi' 'B_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%i_10 = load i6 %i_4" [data/benchmarks/sha/sha.c:125]   --->   Operation 180 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%D_15 = load i32 %C_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 181 'load' 'D_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%E_15 = load i32 %D_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 182 'load' 'E_15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%E_11 = load i32 %E_5" [data/benchmarks/sha/sha.c:127]   --->   Operation 183 'load' 'E_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_eq  i6 %i_10, i6 60" [data/benchmarks/sha/sha.c:125]   --->   Operation 184 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %for.inc85.split, void %for.inc107.preheader" [data/benchmarks/sha/sha.c:125]   --->   Operation 185 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i6 %i_10" [data/benchmarks/sha/sha.c:94]   --->   Operation 186 'zext' 'zext_ln94_2' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%W_addr_8 = getelementptr i32 %W, i64 0, i64 %zext_ln94_2" [data/benchmarks/sha/sha.c:127]   --->   Operation 187 'getelementptr' 'W_addr_8' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 188 [2/2] (0.60ns)   --->   "%W_load_6 = load i7 %W_addr_8" [data/benchmarks/sha/sha.c:127]   --->   Operation 188 'load' 'W_load_6' <Predicate = (!icmp_ln125)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln127_1)   --->   "%or_ln127 = or i32 %E_15, i32 %D_15" [data/benchmarks/sha/sha.c:127]   --->   Operation 189 'or' 'or_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln127_1)   --->   "%and_ln127 = and i32 %or_ln127, i32 %B_6" [data/benchmarks/sha/sha.c:127]   --->   Operation 190 'and' 'and_ln127' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node or_ln127_1)   --->   "%and_ln127_1 = and i32 %E_15, i32 %D_15" [data/benchmarks/sha/sha.c:127]   --->   Operation 191 'and' 'and_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.21ns) (out node of the LUT)   --->   "%or_ln127_1 = or i32 %and_ln127, i32 %and_ln127_1" [data/benchmarks/sha/sha.c:127]   --->   Operation 192 'or' 'or_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127_1 = add i32 %E_11, i32 %or_ln127_1" [data/benchmarks/sha/sha.c:127]   --->   Operation 193 'add' 'add_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 194 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln127_2 = add i32 %add_ln127_1, i32 2400959708" [data/benchmarks/sha/sha.c:127]   --->   Operation 194 'add' 'add_ln127_2' <Predicate = (!icmp_ln125)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln127_1 = trunc i32 %B_6" [data/benchmarks/sha/sha.c:127]   --->   Operation 195 'trunc' 'trunc_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%lshr_ln127_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_6, i32 2, i32 31" [data/benchmarks/sha/sha.c:127]   --->   Operation 196 'partselect' 'lshr_ln127_1' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%C_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln127_1, i30 %lshr_ln127_1" [data/benchmarks/sha/sha.c:127]   --->   Operation 197 'bitconcatenate' 'C_6' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.70ns)   --->   "%add_ln125 = add i6 %i_10, i6 1" [data/benchmarks/sha/sha.c:125]   --->   Operation 198 'add' 'add_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_15, i32 %E_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 199 'store' 'store_ln94' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 200 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_15, i32 %D_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 200 'store' 'store_ln94' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 201 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C_6, i32 %C_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 201 'store' 'store_ln94' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 202 [1/1] (0.38ns)   --->   "%store_ln93 = store i6 %add_ln125, i6 %i_4" [data/benchmarks/sha/sha.c:93]   --->   Operation 202 'store' 'store_ln93' <Predicate = (!icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%E_7 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 203 'alloca' 'E_7' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%B_5 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 204 'alloca' 'B_5' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1" [data/benchmarks/sha/sha.c:93]   --->   Operation 205 'alloca' 'i_5' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%E_9 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 206 'alloca' 'E_9' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%D_8 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 207 'alloca' 'D_8' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%B_7 = alloca i32 1" [data/benchmarks/sha/sha.c:94]   --->   Operation 208 'alloca' 'B_7' <Predicate = (icmp_ln125)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %B_12, i32 %B_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 209 'store' 'store_ln94' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 210 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_15, i32 %D_8" [data/benchmarks/sha/sha.c:94]   --->   Operation 210 'store' 'store_ln94' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 211 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_15, i32 %E_9" [data/benchmarks/sha/sha.c:94]   --->   Operation 211 'store' 'store_ln94' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 212 [1/1] (0.38ns)   --->   "%store_ln93 = store i7 60, i7 %i_5" [data/benchmarks/sha/sha.c:93]   --->   Operation 212 'store' 'store_ln93' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %B_6, i32 %B_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 213 'store' 'store_ln94' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 214 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %E_11, i32 %E_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 214 'store' 'store_ln94' <Predicate = (icmp_ln125)> <Delay = 0.38>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc107" [data/benchmarks/sha/sha.c:129]   --->   Operation 215 'br' 'br_ln129' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 1.33>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [data/benchmarks/sha/sha.c:126]   --->   Operation 216 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/sha/sha.c:128]   --->   Operation 217 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i32 %B_12" [data/benchmarks/sha/sha.c:127]   --->   Operation 218 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %B_12, i32 27, i32 31" [data/benchmarks/sha/sha.c:127]   --->   Operation 219 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/2] (0.60ns)   --->   "%W_load_6 = load i7 %W_addr_8" [data/benchmarks/sha/sha.c:127]   --->   Operation 220 'load' 'W_load_6' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_15 : Operation 221 [1/1] (0.00ns)   --->   "%or_ln127_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln127, i5 %lshr_ln2" [data/benchmarks/sha/sha.c:127]   --->   Operation 221 'bitconcatenate' 'or_ln127_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln127 = add i32 %W_load_6, i32 %or_ln127_2" [data/benchmarks/sha/sha.c:127]   --->   Operation 222 'add' 'add_ln127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 223 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%A_11 = add i32 %add_ln127_2, i32 %add_ln127" [data/benchmarks/sha/sha.c:127]   --->   Operation 223 'add' 'A_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln125 = br void %for.inc85" [data/benchmarks/sha/sha.c:125]   --->   Operation 224 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>

State 16 <SV = 9> <Delay = 1.57>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%i_11 = load i7 %i_5" [data/benchmarks/sha/sha.c:129]   --->   Operation 225 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%D_16 = load i32 %E_9" [data/benchmarks/sha/sha.c:138]   --->   Operation 226 'load' 'D_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%C_13 = load i32 %D_8" [data/benchmarks/sha/sha.c:137]   --->   Operation 227 'load' 'C_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [1/1] (0.00ns)   --->   "%A_12 = load i32 %B_7" [data/benchmarks/sha/sha.c:131]   --->   Operation 228 'load' 'A_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 229 [1/1] (0.70ns)   --->   "%icmp_ln129 = icmp_eq  i7 %i_11, i7 80" [data/benchmarks/sha/sha.c:129]   --->   Operation 229 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc107.split, void %for.end109" [data/benchmarks/sha/sha.c:129]   --->   Operation 230 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 231 [1/1] (0.00ns)   --->   "%E_7_load_1 = load i32 %E_7" [data/benchmarks/sha/sha.c:131]   --->   Operation 231 'load' 'E_7_load_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 232 [1/1] (0.00ns)   --->   "%B_5_load_1 = load i32 %B_5" [data/benchmarks/sha/sha.c:131]   --->   Operation 232 'load' 'B_5_load_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i7 %i_11" [data/benchmarks/sha/sha.c:129]   --->   Operation 233 'zext' 'zext_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%W_addr_9 = getelementptr i32 %W, i64 0, i64 %zext_ln129" [data/benchmarks/sha/sha.c:131]   --->   Operation 234 'getelementptr' 'W_addr_9' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 235 [2/2] (0.60ns)   --->   "%W_load_7 = load i7 %W_addr_9" [data/benchmarks/sha/sha.c:131]   --->   Operation 235 'load' 'W_load_7' <Predicate = (!icmp_ln129)> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_16 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node xor_ln131_1)   --->   "%xor_ln131 = xor i32 %B_5_load_1, i32 %D_16" [data/benchmarks/sha/sha.c:131]   --->   Operation 236 'xor' 'xor_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [1/1] (0.21ns) (out node of the LUT)   --->   "%xor_ln131_1 = xor i32 %xor_ln131, i32 %C_13" [data/benchmarks/sha/sha.c:131]   --->   Operation 237 'xor' 'xor_ln131_1' <Predicate = (!icmp_ln129)> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131_1 = add i32 %xor_ln131_1, i32 3395469782" [data/benchmarks/sha/sha.c:131]   --->   Operation 238 'add' 'add_ln131_1' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 239 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln131_2 = add i32 %add_ln131_1, i32 %E_7_load_1" [data/benchmarks/sha/sha.c:131]   --->   Operation 239 'add' 'add_ln131_2' <Predicate = (!icmp_ln129)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln131_1 = trunc i32 %B_5_load_1" [data/benchmarks/sha/sha.c:131]   --->   Operation 240 'trunc' 'trunc_ln131_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln131_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %B_5_load_1, i32 2, i32 31" [data/benchmarks/sha/sha.c:131]   --->   Operation 241 'partselect' 'lshr_ln131_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 242 [1/1] (0.00ns)   --->   "%C_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln131_1, i30 %lshr_ln131_1" [data/benchmarks/sha/sha.c:131]   --->   Operation 242 'bitconcatenate' 'C_8' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 243 [1/1] (0.70ns)   --->   "%add_ln129 = add i7 %i_11, i7 1" [data/benchmarks/sha/sha.c:129]   --->   Operation 243 'add' 'add_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C_8, i32 %D_8" [data/benchmarks/sha/sha.c:94]   --->   Operation 244 'store' 'store_ln94' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_16 : Operation 245 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %C_13, i32 %E_9" [data/benchmarks/sha/sha.c:94]   --->   Operation 245 'store' 'store_ln94' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_16 : Operation 246 [1/1] (0.38ns)   --->   "%store_ln93 = store i7 %add_ln129, i7 %i_5" [data/benchmarks/sha/sha.c:93]   --->   Operation 246 'store' 'store_ln93' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_16 : Operation 247 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %A_12, i32 %B_5" [data/benchmarks/sha/sha.c:94]   --->   Operation 247 'store' 'store_ln94' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_16 : Operation 248 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %D_16, i32 %E_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 248 'store' 'store_ln94' <Predicate = (!icmp_ln129)> <Delay = 0.38>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%B_5_load = load i32 %B_5" [data/benchmarks/sha/sha.c:136]   --->   Operation 249 'load' 'B_5_load' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.88ns)   --->   "%add_ln135 = add i32 %A, i32 %A_12" [data/benchmarks/sha/sha.c:135]   --->   Operation 250 'add' 'add_ln135' <Predicate = (icmp_ln129)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.69ns)   --->   "%store_ln135 = store i32 %add_ln135, i32 0" [data/benchmarks/sha/sha.c:135]   --->   Operation 251 'store' 'store_ln135' <Predicate = (icmp_ln129)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 252 [1/1] (0.88ns)   --->   "%add_ln136 = add i32 %B, i32 %B_5_load" [data/benchmarks/sha/sha.c:136]   --->   Operation 252 'add' 'add_ln136' <Predicate = (icmp_ln129)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 253 [1/1] (0.69ns)   --->   "%store_ln136 = store i32 %add_ln136, i32 1" [data/benchmarks/sha/sha.c:136]   --->   Operation 253 'store' 'store_ln136' <Predicate = (icmp_ln129)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 254 [1/1] (0.88ns)   --->   "%add_ln137 = add i32 %C, i32 %C_13" [data/benchmarks/sha/sha.c:137]   --->   Operation 254 'add' 'add_ln137' <Predicate = (icmp_ln129)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 255 [1/1] (0.88ns)   --->   "%add_ln138 = add i32 %D, i32 %D_16" [data/benchmarks/sha/sha.c:138]   --->   Operation 255 'add' 'add_ln138' <Predicate = (icmp_ln129)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 10> <Delay = 1.71>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20" [data/benchmarks/sha/sha.c:130]   --->   Operation 256 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [data/benchmarks/sha/sha.c:132]   --->   Operation 257 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i32 %A_12" [data/benchmarks/sha/sha.c:131]   --->   Operation 258 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %A_12, i32 27, i32 31" [data/benchmarks/sha/sha.c:131]   --->   Operation 259 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 260 [1/2] (0.60ns)   --->   "%W_load_7 = load i7 %W_addr_9" [data/benchmarks/sha/sha.c:131]   --->   Operation 260 'load' 'W_load_7' <Predicate = true> <Delay = 0.60> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.60> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 80> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %trunc_ln131, i5 %lshr_ln3" [data/benchmarks/sha/sha.c:131]   --->   Operation 261 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln131 = add i32 %W_load_7, i32 %or_ln1" [data/benchmarks/sha/sha.c:131]   --->   Operation 262 'add' 'add_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 263 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%temp = add i32 %add_ln131_2, i32 %add_ln131" [data/benchmarks/sha/sha.c:131]   --->   Operation 263 'add' 'temp' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 264 [1/1] (0.38ns)   --->   "%store_ln94 = store i32 %temp, i32 %B_7" [data/benchmarks/sha/sha.c:94]   --->   Operation 264 'store' 'store_ln94' <Predicate = true> <Delay = 0.38>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc107" [data/benchmarks/sha/sha.c:129]   --->   Operation 265 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 18 <SV = 10> <Delay = 0.69>
ST_18 : Operation 266 [1/1] (0.69ns)   --->   "%store_ln137 = store i32 %add_ln137, i32 2" [data/benchmarks/sha/sha.c:137]   --->   Operation 266 'store' 'store_ln137' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 267 [1/1] (0.69ns)   --->   "%store_ln138 = store i32 %add_ln138, i32 3" [data/benchmarks/sha/sha.c:138]   --->   Operation 267 'store' 'store_ln138' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 19 <SV = 11> <Delay = 1.57>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%E_7_load = load i32 %E_7" [data/benchmarks/sha/sha.c:139]   --->   Operation 268 'load' 'E_7_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.88ns)   --->   "%add_ln139 = add i32 %E, i32 %E_7_load" [data/benchmarks/sha/sha.c:139]   --->   Operation 269 'add' 'add_ln139' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 270 [1/1] (0.69ns)   --->   "%store_ln139 = store i32 %add_ln139, i32 4" [data/benchmarks/sha/sha.c:139]   --->   Operation 270 'store' 'store_ln139' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_19 : Operation 271 [1/1] (0.00ns)   --->   "%ret_ln140 = ret" [data/benchmarks/sha/sha.c:140]   --->   Operation 271 'ret' 'ret_ln140' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 5 bit ('i', data/benchmarks/sha/sha.c:93) [2]  (0.000 ns)
	'store' operation 0 bit ('store_ln93', data/benchmarks/sha/sha.c:93) of constant 0 on local variable 'i', data/benchmarks/sha/sha.c:93 [4]  (0.387 ns)

 <State 2>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('i', data/benchmarks/sha/sha.c:98) on local variable 'i', data/benchmarks/sha/sha.c:93 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln98', data/benchmarks/sha/sha.c:98) [8]  (0.707 ns)
	'store' operation 0 bit ('store_ln93', data/benchmarks/sha/sha.c:93) of constant 16 on local variable 'i', data/benchmarks/sha/sha.c:93 [23]  (0.387 ns)

 <State 3>: 1.299ns
The critical path consists of the following:
	'load' operation 32 bit ('sha_info_data_load', data/benchmarks/sha/sha.c:100) on array 'sha_info_data' [16]  (0.699 ns)
	'store' operation 0 bit ('store_ln100', data/benchmarks/sha/sha.c:100) of variable 'sha_info_data_load', data/benchmarks/sha/sha.c:100 on array 'W', data/benchmarks/sha/sha.c:94 [18]  (0.600 ns)

 <State 4>: 1.306ns
The critical path consists of the following:
	'load' operation 7 bit ('i', data/benchmarks/sha/sha.c:106) on local variable 'i', data/benchmarks/sha/sha.c:93 [26]  (0.000 ns)
	'add' operation 7 bit ('add_ln106', data/benchmarks/sha/sha.c:106) [33]  (0.706 ns)
	'getelementptr' operation 7 bit ('W_addr_1', data/benchmarks/sha/sha.c:106) [35]  (0.000 ns)
	'load' operation 32 bit ('W_load', data/benchmarks/sha/sha.c:106) on array 'W', data/benchmarks/sha/sha.c:94 [36]  (0.600 ns)

 <State 5>: 1.306ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln106_2', data/benchmarks/sha/sha.c:106) [41]  (0.706 ns)
	'getelementptr' operation 7 bit ('W_addr_3', data/benchmarks/sha/sha.c:106) [43]  (0.000 ns)
	'load' operation 32 bit ('W_load_2', data/benchmarks/sha/sha.c:106) on array 'W', data/benchmarks/sha/sha.c:94 [44]  (0.600 ns)

 <State 6>: 1.410ns
The critical path consists of the following:
	'load' operation 32 bit ('W_load_2', data/benchmarks/sha/sha.c:106) on array 'W', data/benchmarks/sha/sha.c:94 [44]  (0.600 ns)
	'xor' operation 32 bit ('xor_ln106_1', data/benchmarks/sha/sha.c:106) [50]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln106_2', data/benchmarks/sha/sha.c:106) [51]  (0.210 ns)
	'store' operation 0 bit ('store_ln106', data/benchmarks/sha/sha.c:106) of variable 'xor_ln106_2', data/benchmarks/sha/sha.c:106 on array 'W', data/benchmarks/sha/sha.c:94 [53]  (0.600 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation 32 bit ('A', data/benchmarks/sha/sha.c:110) on array 'sha_info_digest' [62]  (0.699 ns)

 <State 8>: 1.086ns
The critical path consists of the following:
	'load' operation 32 bit ('C', data/benchmarks/sha/sha.c:112) on array 'sha_info_digest' [64]  (0.699 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'C', data/benchmarks/sha/sha.c:112 on local variable 'C', data/benchmarks/sha/sha.c:94 [69]  (0.387 ns)

 <State 9>: 1.086ns
The critical path consists of the following:
	'load' operation 32 bit ('E', data/benchmarks/sha/sha.c:114) on array 'sha_info_digest' [66]  (0.699 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'E', data/benchmarks/sha/sha.c:114 on local variable 'E', data/benchmarks/sha/sha.c:94 [67]  (0.387 ns)

 <State 10>: 1.094ns
The critical path consists of the following:
	'load' operation 5 bit ('i', data/benchmarks/sha/sha.c:117) on local variable 'i', data/benchmarks/sha/sha.c:93 [75]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln117', data/benchmarks/sha/sha.c:117) [79]  (0.707 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'E', data/benchmarks/sha/sha.c:119 on local variable 'E', data/benchmarks/sha/sha.c:94 [112]  (0.387 ns)

 <State 11>: 1.331ns
The critical path consists of the following:
	'load' operation 32 bit ('W_load_4', data/benchmarks/sha/sha.c:119) on array 'W', data/benchmarks/sha/sha.c:94 [89]  (0.600 ns)
	'add' operation 32 bit ('add_ln119', data/benchmarks/sha/sha.c:119) [95]  (0.000 ns)
	'add' operation 32 bit ('A', data/benchmarks/sha/sha.c:119) [98]  (0.731 ns)

 <State 12>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/sha/sha.c:121) on local variable 'i', data/benchmarks/sha/sha.c:93 [120]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln121', data/benchmarks/sha/sha.c:121) [124]  (0.706 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'E', data/benchmarks/sha/sha.c:123 on local variable 'E', data/benchmarks/sha/sha.c:94 [155]  (0.387 ns)

 <State 13>: 1.331ns
The critical path consists of the following:
	'load' operation 32 bit ('W_load_5', data/benchmarks/sha/sha.c:123) on array 'W', data/benchmarks/sha/sha.c:94 [133]  (0.600 ns)
	'add' operation 32 bit ('add_ln123', data/benchmarks/sha/sha.c:123) [137]  (0.000 ns)
	'add' operation 32 bit ('A', data/benchmarks/sha/sha.c:123) [140]  (0.731 ns)

 <State 14>: 1.093ns
The critical path consists of the following:
	'load' operation 6 bit ('i', data/benchmarks/sha/sha.c:125) on local variable 'i', data/benchmarks/sha/sha.c:93 [163]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln125', data/benchmarks/sha/sha.c:125) [167]  (0.706 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'A' on local variable 'B', data/benchmarks/sha/sha.c:94 [202]  (0.387 ns)

 <State 15>: 1.331ns
The critical path consists of the following:
	'load' operation 32 bit ('W_load_6', data/benchmarks/sha/sha.c:127) on array 'W', data/benchmarks/sha/sha.c:94 [176]  (0.600 ns)
	'add' operation 32 bit ('add_ln127', data/benchmarks/sha/sha.c:127) [182]  (0.000 ns)
	'add' operation 32 bit ('A', data/benchmarks/sha/sha.c:127) [185]  (0.731 ns)

 <State 16>: 1.579ns
The critical path consists of the following:
	'load' operation 32 bit ('A', data/benchmarks/sha/sha.c:131) on local variable 'B', data/benchmarks/sha/sha.c:94 [213]  (0.000 ns)
	'add' operation 32 bit ('add_ln135', data/benchmarks/sha/sha.c:135) [247]  (0.880 ns)
	'store' operation 0 bit ('store_ln135', data/benchmarks/sha/sha.c:135) of variable 'add_ln135', data/benchmarks/sha/sha.c:135 on array 'sha_info_digest' [248]  (0.699 ns)

 <State 17>: 1.718ns
The critical path consists of the following:
	'load' operation 32 bit ('W_load_7', data/benchmarks/sha/sha.c:131) on array 'W', data/benchmarks/sha/sha.c:94 [225]  (0.600 ns)
	'add' operation 32 bit ('add_ln131', data/benchmarks/sha/sha.c:131) [229]  (0.000 ns)
	'add' operation 32 bit ('temp', data/benchmarks/sha/sha.c:131) [232]  (0.731 ns)
	'store' operation 0 bit ('store_ln94', data/benchmarks/sha/sha.c:94) of variable 'temp', data/benchmarks/sha/sha.c:131 on local variable 'B', data/benchmarks/sha/sha.c:94 [237]  (0.387 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln137', data/benchmarks/sha/sha.c:137) of variable 'add_ln137', data/benchmarks/sha/sha.c:137 on array 'sha_info_digest' [252]  (0.699 ns)

 <State 19>: 1.579ns
The critical path consists of the following:
	'load' operation 32 bit ('E_7_load', data/benchmarks/sha/sha.c:139) on local variable 'E', data/benchmarks/sha/sha.c:94 [245]  (0.000 ns)
	'add' operation 32 bit ('add_ln139', data/benchmarks/sha/sha.c:139) [255]  (0.880 ns)
	'store' operation 0 bit ('store_ln139', data/benchmarks/sha/sha.c:139) of variable 'add_ln139', data/benchmarks/sha/sha.c:139 on array 'sha_info_digest' [256]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
