$date
	Mon Nov 18 07:30:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module halfaddr_test $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 4 $ addr [3:0] $end
$var reg 1 % b $end
$var reg 1 & clk $end
$scope module uut $end
$var wire 1 # a $end
$var wire 4 ' addr [3:0] $end
$var wire 1 % b $end
$var wire 1 " carry $end
$var wire 1 & clk $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
0%
b0 $
0#
0"
0!
$end
#5
1&
#10
0&
#15
1&
#20
0&
#24
1!
b1 $
b1 '
1%
#25
1&
#30
0&
#35
1&
#36
b10 $
b10 '
0%
1#
#40
0&
#45
1&
#48
0!
1"
b11 $
b11 '
1%
