{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581947712717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581947712721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 17 10:55:11 2020 " "Processing started: Mon Feb 17 10:55:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581947712721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947712721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testeVGA -c testeVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testeVGA -c testeVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947712722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581947713476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581947713476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "../VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581947759762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947759762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "../frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/frequency_divisor.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581947759765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947759765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 testeVGA " "Found entity 1: testeVGA" {  } { { "../testeVGA.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581947759768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947759768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testeVGA " "Elaborating entity \"testeVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581947759977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:frequency_divisor_inst " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:frequency_divisor_inst\"" {  } { { "../testeVGA.v" "frequency_divisor_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581947760007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 frequency_divisor.v(36) " "Verilog HDL assignment warning at frequency_divisor.v(36): truncated value with size 32 to match size of target (2)" {  } { { "../frequency_divisor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/frequency_divisor.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581947760011 "|testeVGA|frequency_divisor:frequency_divisor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"VGA_sync:VGA_sync_inst\"" {  } { { "../testeVGA.v" "VGA_sync_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581947760029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync.v(58) " "Verilog HDL assignment warning at VGA_sync.v(58): truncated value with size 32 to match size of target (10)" {  } { { "../VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/VGA_sync.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581947760033 "|testeVGA|VGA_sync:VGA_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync.v(79) " "Verilog HDL assignment warning at VGA_sync.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/VGA_sync.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1581947760033 "|testeVGA|VGA_sync:VGA_sync_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[1\] GND " "Pin \"RGB\[1\]\" is stuck at GND" {  } { { "../testeVGA.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581947761794 "|testeVGA|RGB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[3\] GND " "Pin \"RGB\[3\]\" is stuck at GND" {  } { { "../testeVGA.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581947761794 "|testeVGA|RGB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[5\] GND " "Pin \"RGB\[5\]\" is stuck at GND" {  } { { "../testeVGA.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581947761794 "|testeVGA|RGB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[8\] GND " "Pin \"RGB\[8\]\" is stuck at GND" {  } { { "../testeVGA.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/testes/VGATeste/testeVGA.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581947761794 "|testeVGA|RGB[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581947761794 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581947762145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581947764039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581947764039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581947764194 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581947764194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581947764194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581947764194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "953 " "Peak virtual memory: 953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581947764219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 17 10:56:04 2020 " "Processing ended: Mon Feb 17 10:56:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581947764219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581947764219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581947764219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581947764219 ""}
